<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/project.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Mar 20 21:18:29 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1768</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1298</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>68</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>85</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>60</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>riscx32_core/n593_15</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>riscx32_core/n593_s8/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>27.000(MHz)</td>
<td>72.151(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of riscx32_core/n593_15!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>riscx32_core/n593_15</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>riscx32_core/n593_15</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.510</td>
<td>memory_0_memory_0_0_1_s/DO[3]</td>
<td>riscx32_core/mem_rdata_word_7_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>5.250</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.906</td>
<td>riscx32_core/reg_op1_1_s0/Q</td>
<td>riscx32_core/mem_rdata_word_10_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.647</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.906</td>
<td>riscx32_core/reg_op1_1_s0/Q</td>
<td>riscx32_core/mem_rdata_word_11_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.647</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.898</td>
<td>riscx32_core/reg_op1_1_s0/Q</td>
<td>riscx32_core/mem_rdata_word_14_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.639</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.815</td>
<td>riscx32_core/reg_op1_1_s0/Q</td>
<td>riscx32_core/mem_rdata_word_13_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.556</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.807</td>
<td>riscx32_core/reg_op1_1_s0/Q</td>
<td>riscx32_core/mem_rdata_word_12_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.548</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.791</td>
<td>memory_2_memory_2_0_1_s/DO[0]</td>
<td>riscx32_core/mem_rdata_word_4_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.762</td>
<td>memory_0_memory_0_0_0_s/DO[3]</td>
<td>riscx32_core/mem_rdata_word_3_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.503</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.645</td>
<td>memory_0_memory_0_0_0_s/DO[0]</td>
<td>riscx32_core/mem_rdata_word_0_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.386</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.489</td>
<td>memory_0_memory_0_0_0_s/DO[2]</td>
<td>riscx32_core/mem_rdata_word_2_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.473</td>
<td>riscx32_core/mem_wordsize_1_s0/Q</td>
<td>riscx32_core/mem_la_wdata_31_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.214</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.447</td>
<td>memory_2_memory_2_0_1_s/DO[2]</td>
<td>riscx32_core/mem_rdata_word_6_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.387</td>
<td>memory_0_memory_0_0_0_s/DO[1]</td>
<td>riscx32_core/mem_rdata_word_1_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.128</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.351</td>
<td>riscx32_core/mem_wordsize_1_s0/Q</td>
<td>riscx32_core/mem_rdata_word_5_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.092</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.326</td>
<td>riscx32_core/reg_op1_1_s0/Q</td>
<td>riscx32_core/mem_rdata_word_8_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.067</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.326</td>
<td>riscx32_core/reg_op1_1_s0/Q</td>
<td>riscx32_core/mem_rdata_word_9_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.067</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.326</td>
<td>riscx32_core/reg_op1_1_s0/Q</td>
<td>riscx32_core/mem_rdata_word_15_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>3.067</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.889</td>
<td>riscx32_core/mem_wordsize_1_s0/Q</td>
<td>riscx32_core/mem_la_wdata_30_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>2.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.781</td>
<td>riscx32_core/mem_wordsize_1_s0/Q</td>
<td>riscx32_core/mem_la_wdata_24_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>2.522</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.772</td>
<td>riscx32_core/mem_wordsize_1_s0/Q</td>
<td>riscx32_core/mem_la_wstrb_0_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>2.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.772</td>
<td>riscx32_core/mem_wordsize_1_s0/Q</td>
<td>riscx32_core/mem_la_wstrb_1_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>2.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.756</td>
<td>riscx32_core/mem_wordsize_1_s0/Q</td>
<td>riscx32_core/mem_rdata_word_16_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>2.497</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.685</td>
<td>riscx32_core/mem_wordsize_1_s0/Q</td>
<td>riscx32_core/mem_la_wstrb_2_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>2.426</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.614</td>
<td>riscx32_core/mem_wordsize_1_s0/Q</td>
<td>riscx32_core/mem_la_wdata_26_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>2.355</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.590</td>
<td>memory_3_memory_3_0_1_s/DO[0]</td>
<td>riscx32_core/mem_rdata_word_28_s0/D</td>
<td>CLK:[R]</td>
<td>riscx32_core/n593_15:[F]</td>
<td>0.186</td>
<td>2.375</td>
<td>2.331</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.925</td>
<td>riscx32_core/mem_la_wdata_4_s0/Q</td>
<td>riscx32_core/mem_wdata_4_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.920</td>
<td>riscx32_core/mem_rdata_word_5_s0/Q</td>
<td>riscx32_core/reg_out_5_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.920</td>
<td>riscx32_core/mem_la_wdata_10_s0/Q</td>
<td>riscx32_core/mem_wdata_10_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.920</td>
<td>riscx32_core/mem_la_wdata_11_s0/Q</td>
<td>riscx32_core/mem_wdata_11_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.920</td>
<td>riscx32_core/mem_la_wdata_12_s0/Q</td>
<td>riscx32_core/mem_wdata_12_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.920</td>
<td>riscx32_core/mem_la_wdata_14_s0/Q</td>
<td>riscx32_core/mem_wdata_14_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.920</td>
<td>riscx32_core/mem_la_wdata_19_s0/Q</td>
<td>riscx32_core/mem_wdata_19_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.920</td>
<td>riscx32_core/mem_la_wdata_26_s0/Q</td>
<td>riscx32_core/mem_wdata_26_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.920</td>
<td>riscx32_core/mem_la_wdata_29_s0/Q</td>
<td>riscx32_core/mem_wdata_29_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.915</td>
<td>riscx32_core/mem_la_wdata_22_s0/Q</td>
<td>riscx32_core/mem_wdata_22_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.862</td>
<td>riscx32_core/mem_rdata_word_1_s0/Q</td>
<td>riscx32_core/reg_out_1_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.613</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.860</td>
<td>riscx32_core/mem_rdata_word_2_s0/Q</td>
<td>riscx32_core/reg_out_2_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.615</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.813</td>
<td>riscx32_core/mem_rdata_word_6_s0/Q</td>
<td>riscx32_core/reg_out_6_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.808</td>
<td>riscx32_core/mem_rdata_word_4_s0/Q</td>
<td>riscx32_core/reg_out_4_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.667</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.793</td>
<td>riscx32_core/mem_rdata_word_0_s0/Q</td>
<td>riscx32_core/reg_out_0_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.793</td>
<td>riscx32_core/mem_la_wdata_20_s0/Q</td>
<td>riscx32_core/mem_wdata_20_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.789</td>
<td>riscx32_core/mem_la_wdata_21_s0/Q</td>
<td>riscx32_core/mem_wdata_21_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.788</td>
<td>riscx32_core/mem_rdata_word_3_s0/Q</td>
<td>riscx32_core/reg_out_3_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.687</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.778</td>
<td>riscx32_core/mem_la_wdata_9_s0/Q</td>
<td>riscx32_core/mem_wdata_9_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.778</td>
<td>riscx32_core/mem_la_wdata_13_s0/Q</td>
<td>riscx32_core/mem_wdata_13_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.778</td>
<td>riscx32_core/mem_la_wdata_15_s0/Q</td>
<td>riscx32_core/mem_wdata_15_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.778</td>
<td>riscx32_core/mem_la_wdata_16_s0/Q</td>
<td>riscx32_core/mem_wdata_16_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.778</td>
<td>riscx32_core/mem_la_wdata_28_s0/Q</td>
<td>riscx32_core/mem_wdata_28_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.778</td>
<td>riscx32_core/mem_la_wdata_31_s0/Q</td>
<td>riscx32_core/mem_wdata_31_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.769</td>
<td>riscx32_core/mem_la_wstrb_0_s0/Q</td>
<td>riscx32_core/mem_wstrb_0_s0/D</td>
<td>riscx32_core/n593_15:[F]</td>
<td>CLK:[R]</td>
<td>-0.186</td>
<td>-1.615</td>
<td>0.706</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>mem_ready_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>out_byte_7_s2</td>
</tr>
<tr>
<td>3</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>out_byte_3_s1</td>
</tr>
<tr>
<td>4</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>memory_1_memory_1_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>riscx32_core/mem_rdata_q_21_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>riscx32_core/mem_addr_13_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>riscx32_core/is_lui_auipc_jal_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>riscx32_core/reg_out_28_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>riscx32_core/reg_out_29_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>riscx32_core/mem_16bit_buffer_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>825.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_0_memory_0_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[5]</td>
<td>memory_0_memory_0_0_1_s/CLK</td>
</tr>
<tr>
<td>820.450</td>
<td>0.307</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">memory_0_memory_0_0_1_s/DO[3]</td>
</tr>
<tr>
<td>821.690</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td>riscx32_core/n516_s4/I2</td>
</tr>
<tr>
<td>822.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n516_s4/F</td>
</tr>
<tr>
<td>822.240</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>riscx32_core/n516_s3/I0</td>
</tr>
<tr>
<td>822.795</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n516_s3/F</td>
</tr>
<tr>
<td>823.192</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td>riscx32_core/n772_s8/I1</td>
</tr>
<tr>
<td>823.747</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n772_s8/F</td>
</tr>
<tr>
<td>824.824</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>riscx32_core/n772_s7/I3</td>
</tr>
<tr>
<td>825.394</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n772_s7/F</td>
</tr>
<tr>
<td>825.394</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>riscx32_core/mem_rdata_word_7_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_7_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>riscx32_core/mem_rdata_word_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.229, 42.454%; route: 2.714, 51.699%; tC2Q: 0.307, 5.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/reg_op1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>riscx32_core/reg_op1_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R17C35[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_1_s0/Q</td>
</tr>
<tr>
<td>822.359</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[3][A]</td>
<td>riscx32_core/n769_s8/I0</td>
</tr>
<tr>
<td>822.730</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C20[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n769_s8/F</td>
</tr>
<tr>
<td>823.328</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>riscx32_core/n763_s7/I3</td>
</tr>
<tr>
<td>823.790</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n763_s7/F</td>
</tr>
<tr>
<td>823.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>riscx32_core/mem_rdata_word_10_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_10_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>riscx32_core/mem_rdata_word_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 22.843%; route: 2.582, 70.795%; tC2Q: 0.232, 6.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/reg_op1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>riscx32_core/reg_op1_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R17C35[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_1_s0/Q</td>
</tr>
<tr>
<td>822.359</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[3][A]</td>
<td>riscx32_core/n769_s8/I0</td>
</tr>
<tr>
<td>822.730</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C20[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n769_s8/F</td>
</tr>
<tr>
<td>823.328</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>riscx32_core/n760_s7/I3</td>
</tr>
<tr>
<td>823.790</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n760_s7/F</td>
</tr>
<tr>
<td>823.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>riscx32_core/mem_rdata_word_11_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_11_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>riscx32_core/mem_rdata_word_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 22.843%; route: 2.582, 70.795%; tC2Q: 0.232, 6.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/reg_op1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>riscx32_core/reg_op1_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R17C35[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_1_s0/Q</td>
</tr>
<tr>
<td>822.359</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[3][A]</td>
<td>riscx32_core/n769_s8/I0</td>
</tr>
<tr>
<td>822.730</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C20[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n769_s8/F</td>
</tr>
<tr>
<td>823.320</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>riscx32_core/n751_s7/I3</td>
</tr>
<tr>
<td>823.782</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n751_s7/F</td>
</tr>
<tr>
<td>823.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>riscx32_core/mem_rdata_word_14_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_14_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>riscx32_core/mem_rdata_word_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 22.893%; route: 2.574, 70.732%; tC2Q: 0.232, 6.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/reg_op1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>riscx32_core/reg_op1_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R17C35[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_1_s0/Q</td>
</tr>
<tr>
<td>822.359</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[3][A]</td>
<td>riscx32_core/n769_s8/I0</td>
</tr>
<tr>
<td>822.730</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C20[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n769_s8/F</td>
</tr>
<tr>
<td>823.328</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td>riscx32_core/n754_s7/I3</td>
</tr>
<tr>
<td>823.699</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n754_s7/F</td>
</tr>
<tr>
<td>823.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td>riscx32_core/mem_rdata_word_13_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_13_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C22[2][A]</td>
<td>riscx32_core/mem_rdata_word_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 20.869%; route: 2.582, 72.606%; tC2Q: 0.232, 6.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/reg_op1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>riscx32_core/reg_op1_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R17C35[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_1_s0/Q</td>
</tr>
<tr>
<td>822.359</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[3][A]</td>
<td>riscx32_core/n769_s8/I0</td>
</tr>
<tr>
<td>822.730</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C20[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n769_s8/F</td>
</tr>
<tr>
<td>823.320</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>riscx32_core/n757_s7/I3</td>
</tr>
<tr>
<td>823.691</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n757_s7/F</td>
</tr>
<tr>
<td>823.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>riscx32_core/mem_rdata_word_12_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_12_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>riscx32_core/mem_rdata_word_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 20.915%; route: 2.574, 72.546%; tC2Q: 0.232, 6.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_2_memory_2_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[9]</td>
<td>memory_2_memory_2_0_1_s/CLK</td>
</tr>
<tr>
<td>820.450</td>
<td>0.307</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">memory_2_memory_2_0_1_s/DO[0]</td>
</tr>
<tr>
<td>821.629</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td>riscx32_core/n519_s4/I3</td>
</tr>
<tr>
<td>822.091</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n519_s4/F</td>
</tr>
<tr>
<td>822.092</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>riscx32_core/n519_s3/I0</td>
</tr>
<tr>
<td>822.662</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n519_s3/F</td>
</tr>
<tr>
<td>822.663</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td>riscx32_core/n781_s8/I1</td>
</tr>
<tr>
<td>823.125</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n781_s8/F</td>
</tr>
<tr>
<td>823.127</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>riscx32_core/n781_s7/I3</td>
</tr>
<tr>
<td>823.676</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n781_s7/F</td>
</tr>
<tr>
<td>823.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>riscx32_core/mem_rdata_word_4_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_4_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>riscx32_core/mem_rdata_word_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 57.838%; route: 1.182, 33.471%; tC2Q: 0.307, 8.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_0_memory_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[4]</td>
<td>memory_0_memory_0_0_0_s/CLK</td>
</tr>
<tr>
<td>820.450</td>
<td>0.307</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">memory_0_memory_0_0_0_s/DO[3]</td>
</tr>
<tr>
<td>821.711</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][B]</td>
<td>riscx32_core/n520_s4/I1</td>
</tr>
<tr>
<td>822.260</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C28[3][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n520_s4/F</td>
</tr>
<tr>
<td>822.261</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td>riscx32_core/n520_s3/I0</td>
</tr>
<tr>
<td>822.810</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n520_s3/F</td>
</tr>
<tr>
<td>822.812</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>riscx32_core/n784_s8/I1</td>
</tr>
<tr>
<td>823.274</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n784_s8/F</td>
</tr>
<tr>
<td>823.275</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>riscx32_core/n784_s7/I3</td>
</tr>
<tr>
<td>823.646</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n784_s7/F</td>
</tr>
<tr>
<td>823.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>riscx32_core/mem_rdata_word_3_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_3_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>riscx32_core/mem_rdata_word_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.931, 55.129%; route: 1.265, 36.106%; tC2Q: 0.307, 8.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_0_memory_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[4]</td>
<td>memory_0_memory_0_0_0_s/CLK</td>
</tr>
<tr>
<td>820.450</td>
<td>0.307</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">memory_0_memory_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>821.570</td>
<td>1.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>riscx32_core/n523_s4/I2</td>
</tr>
<tr>
<td>822.140</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n523_s4/F</td>
</tr>
<tr>
<td>822.141</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>riscx32_core/n523_s3/I0</td>
</tr>
<tr>
<td>822.512</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n523_s3/F</td>
</tr>
<tr>
<td>822.517</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>riscx32_core/n793_s8/I1</td>
</tr>
<tr>
<td>823.066</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n793_s8/F</td>
</tr>
<tr>
<td>823.067</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>riscx32_core/n793_s7/I3</td>
</tr>
<tr>
<td>823.529</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n793_s7/F</td>
</tr>
<tr>
<td>823.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>riscx32_core/mem_rdata_word_0_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_0_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>riscx32_core/mem_rdata_word_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.952, 57.652%; route: 1.127, 33.281%; tC2Q: 0.307, 9.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_0_memory_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[4]</td>
<td>memory_0_memory_0_0_0_s/CLK</td>
</tr>
<tr>
<td>820.450</td>
<td>0.307</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">memory_0_memory_0_0_0_s/DO[2]</td>
</tr>
<tr>
<td>821.414</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>riscx32_core/n521_s4/I2</td>
</tr>
<tr>
<td>821.876</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n521_s4/F</td>
</tr>
<tr>
<td>821.877</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>riscx32_core/n521_s3/I0</td>
</tr>
<tr>
<td>822.248</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n521_s3/F</td>
</tr>
<tr>
<td>822.253</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td>riscx32_core/n787_s8/I1</td>
</tr>
<tr>
<td>822.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n787_s8/F</td>
</tr>
<tr>
<td>822.824</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>riscx32_core/n787_s7/I3</td>
</tr>
<tr>
<td>823.373</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n787_s7/F</td>
</tr>
<tr>
<td>823.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>riscx32_core/mem_rdata_word_2_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_2_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>riscx32_core/mem_rdata_word_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.952, 60.438%; route: 0.971, 30.057%; tC2Q: 0.307, 9.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wordsize_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_la_wdata_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>riscx32_core/mem_wordsize_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wordsize_1_s0/Q</td>
</tr>
<tr>
<td>822.433</td>
<td>2.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][B]</td>
<td>riscx32_core/n592_s7/I2</td>
</tr>
<tr>
<td>822.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n592_s7/F</td>
</tr>
<tr>
<td>822.808</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>riscx32_core/n592_s6/I1</td>
</tr>
<tr>
<td>823.357</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n592_s6/F</td>
</tr>
<tr>
<td>823.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>riscx32_core/mem_la_wdata_31_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_la_wdata_31_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>riscx32_core/mem_la_wdata_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 28.624%; route: 2.062, 64.158%; tC2Q: 0.232, 7.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_2_memory_2_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[9]</td>
<td>memory_2_memory_2_0_1_s/CLK</td>
</tr>
<tr>
<td>820.450</td>
<td>0.307</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">memory_2_memory_2_0_1_s/DO[2]</td>
</tr>
<tr>
<td>821.293</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>riscx32_core/n517_s4/I3</td>
</tr>
<tr>
<td>821.863</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n517_s4/F</td>
</tr>
<tr>
<td>821.864</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>riscx32_core/n517_s3/I0</td>
</tr>
<tr>
<td>822.235</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n517_s3/F</td>
</tr>
<tr>
<td>822.406</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>riscx32_core/n775_s8/I1</td>
</tr>
<tr>
<td>822.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n775_s8/F</td>
</tr>
<tr>
<td>822.869</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>riscx32_core/n775_s7/I3</td>
</tr>
<tr>
<td>823.331</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n775_s7/F</td>
</tr>
<tr>
<td>823.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>riscx32_core/mem_rdata_word_6_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_6_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>riscx32_core/mem_rdata_word_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.865, 58.505%; route: 1.016, 31.865%; tC2Q: 0.307, 9.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_0_memory_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[4]</td>
<td>memory_0_memory_0_0_0_s/CLK</td>
</tr>
<tr>
<td>820.450</td>
<td>0.307</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">memory_0_memory_0_0_0_s/DO[1]</td>
</tr>
<tr>
<td>821.420</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td>riscx32_core/n522_s4/I2</td>
</tr>
<tr>
<td>821.791</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n522_s4/F</td>
</tr>
<tr>
<td>821.796</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>riscx32_core/n522_s3/I0</td>
</tr>
<tr>
<td>822.258</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n522_s3/F</td>
</tr>
<tr>
<td>822.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>riscx32_core/n790_s8/I1</td>
</tr>
<tr>
<td>822.808</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n790_s8/F</td>
</tr>
<tr>
<td>822.809</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>riscx32_core/n790_s7/I3</td>
</tr>
<tr>
<td>823.271</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n790_s7/F</td>
</tr>
<tr>
<td>823.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>riscx32_core/mem_rdata_word_1_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_1_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>riscx32_core/mem_rdata_word_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.844, 58.951%; route: 0.977, 31.234%; tC2Q: 0.307, 9.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wordsize_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>riscx32_core/mem_wordsize_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wordsize_1_s0/Q</td>
</tr>
<tr>
<td>822.115</td>
<td>1.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>riscx32_core/n778_s8/I2</td>
</tr>
<tr>
<td>822.664</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n778_s8/F</td>
</tr>
<tr>
<td>822.666</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>riscx32_core/n778_s7/I3</td>
</tr>
<tr>
<td>823.236</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n778_s7/F</td>
</tr>
<tr>
<td>823.235</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>riscx32_core/mem_rdata_word_5_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_5_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>riscx32_core/mem_rdata_word_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 36.187%; route: 1.741, 56.310%; tC2Q: 0.232, 7.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/reg_op1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>riscx32_core/reg_op1_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R17C35[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_1_s0/Q</td>
</tr>
<tr>
<td>822.359</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[3][A]</td>
<td>riscx32_core/n769_s8/I0</td>
</tr>
<tr>
<td>822.730</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C20[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n769_s8/F</td>
</tr>
<tr>
<td>822.748</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td>riscx32_core/n769_s7/I3</td>
</tr>
<tr>
<td>823.210</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n769_s7/F</td>
</tr>
<tr>
<td>823.210</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td>riscx32_core/mem_rdata_word_8_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_8_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C20[1][A]</td>
<td>riscx32_core/mem_rdata_word_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 27.164%; route: 2.002, 65.270%; tC2Q: 0.232, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/reg_op1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>riscx32_core/reg_op1_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R17C35[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_1_s0/Q</td>
</tr>
<tr>
<td>822.359</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[3][A]</td>
<td>riscx32_core/n769_s8/I0</td>
</tr>
<tr>
<td>822.730</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C20[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n769_s8/F</td>
</tr>
<tr>
<td>822.748</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td>riscx32_core/n766_s7/I3</td>
</tr>
<tr>
<td>823.210</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n766_s7/F</td>
</tr>
<tr>
<td>823.210</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td>riscx32_core/mem_rdata_word_9_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_9_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C20[2][B]</td>
<td>riscx32_core/mem_rdata_word_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 27.164%; route: 2.002, 65.270%; tC2Q: 0.232, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/reg_op1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>riscx32_core/reg_op1_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R17C35[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_1_s0/Q</td>
</tr>
<tr>
<td>822.359</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[3][A]</td>
<td>riscx32_core/n769_s8/I0</td>
</tr>
<tr>
<td>822.730</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C20[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n769_s8/F</td>
</tr>
<tr>
<td>822.748</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>riscx32_core/n748_s7/I3</td>
</tr>
<tr>
<td>823.210</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n748_s7/F</td>
</tr>
<tr>
<td>823.210</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>riscx32_core/mem_rdata_word_15_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_15_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>riscx32_core/mem_rdata_word_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 27.164%; route: 2.002, 65.270%; tC2Q: 0.232, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>822.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wordsize_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_la_wdata_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>riscx32_core/mem_wordsize_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wordsize_1_s0/Q</td>
</tr>
<tr>
<td>821.653</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>riscx32_core/n595_s7/I2</td>
</tr>
<tr>
<td>822.223</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n595_s7/F</td>
</tr>
<tr>
<td>822.225</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>riscx32_core/n595_s6/I1</td>
</tr>
<tr>
<td>822.774</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n595_s6/F</td>
</tr>
<tr>
<td>822.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>riscx32_core/mem_la_wdata_30_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_la_wdata_30_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>riscx32_core/mem_la_wdata_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 42.542%; route: 1.279, 48.638%; tC2Q: 0.232, 8.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>822.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wordsize_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_la_wdata_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>riscx32_core/mem_wordsize_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wordsize_1_s0/Q</td>
</tr>
<tr>
<td>821.653</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>riscx32_core/n613_s7/I2</td>
</tr>
<tr>
<td>822.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n613_s7/F</td>
</tr>
<tr>
<td>822.204</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>riscx32_core/n613_s6/I1</td>
</tr>
<tr>
<td>822.666</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n613_s6/F</td>
</tr>
<tr>
<td>822.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>riscx32_core/mem_la_wdata_24_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_la_wdata_24_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>riscx32_core/mem_la_wdata_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.011, 40.082%; route: 1.279, 50.720%; tC2Q: 0.232, 9.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>822.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wordsize_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_la_wstrb_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>riscx32_core/mem_wordsize_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wordsize_1_s0/Q</td>
</tr>
<tr>
<td>822.107</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>riscx32_core/n697_s5/I1</td>
</tr>
<tr>
<td>822.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n697_s5/F</td>
</tr>
<tr>
<td>822.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wstrb_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>riscx32_core/mem_la_wstrb_0_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_la_wstrb_0_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>riscx32_core/mem_la_wstrb_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 21.846%; route: 1.732, 68.922%; tC2Q: 0.232, 9.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>822.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wordsize_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_la_wstrb_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>riscx32_core/mem_wordsize_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wordsize_1_s0/Q</td>
</tr>
<tr>
<td>822.107</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>riscx32_core/n694_s8/I1</td>
</tr>
<tr>
<td>822.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n694_s8/F</td>
</tr>
<tr>
<td>822.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wstrb_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>riscx32_core/mem_la_wstrb_1_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_la_wstrb_1_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>riscx32_core/mem_la_wstrb_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 21.846%; route: 1.732, 68.922%; tC2Q: 0.232, 9.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>822.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wordsize_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>riscx32_core/mem_wordsize_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wordsize_1_s0/Q</td>
</tr>
<tr>
<td>822.092</td>
<td>1.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td>riscx32_core/n745_s8/I0</td>
</tr>
<tr>
<td>822.641</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n745_s8/F</td>
</tr>
<tr>
<td>822.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td>riscx32_core/mem_rdata_word_16_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_16_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[0][B]</td>
<td>riscx32_core/mem_rdata_word_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 21.983%; route: 1.716, 68.727%; tC2Q: 0.232, 9.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>822.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wordsize_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_la_wstrb_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>riscx32_core/mem_wordsize_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wordsize_1_s0/Q</td>
</tr>
<tr>
<td>822.107</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td>riscx32_core/n691_s7/I1</td>
</tr>
<tr>
<td>822.569</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n691_s7/F</td>
</tr>
<tr>
<td>822.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wstrb_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td>riscx32_core/mem_la_wstrb_2_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_la_wstrb_2_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[0][B]</td>
<td>riscx32_core/mem_la_wstrb_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 19.043%; route: 1.732, 71.394%; tC2Q: 0.232, 9.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>822.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wordsize_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_la_wdata_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>riscx32_core/mem_wordsize_1_s0/CLK</td>
</tr>
<tr>
<td>820.375</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wordsize_1_s0/Q</td>
</tr>
<tr>
<td>821.378</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>riscx32_core/n607_s7/I2</td>
</tr>
<tr>
<td>821.927</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n607_s7/F</td>
</tr>
<tr>
<td>821.928</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>riscx32_core/n607_s6/I1</td>
</tr>
<tr>
<td>822.498</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n607_s6/F</td>
</tr>
<tr>
<td>822.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>riscx32_core/mem_la_wdata_26_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_la_wdata_26_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>riscx32_core/mem_la_wdata_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 47.516%; route: 1.004, 42.633%; tC2Q: 0.232, 9.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>822.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_3_memory_3_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_rdata_word_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.902</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>820.143</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[11]</td>
<td>memory_3_memory_3_0_1_s/CLK</td>
</tr>
<tr>
<td>820.450</td>
<td>0.307</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">memory_3_memory_3_0_1_s/DO[0]</td>
</tr>
<tr>
<td>821.926</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>riscx32_core/n709_s8/I2</td>
</tr>
<tr>
<td>822.475</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n709_s8/F</td>
</tr>
<tr>
<td>822.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>817.954</td>
<td>2.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>riscx32_core/mem_rdata_word_28_s0/G</td>
</tr>
<tr>
<td>817.919</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_rdata_word_28_s0</td>
</tr>
<tr>
<td>817.884</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>riscx32_core/mem_rdata_word_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.375</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 23.549%; route: 1.475, 63.282%; tC2Q: 0.307, 13.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.954, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[0][B]</td>
<td>riscx32_core/mem_la_wdata_4_s0/G</td>
</tr>
<tr>
<td>817.169</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R26C18[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_4_s0/Q</td>
</tr>
<tr>
<td>817.518</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][A]</td>
<td>riscx32_core/mem_wdata_4_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_4_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C18[1][A]</td>
<td>riscx32_core/mem_wdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_rdata_word_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>riscx32_core/mem_rdata_word_5_s0/G</td>
</tr>
<tr>
<td>817.169</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_5_s0/Q</td>
</tr>
<tr>
<td>817.290</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>riscx32_core/n7665_s4/I0</td>
</tr>
<tr>
<td>817.522</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7665_s4/F</td>
</tr>
<tr>
<td>817.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>riscx32_core/reg_out_5_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/reg_out_5_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>riscx32_core/reg_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>riscx32_core/mem_la_wdata_10_s0/G</td>
</tr>
<tr>
<td>817.169</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_10_s0/Q</td>
</tr>
<tr>
<td>817.522</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>riscx32_core/mem_wdata_10_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_10_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>riscx32_core/mem_wdata_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td>riscx32_core/mem_la_wdata_11_s0/G</td>
</tr>
<tr>
<td>817.169</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_11_s0/Q</td>
</tr>
<tr>
<td>817.522</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>riscx32_core/mem_wdata_11_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_11_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>riscx32_core/mem_wdata_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>riscx32_core/mem_la_wdata_12_s0/G</td>
</tr>
<tr>
<td>817.169</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_12_s0/Q</td>
</tr>
<tr>
<td>817.522</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[2][A]</td>
<td>riscx32_core/mem_wdata_12_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_12_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C20[2][A]</td>
<td>riscx32_core/mem_wdata_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td>riscx32_core/mem_la_wdata_14_s0/G</td>
</tr>
<tr>
<td>817.169</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_14_s0/Q</td>
</tr>
<tr>
<td>817.522</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>riscx32_core/mem_wdata_14_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_14_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>riscx32_core/mem_wdata_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>riscx32_core/mem_la_wdata_19_s0/G</td>
</tr>
<tr>
<td>817.169</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_19_s0/Q</td>
</tr>
<tr>
<td>817.522</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td>riscx32_core/mem_wdata_19_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_19_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[2][A]</td>
<td>riscx32_core/mem_wdata_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>riscx32_core/mem_la_wdata_26_s0/G</td>
</tr>
<tr>
<td>817.169</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_26_s0/Q</td>
</tr>
<tr>
<td>817.522</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>riscx32_core/mem_wdata_26_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_26_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>riscx32_core/mem_wdata_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>riscx32_core/mem_la_wdata_29_s0/G</td>
</tr>
<tr>
<td>817.169</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_29_s0/Q</td>
</tr>
<tr>
<td>817.522</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[2][A]</td>
<td>riscx32_core/mem_wdata_29_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_29_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C20[2][A]</td>
<td>riscx32_core/mem_wdata_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>riscx32_core/mem_la_wdata_22_s0/G</td>
</tr>
<tr>
<td>817.170</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_22_s0/Q</td>
</tr>
<tr>
<td>817.528</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>riscx32_core/mem_wdata_22_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_22_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>riscx32_core/mem_wdata_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 63.943%; tC2Q: 0.202, 36.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_rdata_word_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>riscx32_core/mem_rdata_word_1_s0/G</td>
</tr>
<tr>
<td>817.169</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_1_s0/Q</td>
</tr>
<tr>
<td>817.290</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>riscx32_core/n7669_s4/I0</td>
</tr>
<tr>
<td>817.580</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7669_s4/F</td>
</tr>
<tr>
<td>817.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/reg_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>riscx32_core/reg_out_1_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/reg_out_1_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>riscx32_core/reg_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.316%; route: 0.122, 19.889%; tC2Q: 0.201, 32.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_rdata_word_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>riscx32_core/mem_rdata_word_2_s0/G</td>
</tr>
<tr>
<td>817.170</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_2_s0/Q</td>
</tr>
<tr>
<td>817.293</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>riscx32_core/n7668_s4/I0</td>
</tr>
<tr>
<td>817.583</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7668_s4/F</td>
</tr>
<tr>
<td>817.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/reg_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>riscx32_core/reg_out_2_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/reg_out_2_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>riscx32_core/reg_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.137%; route: 0.123, 20.029%; tC2Q: 0.202, 32.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_rdata_word_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>riscx32_core/mem_rdata_word_6_s0/G</td>
</tr>
<tr>
<td>817.169</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_6_s0/Q</td>
</tr>
<tr>
<td>817.286</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>riscx32_core/n7664_s4/I0</td>
</tr>
<tr>
<td>817.630</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7664_s4/F</td>
</tr>
<tr>
<td>817.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/reg_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>riscx32_core/reg_out_6_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/reg_out_6_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>riscx32_core/reg_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.966%; route: 0.117, 17.671%; tC2Q: 0.201, 30.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_rdata_word_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>riscx32_core/mem_rdata_word_4_s0/G</td>
</tr>
<tr>
<td>817.169</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_4_s0/Q</td>
</tr>
<tr>
<td>817.290</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>riscx32_core/n7666_s4/I0</td>
</tr>
<tr>
<td>817.634</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7666_s4/F</td>
</tr>
<tr>
<td>817.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/reg_out_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>riscx32_core/reg_out_4_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/reg_out_4_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>riscx32_core/reg_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.582%; route: 0.122, 18.278%; tC2Q: 0.201, 30.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_rdata_word_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>riscx32_core/mem_rdata_word_0_s0/G</td>
</tr>
<tr>
<td>817.169</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_0_s0/Q</td>
</tr>
<tr>
<td>817.286</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>riscx32_core/n7670_s4/I0</td>
</tr>
<tr>
<td>817.650</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7670_s4/F</td>
</tr>
<tr>
<td>817.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>riscx32_core/reg_out_0_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/reg_out_0_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>riscx32_core/reg_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 53.374%; route: 0.117, 17.152%; tC2Q: 0.201, 29.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>riscx32_core/mem_la_wdata_20_s0/G</td>
</tr>
<tr>
<td>817.170</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_20_s0/Q</td>
</tr>
<tr>
<td>817.650</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>riscx32_core/mem_wdata_20_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_20_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>riscx32_core/mem_wdata_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 70.391%; tC2Q: 0.202, 29.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>riscx32_core/mem_la_wdata_21_s0/G</td>
</tr>
<tr>
<td>817.170</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_21_s0/Q</td>
</tr>
<tr>
<td>817.654</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>riscx32_core/mem_wdata_21_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_21_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>riscx32_core/mem_wdata_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_rdata_word_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>riscx32_core/mem_rdata_word_3_s0/G</td>
</tr>
<tr>
<td>817.169</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_rdata_word_3_s0/Q</td>
</tr>
<tr>
<td>817.290</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>riscx32_core/n7667_s4/I0</td>
</tr>
<tr>
<td>817.654</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7667_s4/F</td>
</tr>
<tr>
<td>817.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/reg_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>riscx32_core/reg_out_3_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/reg_out_3_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>riscx32_core/reg_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.992%; route: 0.122, 17.746%; tC2Q: 0.201, 29.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>riscx32_core/mem_la_wdata_9_s0/G</td>
</tr>
<tr>
<td>817.170</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_9_s0/Q</td>
</tr>
<tr>
<td>817.665</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][A]</td>
<td>riscx32_core/mem_wdata_9_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_9_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C21[2][A]</td>
<td>riscx32_core/mem_wdata_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>riscx32_core/mem_la_wdata_13_s0/G</td>
</tr>
<tr>
<td>817.170</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_13_s0/Q</td>
</tr>
<tr>
<td>817.665</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>riscx32_core/mem_wdata_13_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_13_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>riscx32_core/mem_wdata_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>riscx32_core/mem_la_wdata_15_s0/G</td>
</tr>
<tr>
<td>817.170</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_15_s0/Q</td>
</tr>
<tr>
<td>817.665</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>riscx32_core/mem_wdata_15_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_15_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>riscx32_core/mem_wdata_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td>riscx32_core/mem_la_wdata_16_s0/G</td>
</tr>
<tr>
<td>817.170</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_16_s0/Q</td>
</tr>
<tr>
<td>817.665</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>riscx32_core/mem_wdata_16_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_16_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>riscx32_core/mem_wdata_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>riscx32_core/mem_la_wdata_28_s0/G</td>
</tr>
<tr>
<td>817.170</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_28_s0/Q</td>
</tr>
<tr>
<td>817.665</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>riscx32_core/mem_wdata_28_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_28_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>riscx32_core/mem_wdata_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wdata_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wdata_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>riscx32_core/mem_la_wdata_31_s0/G</td>
</tr>
<tr>
<td>817.170</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wdata_31_s0/Q</td>
</tr>
<tr>
<td>817.665</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>riscx32_core/mem_wdata_31_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wdata_31_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>riscx32_core/mem_wdata_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_la_wstrb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wstrb_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>riscx32_core/n593_15:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/n593_15</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R20C18[0][B]</td>
<td>riscx32_core/n593_s8/F</td>
</tr>
<tr>
<td>816.968</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>riscx32_core/mem_la_wstrb_0_s0/G</td>
</tr>
<tr>
<td>817.170</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_la_wstrb_0_s0/Q</td>
</tr>
<tr>
<td>817.442</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td>riscx32_core/n1263_s0/I0</td>
</tr>
<tr>
<td>817.674</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n1263_s0/F</td>
</tr>
<tr>
<td>817.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wstrb_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>816.206</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>818.397</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td>riscx32_core/mem_wstrb_0_s0/CLK</td>
</tr>
<tr>
<td>818.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>riscx32_core/mem_wstrb_0_s0</td>
</tr>
<tr>
<td>818.443</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28[1][B]</td>
<td>riscx32_core/mem_wstrb_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.968, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 32.839%; route: 0.272, 38.568%; tC2Q: 0.202, 28.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem_ready_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>mem_ready_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>mem_ready_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>out_byte_7_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>out_byte_7_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>out_byte_7_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>out_byte_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>out_byte_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>out_byte_3_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>memory_1_memory_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>memory_1_memory_1_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>memory_1_memory_1_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>riscx32_core/mem_rdata_q_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>riscx32_core/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>riscx32_core/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>riscx32_core/mem_addr_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>riscx32_core/mem_addr_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>riscx32_core/mem_addr_13_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>riscx32_core/is_lui_auipc_jal_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>riscx32_core/is_lui_auipc_jal_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>riscx32_core/is_lui_auipc_jal_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>riscx32_core/reg_out_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>riscx32_core/reg_out_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>riscx32_core/reg_out_28_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>riscx32_core/reg_out_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>riscx32_core/reg_out_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>riscx32_core/reg_out_29_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>riscx32_core/mem_16bit_buffer_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>riscx32_core/mem_16bit_buffer_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>riscx32_core/mem_16bit_buffer_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>490</td>
<td>clk_d</td>
<td>-7.510</td>
<td>3.468</td>
</tr>
<tr>
<td>98</td>
<td>latched_branch</td>
<td>23.320</td>
<td>2.532</td>
</tr>
<tr>
<td>98</td>
<td>mem_xfer</td>
<td>23.177</td>
<td>1.719</td>
</tr>
<tr>
<td>87</td>
<td>mem_wordsize[1]</td>
<td>-6.371</td>
<td>2.058</td>
</tr>
<tr>
<td>78</td>
<td>n7290_3</td>
<td>29.289</td>
<td>1.688</td>
</tr>
<tr>
<td>70</td>
<td>n4629_3</td>
<td>34.809</td>
<td>1.329</td>
</tr>
<tr>
<td>68</td>
<td>n593_15</td>
<td>-2.251</td>
<td>2.954</td>
</tr>
<tr>
<td>65</td>
<td>reg_op1_31_12</td>
<td>30.092</td>
<td>2.588</td>
</tr>
<tr>
<td>65</td>
<td>n7605_9</td>
<td>29.008</td>
<td>1.302</td>
</tr>
<tr>
<td>64</td>
<td>latched_store</td>
<td>23.177</td>
<td>2.032</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C23</td>
<td>86.11%</td>
</tr>
<tr>
<td>R31C30</td>
<td>86.11%</td>
</tr>
<tr>
<td>R27C26</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C29</td>
<td>83.33%</td>
</tr>
<tr>
<td>R30C34</td>
<td>83.33%</td>
</tr>
<tr>
<td>R27C28</td>
<td>83.33%</td>
</tr>
<tr>
<td>R20C37</td>
<td>83.33%</td>
</tr>
<tr>
<td>R26C25</td>
<td>83.33%</td>
</tr>
<tr>
<td>R24C31</td>
<td>80.56%</td>
</tr>
<tr>
<td>R24C21</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK -period 37.037 -waveform {0 18.519} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
