[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ConstCapital/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 107
LIB: work
FILE: ${SURELOG_DIR}/tests/ConstCapital/dut.sv
n<> u<106> t<Top_level_rule> c<1> l<1:1> el<21:1>
  n<> u<1> t<Null_rule> p<106> s<105> l<1:1>
  n<> u<105> t<Source_text> p<106> c<17> l<1:1> el<19:10>
    n<> u<17> t<Description> p<105> c<16> s<33> l<1:1> el<1:30>
      n<> u<16> t<Package_item> p<17> c<15> l<1:1> el<1:30>
        n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<1:1> el<1:30>
          n<> u<14> t<Parameter_declaration> p<15> c<4> l<1:1> el<1:29>
            n<> u<4> t<Data_type_or_implicit> p<14> c<3> s<13> l<1:11> el<1:14>
              n<> u<3> t<Data_type> p<4> c<2> l<1:11> el<1:14>
                n<> u<2> t<IntegerAtomType_Int> p<3> l<1:11> el<1:14>
            n<> u<13> t<Param_assignment_list> p<14> c<12> l<1:15> el<1:29>
              n<> u<12> t<Param_assignment> p<13> c<5> l<1:15> el<1:29>
                n<foo> u<5> t<STRING_CONST> p<12> s<11> l<1:15> el<1:18>
                n<> u<11> t<Constant_param_expression> p<12> c<10> l<1:21> el<1:29>
                  n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<1:21> el<1:29>
                    n<> u<9> t<Constant_expression> p<10> c<8> l<1:21> el<1:29>
                      n<> u<8> t<Constant_primary> p<9> c<7> l<1:21> el<1:29>
                        n<> u<7> t<Primary_literal> p<8> c<6> l<1:21> el<1:29>
                          n<32'H7fFF> u<6> t<INT_CONST> p<7> l<1:21> el<1:29>
    n<> u<33> t<Description> p<105> c<32> s<41> l<2:1> el<2:29>
      n<> u<32> t<Package_item> p<33> c<31> l<2:1> el<2:29>
        n<> u<31> t<Package_or_generate_item_declaration> p<32> c<30> l<2:1> el<2:29>
          n<> u<30> t<Parameter_declaration> p<31> c<20> l<2:1> el<2:28>
            n<> u<20> t<Data_type_or_implicit> p<30> c<19> s<29> l<2:11> el<2:14>
              n<> u<19> t<Data_type> p<20> c<18> l<2:11> el<2:14>
                n<> u<18> t<IntegerAtomType_Int> p<19> l<2:11> el<2:14>
            n<> u<29> t<Param_assignment_list> p<30> c<28> l<2:15> el<2:28>
              n<> u<28> t<Param_assignment> p<29> c<21> l<2:15> el<2:28>
                n<foo2> u<21> t<STRING_CONST> p<28> s<27> l<2:15> el<2:19>
                n<> u<27> t<Constant_param_expression> p<28> c<26> l<2:22> el<2:28>
                  n<> u<26> t<Constant_mintypmax_expression> p<27> c<25> l<2:22> el<2:28>
                    n<> u<25> t<Constant_expression> p<26> c<24> l<2:22> el<2:28>
                      n<> u<24> t<Constant_primary> p<25> c<23> l<2:22> el<2:28>
                        n<> u<23> t<Primary_literal> p<24> c<22> l<2:22> el<2:28>
                          n<32'Sd1> u<22> t<INT_CONST> p<23> l<2:22> el<2:28>
    n<> u<41> t<Description> p<105> c<40> s<104> l<4:1> el<5:10>
      n<> u<40> t<Module_declaration> p<41> c<38> l<4:1> el<5:10>
        n<> u<38> t<Module_nonansi_header> p<40> c<34> s<39> l<4:1> el<4:15>
          n<module> u<34> t<Module_keyword> p<38> s<35> l<4:1> el<4:7>
          n<GOOD> u<35> t<STRING_CONST> p<38> s<36> l<4:8> el<4:12>
          n<> u<36> t<Package_import_declaration_list> p<38> s<37> l<4:12> el<4:12>
          n<> u<37> t<Port_list> p<38> l<4:12> el<4:14>
        n<> u<39> t<ENDMODULE> p<40> l<5:1> el<5:10>
    n<> u<104> t<Description> p<105> c<103> l<8:1> el<19:10>
      n<> u<103> t<Module_declaration> p<104> c<45> l<8:1> el<19:10>
        n<> u<45> t<Module_ansi_header> p<103> c<42> s<73> l<8:1> el<8:13>
          n<module> u<42> t<Module_keyword> p<45> s<43> l<8:1> el<8:7>
          n<test> u<43> t<STRING_CONST> p<45> s<44> l<8:8> el<8:12>
          n<> u<44> t<Package_import_declaration_list> p<45> l<8:12> el<8:12>
        n<> u<73> t<Non_port_module_item> p<103> c<72> s<101> l<10:1> el<12:4>
          n<> u<72> t<Module_or_generate_item> p<73> c<71> l<10:1> el<12:4>
            n<> u<71> t<Module_common_item> p<72> c<70> l<10:1> el<12:4>
              n<> u<70> t<Conditional_generate_construct> p<71> c<69> l<10:1> el<12:4>
                n<> u<69> t<If_generate_construct> p<70> c<68> l<10:1> el<12:4>
                  n<> u<68> t<IF> p<69> s<55> l<10:1> el<10:3>
                  n<> u<55> t<Constant_expression> p<69> c<49> s<67> l<10:5> el<10:20>
                    n<> u<49> t<Constant_expression> p<55> c<48> s<54> l<10:5> el<10:8>
                      n<> u<48> t<Constant_primary> p<49> c<47> l<10:5> el<10:8>
                        n<> u<47> t<Primary_literal> p<48> c<46> l<10:5> el<10:8>
                          n<foo> u<46> t<STRING_CONST> p<47> l<10:5> el<10:8>
                    n<> u<54> t<BinOp_Equiv> p<55> s<53> l<10:9> el<10:11>
                    n<> u<53> t<Constant_expression> p<55> c<52> l<10:12> el<10:20>
                      n<> u<52> t<Constant_primary> p<53> c<51> l<10:12> el<10:20>
                        n<> u<51> t<Primary_literal> p<52> c<50> l<10:12> el<10:20>
                          n<32'h7fFF> u<50> t<INT_CONST> p<51> l<10:12> el<10:20>
                  n<> u<67> t<Generate_item> p<69> c<66> l<10:22> el<12:4>
                    n<> u<66> t<Generate_begin_end_block> p<67> c<64> l<10:22> el<12:4>
                      n<> u<64> t<Generate_item> p<66> c<63> s<65> l<11:9> el<11:22>
                        n<> u<63> t<Module_or_generate_item> p<64> c<62> l<11:9> el<11:22>
                          n<> u<62> t<Module_instantiation> p<63> c<56> l<11:9> el<11:22>
                            n<GOOD> u<56> t<STRING_CONST> p<62> s<61> l<11:9> el<11:13>
                            n<> u<61> t<Hierarchical_instance> p<62> c<58> l<11:14> el<11:21>
                              n<> u<58> t<Name_of_instance> p<61> c<57> s<60> l<11:14> el<11:19>
                                n<good1> u<57> t<STRING_CONST> p<58> l<11:14> el<11:19>
                              n<> u<60> t<Port_connection_list> p<61> c<59> l<11:20> el<11:20>
                                n<> u<59> t<Ordered_port_connection> p<60> l<11:20> el<11:20>
                      n<> u<65> t<END> p<66> l<12:1> el<12:4>
        n<> u<101> t<Non_port_module_item> p<103> c<100> s<102> l<15:1> el<17:4>
          n<> u<100> t<Module_or_generate_item> p<101> c<99> l<15:1> el<17:4>
            n<> u<99> t<Module_common_item> p<100> c<98> l<15:1> el<17:4>
              n<> u<98> t<Conditional_generate_construct> p<99> c<97> l<15:1> el<17:4>
                n<> u<97> t<If_generate_construct> p<98> c<96> l<15:1> el<17:4>
                  n<> u<96> t<IF> p<97> s<83> l<15:1> el<15:3>
                  n<> u<83> t<Constant_expression> p<97> c<77> s<95> l<15:5> el<15:18>
                    n<> u<77> t<Constant_expression> p<83> c<76> s<82> l<15:5> el<15:9>
                      n<> u<76> t<Constant_primary> p<77> c<75> l<15:5> el<15:9>
                        n<> u<75> t<Primary_literal> p<76> c<74> l<15:5> el<15:9>
                          n<foo2> u<74> t<STRING_CONST> p<75> l<15:5> el<15:9>
                    n<> u<82> t<BinOp_Equiv> p<83> s<81> l<15:10> el<15:12>
                    n<> u<81> t<Constant_expression> p<83> c<80> l<15:13> el<15:18>
                      n<> u<80> t<Constant_primary> p<81> c<79> l<15:13> el<15:18>
                        n<> u<79> t<Primary_literal> p<80> c<78> l<15:13> el<15:18>
                          n<32'D1> u<78> t<INT_CONST> p<79> l<15:13> el<15:18>
                  n<> u<95> t<Generate_item> p<97> c<94> l<15:20> el<17:4>
                    n<> u<94> t<Generate_begin_end_block> p<95> c<92> l<15:20> el<17:4>
                      n<> u<92> t<Generate_item> p<94> c<91> s<93> l<16:9> el<16:22>
                        n<> u<91> t<Module_or_generate_item> p<92> c<90> l<16:9> el<16:22>
                          n<> u<90> t<Module_instantiation> p<91> c<84> l<16:9> el<16:22>
                            n<GOOD> u<84> t<STRING_CONST> p<90> s<89> l<16:9> el<16:13>
                            n<> u<89> t<Hierarchical_instance> p<90> c<86> l<16:14> el<16:21>
                              n<> u<86> t<Name_of_instance> p<89> c<85> s<88> l<16:14> el<16:19>
                                n<good2> u<85> t<STRING_CONST> p<86> l<16:14> el<16:19>
                              n<> u<88> t<Port_connection_list> p<89> c<87> l<16:20> el<16:20>
                                n<> u<87> t<Ordered_port_connection> p<88> l<16:20> el<16:20>
                      n<> u<93> t<END> p<94> l<17:1> el<17:4>
        n<> u<102> t<ENDMODULE> p<103> l<19:1> el<19:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstCapital/dut.sv:4:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstCapital/dut.sv:8:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ConstCapital/dut.sv:4:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/ConstCapital/dut.sv:8:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  2
Constant                                               8
Design                                                 1
GenIf                                                  2
Identifier                                             2
IntTypespec                                            2
Module                                                 3
ModuleTypespec                                         2
Operation                                              2
ParamAssign                                            2
Parameter                                              2
RefModule                                              2
RefObj                                                 2
RefTypespec                                            4
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConstCapital/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ConstCapital/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:4:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@GOOD)
    |vpiParent:
    \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:4:1, endln:5:10
    |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:8:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@test)
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:8:1, endln:19:10
    |vpiName:work@test
  |vpiInternalScope:
  \_Begin: (work@test), line:10:22, endln:12:4
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:8:1, endln:19:10
    |vpiFullName:work@test
    |vpiTypedef:
    \_ModuleTypespec: (GOOD)
      |vpiParent:
      \_Begin: (work@test), line:10:22, endln:12:4
      |vpiName:GOOD
    |vpiImportTypespec:
    \_ModuleTypespec: (GOOD)
    |vpiStmt:
    \_RefModule: work@GOOD (good1), line:11:9, endln:11:13
      |vpiParent:
      \_Begin: (work@test), line:10:22, endln:12:4
      |vpiName:good1
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:4:1, endln:5:10
  |vpiInternalScope:
  \_Begin: (work@test), line:15:20, endln:17:4
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:8:1, endln:19:10
    |vpiFullName:work@test
    |vpiTypedef:
    \_ModuleTypespec: (GOOD)
      |vpiParent:
      \_Begin: (work@test), line:15:20, endln:17:4
      |vpiName:GOOD
    |vpiImportTypespec:
    \_ModuleTypespec: (GOOD)
    |vpiStmt:
    \_RefModule: work@GOOD (good2), line:16:9, endln:16:13
      |vpiParent:
      \_Begin: (work@test), line:15:20, endln:17:4
      |vpiName:good2
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:4:1, endln:5:10
  |vpiDefName:work@test
  |vpiGenStmt:
  \_GenIf: , line:10:1, endln:12:4
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:8:1, endln:19:10
    |vpiCondition:
    \_Operation: , line:10:5, endln:10:20
      |vpiParent:
      \_GenIf: , line:10:1, endln:12:4
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@test.foo), line:10:5, endln:10:8
        |vpiParent:
        \_Operation: , line:10:5, endln:10:20
        |vpiName:foo
        |vpiFullName:work@test.foo
        |vpiActual:
        \_Parameter: (foo), line:1:15, endln:1:29
      |vpiOperand:
      \_Constant: , line:10:12, endln:10:20
        |vpiParent:
        \_Operation: , line:10:5, endln:10:20
        |vpiDecompile:32'h7fFF
        |vpiSize:32
        |HEX:7fFF
        |vpiConstType:5
    |vpiStmt:
    \_Begin: (work@test), line:10:22, endln:12:4
  |vpiGenStmt:
  \_GenIf: , line:15:1, endln:17:4
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:8:1, endln:19:10
    |vpiCondition:
    \_Operation: , line:15:5, endln:15:18
      |vpiParent:
      \_GenIf: , line:15:1, endln:17:4
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@test.foo2), line:15:5, endln:15:9
        |vpiParent:
        \_Operation: , line:15:5, endln:15:18
        |vpiName:foo2
        |vpiFullName:work@test.foo2
        |vpiActual:
        \_Parameter: (foo2), line:2:15, endln:2:28
      |vpiOperand:
      \_Constant: , line:15:13, endln:15:18
        |vpiParent:
        \_Operation: , line:15:5, endln:15:18
        |vpiDecompile:32'D1
        |vpiSize:32
        |DEC:1
        |vpiConstType:1
    |vpiStmt:
    \_Begin: (work@test), line:15:20, endln:17:4
|vpiTypedef:
\_IntTypespec: 
  |vpiParent:
  \_Design: (unnamed)
  |vpiSigned:1
|vpiTypedef:
\_IntTypespec: 
  |vpiParent:
  \_Design: (unnamed)
  |vpiSigned:1
|vpiParameter:
\_Parameter: (foo), line:1:15, endln:1:29
  |vpiParent:
  \_Design: (unnamed)
  |HEX:7fFF
  |vpiTypespec:
  \_RefTypespec: (foo), line:1:11, endln:1:14
    |vpiParent:
    \_Parameter: (foo), line:1:15, endln:1:29
    |vpiFullName:foo
    |vpiActual:
    \_IntTypespec: 
  |vpiSigned:1
  |vpiName:foo
|vpiParameter:
\_Parameter: (foo2), line:2:15, endln:2:28
  |vpiParent:
  \_Design: (unnamed)
  |DEC:1
  |vpiTypespec:
  \_RefTypespec: (foo2), line:2:11, endln:2:14
    |vpiParent:
    \_Parameter: (foo2), line:2:15, endln:2:28
    |vpiFullName:foo2
    |vpiActual:
    \_IntTypespec: 
  |vpiSigned:1
  |vpiName:foo2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
