<?xml version="1.0" encoding="UTF-8"?>
<wavelist version="3">
  <insertion-point-position>40</insertion-point-position>
  <wave>
    <expr>u_is_core.splitter_dev1_vr_noc1_val</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.splitter_dev1_vr_noc1_rdy</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.splitter_dev1_vr_noc1_val</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.splitter_dev1_vr_noc1_rdy</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core.dcp.u_pipe.u_dcp_pipe_sva.noc1out_outstanding_req_r</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core.dcp.u_pipe.u_dcp_pipe_sva.noc2out_outstanding_req_r</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.dcp.u_pipe.noc1decoder_dcp_val</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.c0_invalidate_r</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.dcp.u_pipe.c0_invalidate_r</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.conf_op_aconf</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.dcp.u_pipe.conf_op_aconf</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core.dcp.u_pipe.c0_aconfigure</expr>
    <label/>
    <radix/>
    <wave>
      <expr>u_is_core.dcp.u_pipe.c0_aconfigure[3]</expr>
      <label/>
      <radix/>
    </wave>
    <wave>
      <expr>u_is_core.dcp.u_pipe.c0_aconfigure[2]</expr>
      <label/>
      <radix/>
    </wave>
    <wave>
      <expr>u_is_core.dcp.u_pipe.c0_aconfigure[1]</expr>
      <label/>
      <radix/>
    </wave>
    <wave>
      <expr>u_is_core.dcp.u_pipe.c0_aconfigure[0]</expr>
      <label/>
      <radix/>
    </wave>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core2.dcp.u_pipe.c0_aconfigure</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.noc1decoder_dcp_store</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.dcp.u_pipe.noc1decoder_dcp_store</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.conf_prio</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.dcp.u_pipe.conf_prio</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.is_mmu.tlb_en</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.is_mmu.tlb_en</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.is_mmu.i_dtlb.update_valid_i</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.is_mmu.i_dtlb.update_valid_i</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core.is_mmu.i_dtlb.update_vpn_i</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core2.is_mmu.i_dtlb.update_vpn_i</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core.is_mmu.i_dtlb.update_content_i</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core2.is_mmu.i_dtlb.update_content_i</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core.is_mmu.tlb_ptbase_r</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core2.is_mmu.tlb_ptbase_r</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.is_mmu.i_dtlb.lu_access_i</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.is_mmu.i_dtlb.lu_access_i</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core.is_mmu.i_dtlb.lu_vaddr_i</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core2.is_mmu.i_dtlb.lu_vaddr_i</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core.is_mmu.i_dtlb.lu_content_o</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core2.is_mmu.i_dtlb.lu_content_o</expr>
    <label/>
    <radix/>
  </wave>
  <group collapsed="true">
    <expr>u_is_core2.is_mmu.i_dtlb.tags_q</expr>
    <label>u_is_core2.is_mmu.i_dtlb.tags_q</label>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[15]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[15]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[15].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[15].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[15].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[15].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[15].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[15].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[15].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[14]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[14]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[14].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[14].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[14].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[14].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[14].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[14].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[14].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[13]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[13]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[13].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[13].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[13].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[13].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[13].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[13].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[13].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[12]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[12]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[12].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[12].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[12].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[12].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[12].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[12].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[12].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[11]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[11]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[11].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[11].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[11].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[11].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[11].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[11].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[11].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[10]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[10]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[10].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[10].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[10].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[10].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[10].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[10].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[10].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[9]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[9]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[9].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[9].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[9].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[9].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[9].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[9].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[9].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[8]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[8]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[8].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[8].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[8].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[8].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[8].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[8].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[8].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[7]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[7]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[7].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[7].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[7].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[7].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[7].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[7].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[7].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[6]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[6]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[6].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[6].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[6].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[6].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[6].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[6].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[6].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[5]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[5]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[5].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[5].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[5].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[5].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[5].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[5].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[5].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[4]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[4]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[4].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[4].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[4].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[4].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[4].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[4].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[4].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[3]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[3]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[3].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[3].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[3].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[3].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[3].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[3].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[3].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[2]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[2]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[2].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[2].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[2].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[2].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[2].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[2].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[2].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[1]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[1]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[1].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[1].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[1].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[1].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[1].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[1].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[1].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core2.is_mmu.i_dtlb.tags_q[0]</expr>
      <label>u_is_core2.is_mmu.i_dtlb.tags_q[0]</label>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[0].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[0].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[0].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[0].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[0].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[0].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core2.is_mmu.i_dtlb.tags_q[0].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
  </group>
  <group collapsed="true">
    <expr>u_is_core.is_mmu.i_dtlb.tags_q</expr>
    <label>u_is_core.is_mmu.i_dtlb.tags_q</label>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[15]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[15]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[15].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[15].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[15].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[15].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[15].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[15].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[15].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[14]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[14]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[14].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[14].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[14].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[14].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[14].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[14].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[14].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[13]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[13]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[13].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[13].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[13].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[13].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[13].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[13].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[13].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[12]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[12]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[12].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[12].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[12].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[12].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[12].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[12].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[12].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[11]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[11]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[11].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[11].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[11].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[11].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[11].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[11].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[11].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[10]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[10]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[10].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[10].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[10].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[10].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[10].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[10].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[10].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[9]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[9]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[9].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[9].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[9].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[9].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[9].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[9].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[9].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[8]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[8]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[8].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[8].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[8].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[8].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[8].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[8].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[8].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[7]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[7]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[7].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[7].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[7].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[7].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[7].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[7].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[7].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[6]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[6]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[6].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[6].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[6].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[6].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[6].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[6].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[6].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[5]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[5]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[5].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[5].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[5].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[5].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[5].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[5].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[5].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[4]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[4]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[4].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[4].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[4].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[4].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[4].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[4].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[4].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[3]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[3]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[3].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[3].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[3].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[3].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[3].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[3].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[3].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[2]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[2]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[2].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[2].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[2].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[2].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[2].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[2].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[2].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[1]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[1]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[1].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[1].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[1].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[1].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[1].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[1].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[1].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
    <group collapsed="true">
      <expr>u_is_core.is_mmu.i_dtlb.tags_q[0]</expr>
      <label>u_is_core.is_mmu.i_dtlb.tags_q[0]</label>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[0].asid</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[0].vpn2</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[0].vpn1</expr>
        <label/>
        <radix/>
      </wave>
      <wave collapsed="true">
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[0].vpn0</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[0].is_2M</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[0].is_1G</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.is_mmu.i_dtlb.tags_q[0].valid</expr>
        <label/>
        <radix/>
      </wave>
    </group>
  </group>
  <wave collapsed="true">
    <expr>u_is_core.dcp.u_pipe.s0_op</expr>
    <label/>
    <radix>u_is_core.dcp.u_pipe.s0_op</radix>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core2.dcp.u_pipe.s0_op</expr>
    <label/>
    <radix>u_is_core2.dcp.u_pipe.s0_op</radix>
  </wave>
  <group collapsed="true">
    <expr>u_is_core.dcp.u_pipe.c0_B_r</expr>
    <label>u_is_core.dcp.u_pipe.c0_B_r</label>
    <wave collapsed="true">
      <expr>u_is_core.dcp.u_pipe.c0_B_r[3]</expr>
      <label/>
      <radix/>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][39]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][38]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][37]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][36]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][35]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][34]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][33]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][32]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][31]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][30]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][29]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][28]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][27]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][26]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][25]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][24]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][23]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][22]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][21]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][20]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][19]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][18]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][17]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][16]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][15]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][14]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][13]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][12]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][11]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][10]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][9]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][8]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][7]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][6]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][5]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][4]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][3]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][2]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][1]</expr>
        <label/>
        <radix/>
      </wave>
      <wave>
        <expr>u_is_core.dcp.u_pipe.c0_B_r[3][0]</expr>
        <label/>
        <radix/>
      </wave>
    </wave>
    <wave collapsed="true">
      <expr>u_is_core.dcp.u_pipe.c0_B_r[2]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_is_core.dcp.u_pipe.c0_B_r[1]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_is_core.dcp.u_pipe.c0_B_r[0]</expr>
      <label/>
      <radix/>
    </wave>
  </group>
  <group collapsed="true">
    <expr>u_is_core2.dcp.u_pipe.c0_B_r</expr>
    <label>u_is_core2.dcp.u_pipe.c0_B_r</label>
    <wave collapsed="true">
      <expr>u_is_core2.dcp.u_pipe.c0_B_r[3]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_is_core2.dcp.u_pipe.c0_B_r[2]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_is_core2.dcp.u_pipe.c0_B_r[1]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_is_core2.dcp.u_pipe.c0_B_r[0]</expr>
      <label/>
      <radix/>
    </wave>
  </group>
  <wave>
    <expr>u_is_core.dcp.u_pipe.u_maple.s1_val</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.dcp.u_pipe.u_maple.s1_val</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core.dcp.u_pipe.u_maple.s1_vaddr</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core2.dcp.u_pipe.u_maple.s1_vaddr</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.u_maple.s2_val</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.dcp.u_pipe.u_maple.s2_val</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.conf_last_r</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.dcp.u_pipe.conf_last_r</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.noc2_conf_sel</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.dcp.u_pipe.noc2_conf_sel</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.c1_rdy</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.dcp.u_pipe.c1_rdy</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.dcp_noc2buffer_rdy</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.dcp.u_pipe.dcp_noc2buffer_rdy</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.u_dcp_pipe_sva.dcp_noc2buffer_val</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.dcp.u_pipe.dcp_noc2buffer_val</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.noc2_load_sel</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core.dcp.u_pipe.u_dcp_pipe_sva.dcp_noc2buffer_type</expr>
    <label/>
    <radix>u_is_core.dcp.u_pipe.u_dcp_pipe_sva.dcp_noc2buffer_type</radix>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.u_dcp_pipe_sva.dcp_noc2bufferout_val</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.u_dcp_pipe_sva.dcp_noc2bufferout_hsk</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core.dcp.u_pipe.u_dcp_pipe_sva.dcp_noc2bufferout_transid</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.u_dcp_pipe_sva.noc3decoder_dcp_hsk</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core.dcp.u_pipe.u_dcp_pipe_sva.noc3decoder_dcp_mshrid</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core_sva.io_equal</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core_sva.equal_cnt</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core_sva.flush_begin</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core_sva.flush_began</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core_sva.flush_ended</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>clk_gated</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core.dcp.u_pipe.c0_invalidate_r</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core2.dcp.u_pipe.c0_invalidate_r</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core_sva.dev1_merger_vr_noc2_val</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>dev1_merger_vr_noc2_rdy</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core_sva.dev1_merger_vr_noc2_val_2</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>dev1_merger_vr_noc2_rdy_2</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core_sva.dev1_merger_vr_noc1_val</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core_sva.dev1_merger_vr_noc1_val_2</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core_sva.dev1_merger_vr_noc1_rdy</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_is_core_sva.dev1_merger_vr_noc1_rdy_2</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core_sva.dev1_merger_vr_noc1_dat</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_is_core_sva.dev1_merger_vr_noc1_dat_2</expr>
    <label/>
    <radix/>
  </wave>
  <highlightlist>
    <!--Users can remove the highlightlist block if they want to load the signal save file into older version of JasperGold-->
    <highlight>
      <expr>ariane1.commit_stage_i.csr_rdata_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.commit_stage_i.wdata_o[0]</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.csr_regfile_i.csr_wdata_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.csr_regfile_i.perf_data_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.csr_regfile_i.perf_data_o</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.data_csr_perf</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.data_perf_csr</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.ex_stage_i.alu_i.adder_in_a</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.ex_stage_i.alu_i.adder_in_b</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.ex_stage_i.alu_i.fu_data_i.operand_a</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.ex_stage_i.branch_unit_i.resolved_branch_o.is_mispredict</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.ex_stage_i.fu_data_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.ex_stage_i.fu_data_i.operand_a</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.flush_i</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>ariane1.fence_t_commit_controller</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.genblk3.i_cache_subsystem.i_cva6_icache.mem_data_req_o</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.dcache_flush_ack_o</expr>
      <color>builtin_orange</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.i_adapter.axi_rd_valid</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.i_adapter.axi_req_o</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.i_adapter.axi_resp_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.i_adapter.i_axi_shim.rd_req_i</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.i_adapter.i_axi_shim.rd_valid_o</expr>
      <color>builtin_orange</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.i_adapter.icache_data_req_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.i_adapter.icache_rtrn_vld_q</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.i_wt_icache.dreq_i.kill_s2</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.i_wt_icache.dreq_i.req</expr>
      <color>builtin_orange</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.i_wt_icache.flush_d</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.i_wt_icache.flush_done</expr>
      <color>builtin_orange</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.i_wt_icache.flush_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.i_wt_icache.mem_rtrn_vld_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_cache_subsystem.i_wt_icache.state_q</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_frontend.flush_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_frontend.i_instr_queue.fetch_entry_ready_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_frontend.i_instr_queue.gen_instr_fifo[0].i_fifo_instr_data.empty_o</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_frontend.i_instr_queue.gen_instr_fifo[1].i_fifo_instr_data.data_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_frontend.i_instr_queue.gen_instr_fifo[1].i_fifo_instr_data.data_o</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_frontend.i_instr_queue.gen_instr_fifo[1].i_fifo_instr_data.mem_n</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_frontend.i_instr_queue.gen_instr_fifo[1].i_fifo_instr_data.mem_q</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_frontend.i_instr_queue.gen_instr_fifo[1].i_fifo_instr_data.read_pointer_q</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_frontend.i_instr_queue.gen_instr_fifo[1].i_fifo_instr_data.write_pointer_q</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_frontend.i_instr_queue.instr_queue_empty</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_frontend.i_instr_queue.pc_q</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_frontend.resolved_branch_i.is_mispredict</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.i_perf_counters.rst_ni</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.id_stage_i.decoder_i.imm_i_type</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.id_stage_i.decoder_i.imm_select</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.id_stage_i.decoder_i.imm_u_type</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.id_stage_i.decoder_i.instruction_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.id_stage_i.decoder_i.instruction_o.fu</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.id_stage_i.decoder_i.instruction_o.op</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.id_stage_i.decoder_i.instruction_o.rd</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.id_stage_i.decoder_i.instruction_o.rs1</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.id_stage_i.decoder_i.instruction_o.rs2</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.id_stage_i.fetch_entry_i.address</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.id_stage_i.fetch_entry_i.instruction[15:0]</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.id_stage_i.fetch_entry_ready_o</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.id_stage_i.fetch_entry_valid_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.i_ariane_regfile.mem</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.i_ariane_regfile.raddr_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.i_ariane_regfile.rdata_o</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.i_ariane_regfile.waddr_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.i_ariane_regfile.wdata_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.i_ariane_regfile.we_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.issue_instr_i.rs1[4:0]</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.issue_instr_i.rs2[4:0]</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.operand_a_q</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.operand_a_regfile</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.operand_b_regfile</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.rdata[0]</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.waddr_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.waddr_i[0]</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.waddr_i[1]</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.wdata_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.wdata_i[0]</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.wdata_i[1]</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.we_gpr_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.we_gpr_i[0]</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_issue_read_operands.we_gpr_i[1]</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.bp</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.ex</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.fu</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.is_compressed</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.op</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.pc</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.rd</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.result</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.rs1</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.rs2</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.trans_id</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.use_imm</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.use_pc</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.use_zimm</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.issue_stage_i.i_scoreboard.decoded_instr_i.valid</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.resolved_branch</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane1.u_ariane_sva.axi_read_outstanding_req_r[0]</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>ariane1.u_ariane_sva.axi_read_outstanding_req_r[1]</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>ariane1.u_ariane_sva.axi_read_outstanding_req_r[3]</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>ariane1.u_ariane_sva.axi_write_outstanding_req_r[0]</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>ariane1.u_ariane_sva.axi_write_outstanding_req_r[1]</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>ariane1.u_ariane_sva.axi_write_outstanding_req_r[3]</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>ariane1.we_csr_perf</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane2.commit_stage_i.csr_rdata_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.commit_stage_i.wdata_o[0]</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.csr_regfile_i.csr_wdata_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.csr_regfile_i.perf_data_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.csr_regfile_i.perf_data_o</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.data_csr_perf</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.data_perf_csr</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.ex_stage_i.alu_i.adder_in_a</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.ex_stage_i.alu_i.adder_in_b</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.ex_stage_i.alu_i.fu_data_i.operand_a</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.ex_stage_i.branch_unit_i.fu_data_i.operator</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.ex_stage_i.branch_unit_i.resolved_branch_o.is_mispredict</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.ex_stage_i.fu_data_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.ex_stage_i.fu_data_i.operand_a</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.fence_t_commit_controller</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.dcache_flush_ack_o</expr>
      <color>builtin_orange</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.i_adapter.axi_rd_valid</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.i_adapter.axi_req_o</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.i_adapter.axi_resp_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.i_adapter.i_axi_shim.rd_req_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.i_adapter.icache_data_req_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.i_adapter.icache_rtrn_vld_q</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.i_wt_icache.areq_i.fetch_valid</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.i_wt_icache.dreq_i.kill_s2</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.i_wt_icache.dreq_i.req</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.i_wt_icache.flush_d</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.i_wt_icache.flush_done</expr>
      <color>builtin_orange</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.i_wt_icache.flush_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.i_wt_icache.mem_rtrn_vld_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_cache_subsystem.i_wt_icache.state_q</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_frontend.flush_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_frontend.i_instr_queue.fetch_entry_ready_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_frontend.i_instr_queue.gen_instr_fifo[0].i_fifo_instr_data.empty_o</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_frontend.i_instr_queue.gen_instr_fifo[1].i_fifo_instr_data.data_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_frontend.i_instr_queue.gen_instr_fifo[1].i_fifo_instr_data.data_o</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_frontend.i_instr_queue.gen_instr_fifo[1].i_fifo_instr_data.mem_n</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_frontend.i_instr_queue.gen_instr_fifo[1].i_fifo_instr_data.mem_q</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_frontend.i_instr_queue.gen_instr_fifo[1].i_fifo_instr_data.read_pointer_q</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_frontend.i_instr_queue.gen_instr_fifo[1].i_fifo_instr_data.write_pointer_q</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_frontend.i_instr_queue.instr_data_in[0].instr</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_frontend.i_instr_queue.instr_queue_empty</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_frontend.i_instr_queue.pc_q</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_frontend.icache_dreq_i.valid</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_frontend.resolved_branch_i.is_mispredict</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.i_perf_counters.rst_ni</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.id_stage_i.decoder_i.instruction_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.id_stage_i.decoder_i.instruction_o.fu</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.id_stage_i.decoder_i.instruction_o.op</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.id_stage_i.decoder_i.instruction_o.rd</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.id_stage_i.decoder_i.instruction_o.rs1</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.id_stage_i.decoder_i.instruction_o.rs2</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.id_stage_i.fetch_entry_i.address</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.id_stage_i.fetch_entry_i.instruction[15:0]</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.id_stage_i.fetch_entry_ready_o</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.id_stage_i.fetch_entry_valid_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_issue_read_operands.i_ariane_regfile.mem</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_issue_read_operands.i_ariane_regfile.raddr_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_issue_read_operands.i_ariane_regfile.rdata_o</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_issue_read_operands.i_ariane_regfile.waddr_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_issue_read_operands.i_ariane_regfile.wdata_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_issue_read_operands.i_ariane_regfile.we_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_issue_read_operands.operand_a_q</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_issue_read_operands.operand_a_regfile</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_issue_read_operands.operand_b_regfile</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_issue_read_operands.rdata[0]</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_issue_read_operands.waddr_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_issue_read_operands.wdata_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_issue_read_operands.we_gpr_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i &lt;&gt; ariane1.issue_stage_i.i_scoreboard.decoded_instr_i</expr>
      <color>builtin_yellow</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.bp</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.ex</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.fu</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.is_compressed</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.op</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.pc</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.rd</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.result</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.rs1</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.rs2</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.trans_id</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.use_imm</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.use_pc</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.use_zimm</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.issue_stage_i.i_scoreboard.decoded_instr_i.valid</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.resolved_branch</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>ariane2.we_csr_perf</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>u_ariane_wrap_sva.arch1[127:0]</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>u_ariane_wrap_sva.arch2[127:0]</expr>
      <color>builtin_green</color>
    </highlight>
    <highlight>
      <expr>u_ariane_wrap_sva.arch_same_post</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>u_ariane_wrap_sva.axi_req_o2.ar_valid</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>u_ariane_wrap_sva.check</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>u_ariane_wrap_sva.flushed</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>u_is_core.dcp.u_pipe.c0_aconfigure</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>u_is_core2.dcp.u_pipe.c0_val</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>u_is_core2.dcp.u_pipe.c1_val</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>u_is_core_sva.dev1_merger_vr_noc1_val</expr>
      <color>builtin_red</color>
    </highlight>
    <highlight>
      <expr>u_vscale_pipeline_sva.mem1_val_r</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>u_vscale_pipeline_sva.reg1_val_r</expr>
      <color>builtin_blue</color>
    </highlight>
  </highlightlist>
</wavelist>
