dec 20/15:19:20.217 DEBUG2 : 		

StartSession()

dec 20/15:19:20.217 INFO   : Debug Log(info): Loading the I-jet driver
dec 20/15:19:20.217 DEBUG2 : 		-> ConnectToHardware()
dec 20/15:19:20.217 DEBUG2 : 		-> CreateJetTerminal()
dec 20/15:19:20.217 DEBUG2 : 		<- CreateJetTerminal()
dec 20/15:19:20.217 DEBUG2 : 		-> AcquireSigAPIPtr()
dec 20/15:19:20.217 DEBUG2 : 		  SigAPISetPath('C:\Program Files\IAR Systems\Embedded Workbench 9.1\arm\bin\jet\bin')
dec 20/15:19:20.224 DEBUG2 : 		<- AcquireSigAPIPtr()
dec 20/15:19:20.224 DEBUG2 : 		-> CreateSigProbe()
dec 20/15:19:20.224 DEBUG2 : 		  SigProbe version: 1.67
dec 20/15:19:20.224 DEBUG2 : 		<- CreateSigProbe()
dec 20/15:19:20.224 DEBUG2 : 		-> SigProbeInit()
dec 20/15:19:20.224 DEBUG2 : 		<- SigProbeInit()
dec 20/15:19:20.224 INFO   : Debug Log(info): Probe: Probe SW module ver 1.67

dec 20/15:19:20.224 INFO   : Probe: Probe SW module ver 1.67

dec 20/15:19:20.224 INFO   : Debug Log(info): Probe: Option: trace(Auto,size_limit=100%)

dec 20/15:19:20.224 INFO   : Probe: Option: trace(Auto,size_limit=100%)

dec 20/15:19:20.224 DEBUG2 : 		-> ConnectToProbe()
dec 20/15:19:20.224 DEBUG2 : 		  ISigProbe::EnumScan()
dec 20/15:19:20.237 INFO   : Debug Log(info): Probe: Found I-jet, SN=98177

dec 20/15:19:20.237 INFO   : Probe: Found I-jet, SN=98177

dec 20/15:19:20.237 DEBUG2 : 		  scanning finished: found 1 probes
dec 20/15:19:20.237 DEBUG2 : 		    connection Serial No: 98177
dec 20/15:19:20.237 DEBUG2 : 		    connection found probes: 
dec 20/15:19:20.248 INFO   : Debug Log(info): Probe: Opened connection to I-jet:98177

dec 20/15:19:20.248 INFO   : Probe: Opened connection to I-jet:98177

dec 20/15:19:20.307 INFO   : Debug Log(info): Probe: USB connection verified (6575 packets/s)

dec 20/15:19:20.307 INFO   : Probe: USB connection verified (6575 packets/s)

dec 20/15:19:20.307 INFO   : Debug Log(info): Probe: I-jet, FW ver 7.2, HW Ver:B

dec 20/15:19:20.307 INFO   : Probe: I-jet, FW ver 7.2, HW Ver:B

dec 20/15:19:20.317 INFO   : Debug Log(info): Probe: MIPI20 adapter detected

dec 20/15:19:20.317 INFO   : Probe: MIPI20 adapter detected

dec 20/15:19:20.317 INFO   : Debug Log(info): Probe: Versions: JTAG=1.95 SWO=1.41 A2D=1.74 Stream=1.52 SigCom=2.46

dec 20/15:19:20.317 INFO   : Probe: Versions: JTAG=1.95 SWO=1.41 A2D=1.74 Stream=1.52 SigCom=2.46

dec 20/15:19:20.317 DEBUG2 : 		<- ConnectToProbe()
dec 20/15:19:20.317 DEBUG2 : 		-> CreateSigEmus()
dec 20/15:19:20.317 DEBUG2 : 		  ISigAPI::CreateInstance('ISigEmu', 'EARM', '')
dec 20/15:19:20.322 DEBUG2 : 		Core 0: sigEmu->LinkAttach(ISigProbe)
dec 20/15:19:20.322 DEBUG2 : 		  core 0: IsigEmu::ParamSet('Emulator', 'ijet')
dec 20/15:19:20.322 DEBUG2 : 		  core 0: IsigEmu::ParamSet('Processor', 'Cortex-M0+')
dec 20/15:19:20.322 DEBUG2 : 		  core 0: IsigEmu::ParamSet('JtagHeader', 'ARM-SWD')
dec 20/15:19:20.322 DEBUG2 : 		  core 0: IsigEmu::ParamSet('CoreSightSWJ', 'SWD')
dec 20/15:19:20.322 DEBUG2 : 		  core 0: IsigEmu::ParamSet('JTagSpeed', 'auto')
dec 20/15:19:20.322 DEBUG2 : 		  core 0: IsigEmu::ParamSet('BoardCfg', '-auto')
dec 20/15:19:20.322 DEBUG2 : 		  core 0: IsigEmu::ParamSet('JtagInitDelay', '200,r:300')
dec 20/15:19:20.322 DEBUG2 : 		  core 0: IsigEmu::ParamSet('BigEndian', '0')
dec 20/15:19:20.322 DEBUG2 : 		  ISigEmu::LinkAttach('SigTerminalLog'...)
dec 20/15:19:20.322 DEBUG2 : 		Core 0: sigEmu->LinkAttach(SigTerminalLog)
dec 20/15:19:20.322 DEBUG2 : 		<- CreateSigEmus()
dec 20/15:19:20.322 DEBUG2 : 		-> CreateInterfaceComProtocol()
dec 20/15:19:20.322 DEBUG2 : 		  ISigProbe::AcquireInterface('ComProtocol')
dec 20/15:19:20.322 DEBUG2 : 		<- CreateInterfaceComProtocol()
dec 20/15:19:20.322 DEBUG2 : 		-> CollectCoreNames()
dec 20/15:19:20.322 DEBUG2 : 		<- CollectCoreNames()
dec 20/15:19:20.322 DEBUG2 : 		-> DoIceConnect()
dec 20/15:19:20.322 DEBUG2 : 		  core 0: IsigEmu::ParamSet('BoardDID', '')
dec 20/15:19:20.322 DEBUG2 : 		Core 0: IceConnect(...)
dec 20/15:19:20.324 DEBUG2 : 		<- DoIceConnect()
dec 20/15:19:20.324 DEBUG2 : 		-> DoIceInit()
dec 20/15:19:20.324 DEBUG2 : 		Core 0: IceInit(...)
dec 20/15:19:20.327 DEBUG2 : 		ISigEmu::IceVersion(204)
dec 20/15:19:20.327 INFO   : Debug Log(info): Emulation layer version 5.16
dec 20/15:19:20.327 DEBUG2 : 		ISigEmu::IceStatus(0)
dec 20/15:19:20.327 DEBUG2 : 		<- DoIceInit()
dec 20/15:19:20.327 DEBUG2 : 		-> CreateCmdInterpreter()
dec 20/15:19:20.327 DEBUG2 : 		  ISigProbe::CreateInstance(..., 'SigCmdInterpreter', '')
dec 20/15:19:20.332 DEBUG2 : 		<- CreateCmdInterpreter()
dec 20/15:19:20.332 DEBUG2 : 		  ISigCmdInterpreter::LinkAttach('ISigEmu',...)
dec 20/15:19:20.332 DEBUG2 : 		-> AcquireA2DInterface()
dec 20/15:19:20.332 DEBUG2 : 		  ISigProbe::AcquireInterface('ISigA2D')
dec 20/15:19:20.332 DEBUG2 : 		  ISigA2D::LinkAttach('SigEmu',...)
dec 20/15:19:20.332 DEBUG2 : 		  ISigA2D::LinkAttach('SigTerminalLog',...)
dec 20/15:19:20.332 DEBUG2 : 		  ISigA2D::Init('null')
dec 20/15:19:20.667 INFO   : Debug Log(info): SWD clock detected: 12MHz

dec 20/15:19:20.667 INFO   : SWD clock detected: 12MHz

dec 20/15:19:20.667 INFO   : Debug Log(info): Notification to core-connect hookup.

dec 20/15:19:20.667 INFO   : Notification to core-connect hookup.

dec 20/15:19:20.667 DEBUG2 : 		>Calling _ExecDeviceCoreConnect
dec 20/15:19:20.667 DEBUG2 : 		ISigCmdInterpreter::Execute('/noerror dap.RDPr 0')
dec 20/15:19:20.667 INFO   : Debug Log(info): Connected DAP v2 on SWD. Detected DP ID=0x6ba02477.

dec 20/15:19:20.667 INFO   : Connected DAP v2 on SWD. Detected DP ID=0x6ba02477.

dec 20/15:19:20.667 DEBUG2 : 		ISigCmdInterpreter::Execute('dap.APr 0 0x1')
dec 20/15:19:20.667 DEBUG2 : 		<Call to _ExecDeviceCoreConnect completed successfully
dec 20/15:19:20.667 DEBUG2 : 		<Call to execUserCoreConnect: macro undefined
dec 20/15:19:20.756 INFO   : Debug Log(info): Connecting to TAP#0 DAP AHB-AP port 0x1 (IDR=0x8477'0001).

dec 20/15:19:20.756 INFO   : Connecting to TAP#0 DAP AHB-AP port 0x1 (IDR=0x8477'0001).

dec 20/15:19:20.756 INFO   : Debug Log(info): Recognized CPUID=0x410cc601 Cortex-M0+ r0p1 arch ARMv6-M

dec 20/15:19:20.756 INFO   : Recognized CPUID=0x410cc601 Cortex-M0+ r0p1 arch ARMv6-M

dec 20/15:19:20.756 INFO   : Debug Log(info): Debug resources: 4 instruction comparators, 2 data watchpoints.

dec 20/15:19:20.756 INFO   : Debug resources: 4 instruction comparators, 2 data watchpoints.

dec 20/15:19:20.772 DEBUG2 : 		  ConnectToHardware(), checking status (#1): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:20.772 INFO   : Debug Log(minor): CPU status OK
dec 20/15:19:20.772 DEBUG2 : 		<- AcquireA2DInterface()
dec 20/15:19:20.772 DEBUG2 : 		-> AcquireEmuVectInterface()
dec 20/15:19:20.772 DEBUG2 : 		  ISigEmu::AcquireInterface('ISigEmuVect') (core 0)
dec 20/15:19:20.772 DEBUG2 : 		<- AcquireEmuVectInterface()
dec 20/15:19:20.772 DEBUG2 : 		-> AcquireEmuWptInterface()
dec 20/15:19:20.772 DEBUG2 : 		  ISigEmu::AcquireInterface('ISigEmuWpt')
dec 20/15:19:20.772 DEBUG2 : 		<- AcquireEmuWptInterface()
dec 20/15:19:20.772 DEBUG2 : 		-> AcquirePcSamplerInterface()
dec 20/15:19:20.772 DEBUG2 : 		  ISigEmu::AcquireInterface('ISigPcSampler')
dec 20/15:19:20.772 DEBUG2 : 		<- AcquirePcSamplerInterface()
dec 20/15:19:20.772 DEBUG2 : 		<- ConnectToHardware()
dec 20/15:19:20.772 DEBUG2 : 		>Calling _ExecDevicePreReset
dec 20/15:19:20.772 DEBUG2 : 		ISigCmdInterpreter::Execute('/noerror dap.r 0x17000000 1')
dec 20/15:19:20.772 DEBUG2 : 		ISigCmdInterpreter::Execute('dap.r 0xf0000fec 0x01')
dec 20/15:19:20.772 DEBUG2 : 		ISigCmdInterpreter::Execute('dap.r 0x17002004 0x01')
dec 20/15:19:20.772 DEBUG2 : 		ISigCmdInterpreter::Execute('dap.r 0x17007df8 0x01')
dec 20/15:19:20.772 DEBUG2 : 		ISigCmdInterpreter::Execute('dap.r 0x402020c4 0x01')
dec 20/15:19:20.772 DEBUG2 : 		ISigCmdInterpreter::Execute('dap.r 0x17002018 0x01')
dec 20/15:19:20.772 DEBUG2 : 		ISigCmdInterpreter::Execute('dap.r 0xf0000fe0 0x01')
dec 20/15:19:20.772 DEBUG2 : 		ISigCmdInterpreter::Execute('dap.r 0xf0000fe4 0x01')
dec 20/15:19:20.772 DEBUG2 : 		ISigCmdInterpreter::Execute('dap.r 0xf0000fe8 0x01')
dec 20/15:19:20.772 INFO   : Debug Log(user): DMAC: Family ID: 0x10b, Series: CYT3DL, Major.Minor Rev.: 1.3, Silicon ID: 0xe850
dec 20/15:19:20.772 INFO   : Debug Log(user): DMAC: FlashBoot Ver.: 3.1.0.563, TOC2 Flags: 0x243, Protection: NORMAL
dec 20/15:19:20.772 DEBUG2 : 		<Call to _ExecDevicePreReset completed successfully
dec 20/15:19:20.772 DEBUG2 : 		<Call to execUserPreReset: macro undefined
dec 20/15:19:20.772 DEBUG2 : 		->   LowLevelReset(system, delay 200)
dec 20/15:19:20.772 INFO   : Debug Log(info): LowLevelReset(system, delay 200)
dec 20/15:19:20.772 DEBUG2 : 		  core 0: IsigEmu::ParamSet('JtagInitDelay', '200,r:300')
dec 20/15:19:20.772 DEBUG2 : 		  core 0: IsigEmu::ParamSet('ResetStyle', 'SYSTEM')
dec 20/15:19:20.772 DEBUG2 : 		Core 0: system reset
dec 20/15:19:20.992 DEBUG2 : 		->   LowLevelReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:20.992 INFO   : Debug Log(info): The processor cannot be debugged.

dec 20/15:19:20.992 INFO   : The processor cannot be debugged.

dec 20/15:19:20.992 INFO   : Debug Log(info): The debug registers are not accessible or

dec 20/15:19:20.992 INFO   : The debug registers are not accessible or

dec 20/15:19:20.992 INFO   : Debug Log(info): the CPU clock is stalled by the memory controller.

dec 20/15:19:20.992 INFO   : the CPU clock is stalled by the memory controller.

dec 20/15:19:20.992 INFO   : Debug Log(info): Reset or power cycle the board.

dec 20/15:19:20.992 INFO   : Reset or power cycle the board.

dec 20/15:19:20.992 DEBUG2 : 		  LowLevelReset(): Core 0: CpuStatus(status = <0x81: CPU_STATUS_MPOWER | CPU_STATUS_MERR>) = 0
dec 20/15:19:20.992 INFO   : Debug Log(info): CPU status FAILED
dec 20/15:19:20.992 DEBUG2 : 		>Calling _ExecDeviceCoreConnect
dec 20/15:19:20.992 DEBUG2 : 		ISigCmdInterpreter::Execute('/noerror dap.RDPr 0')
dec 20/15:19:20.992 DEBUG2 : 		ISigCmdInterpreter::Execute('dap.APr 0 0x1')
dec 20/15:19:20.992 DEBUG2 : 		<Call to _ExecDeviceCoreConnect completed successfully
dec 20/15:19:20.992 DEBUG2 : 		<Call to execUserCoreConnect: macro undefined
dec 20/15:19:21.086 INFO   : Debug Log(info): Connecting to TAP#0 DAP AHB-AP port 0x1 (IDR=0x8477'0001).

dec 20/15:19:21.086 INFO   : Connecting to TAP#0 DAP AHB-AP port 0x1 (IDR=0x8477'0001).

dec 20/15:19:21.086 INFO   : Debug Log(info): Recognized CPUID=0x410cc601 Cortex-M0+ r0p1 arch ARMv6-M

dec 20/15:19:21.086 INFO   : Recognized CPUID=0x410cc601 Cortex-M0+ r0p1 arch ARMv6-M

dec 20/15:19:21.086 INFO   : Debug Log(info): Debug resources: 4 instruction comparators, 2 data watchpoints.

dec 20/15:19:21.086 INFO   : Debug resources: 4 instruction comparators, 2 data watchpoints.

dec 20/15:19:21.086 DEBUG2 : 		  LowLevelReset(): Core 0: CpuStatus(status = <0x3: CPU_STATUS_MPOWER | CPU_STATUS_MRUN>) = 0
dec 20/15:19:21.086 INFO   : Debug Log(minor): CPU status OK
dec 20/15:19:21.086 DEBUG2 : 		Core 0: WaitForCpuResetToComplete(): CpuStop()
dec 20/15:19:21.086 DEBUG2 : 		-> WaitForCpuToStop(core 0)
dec 20/15:19:21.086 DEBUG2 : 		  LowLevelReset(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:21.086 DEBUG2 : 		<- WaitForCpuToStop(core 0)
dec 20/15:19:21.086 DEBUG2 : 		<-   LowLevelReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:21.307 DEBUG2 : 		->   LowLevelReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:21.307 DEBUG2 : 		  LowLevelReset(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:21.307 DEBUG2 : 		<-   LowLevelReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:21.307 DEBUG2 : 		<-   LowLevelReset(system, delay 200)
dec 20/15:19:21.307 DEBUG2 : 		->   StartSession(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:21.307 DEBUG2 : 		  StartSession(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:21.307 DEBUG2 : 		<-   StartSession(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:21.307 DEBUG2 : 		StartSession() checking powerCore 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:21.307 DEBUG2 : 		Core 0: IceInfo(0, ...)
dec 20/15:19:21.322 DEBUG2 : 		============== Starting flash pass 0
dec 20/15:19:21.322 DEBUG2 : 		============== Downloading flashloader
dec 20/15:19:21.322 DEBUG2 : 		<Call to _ExecDeviceFlashInit: macro undefined
dec 20/15:19:21.322 DEBUG2 : 		>Calling execUserFlashInit
dec 20/15:19:21.322 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0xe000ed00, 4 bytes [by 4] = [ 01 c6 0c 41 ])
dec 20/15:19:21.322 DEBUG2 : 		<Call to execUserFlashInit completed successfully
dec 20/15:19:21.795 DEBUG2 : 		  WritePostCache(): MemWrite(core 0, 0:0x28020000, 2304 bytes [by 0] = [ 00 00 04 28 51 08 02 28 ... ])
dec 20/15:19:21.810 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x28020000, 2304 bytes [by 0] = [ 00 00 04 28 51 08 02 28 ... ])
dec 20/15:19:21.810 DEBUG2 : 		============== Running flashloader
dec 20/15:19:21.810 INFO   : Debug Log(info): Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 9.1\arm/config/flashloader/Infineon/FlashTVIIBH_128K.out
dec 20/15:19:21.810 DEBUG2 : 		<Call to _ExecDeviceFlashPreReset: macro undefined
dec 20/15:19:21.810 DEBUG2 : 		<Call to execUserFlashPreReset: macro undefined
dec 20/15:19:21.810 DEBUG2 : 		-> LowLevelReset(0)
dec 20/15:19:21.810 DEBUG2 : 		->   LowLevelReset(software, delay 200)
dec 20/15:19:21.810 DEBUG2 : 		  core 0: IsigEmu::ParamSet('JtagInitDelay', '200,r:300')
dec 20/15:19:21.810 DEBUG2 : 		LowLevelSoftwareReset(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:21.810 DEBUG2 : 		  core 0: IsigEmu::ParamSet('ResetStyle', 'SOFTWARE')
dec 20/15:19:21.810 DEBUG2 : 		Core 0: LowLevelSoftwareReset()
dec 20/15:19:21.826 DEBUG2 : 		->   LowLevelSoftwareReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:21.826 DEBUG2 : 		  LowLevelSoftwareReset(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:21.826 DEBUG2 : 		<-   LowLevelSoftwareReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:22.047 DEBUG2 : 		->   LowLevelReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:22.047 DEBUG2 : 		  LowLevelReset(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:22.047 DEBUG2 : 		<-   LowLevelReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:22.047 DEBUG2 : 		<-   LowLevelReset(software, delay 200)
dec 20/15:19:22.047 DEBUG2 : 		<- LowLevelReset(0)
dec 20/15:19:22.047 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x28020000, 4 bytes [by 4] = [ 00 00 04 28 ])
dec 20/15:19:22.047 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x28020004, 4 bytes [by 4] = [ 51 08 02 28 ])
dec 20/15:19:22.047 DEBUG2 : 		CpuRegSet(Core 0, SP_Main ->17) = 0x28040000 (671350784)
dec 20/15:19:22.047 DEBUG2 : 		CpuRegSet(Core 0, PC ->15) = 0x28020850 (671221840)
dec 20/15:19:22.047 DEBUG2 : 		CpuRegGet(Core 0, XPSR ->16) = 0x21000000 (553648128)
dec 20/15:19:22.047 DEBUG2 : 		CpuRegSet(Core 0, XPSR ->16) = 0x21000000 (553648128)
dec 20/15:19:22.047 DEBUG2 : 		CpuRegGet(Core 0, PC -> 15) = 0x28020850 (671221840)
dec 20/15:19:22.047 INFO   : Debug Log(info): Target reset
dec 20/15:19:22.047 DEBUG2 : 		<Call to _ExecDeviceFlashReset: macro undefined
dec 20/15:19:22.047 DEBUG2 : 		>Calling execUserFlashReset
dec 20/15:19:22.047 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0xe000ed00, 4 bytes [by 4] = [ 01 c6 0c 41 ])
dec 20/15:19:22.047 DEBUG2 : 		  WritePostCache(): MemWrite(core 0, 0:0xe000ed08, 4 bytes [by 4] = [ 00 00 00 00 ])
dec 20/15:19:22.047 DEBUG2 : 		  WritePostCache(): MemWrite(core 0, 0:0xe000e100, 4 bytes [by 4] = [ 03 00 00 00 ])
dec 20/15:19:22.047 DEBUG2 : 		  WritePostCache(): MemWrite(core 0, 0:0xe000e400, 4 bytes [by 4] = [ 40 00 00 00 ])
dec 20/15:19:22.047 DEBUG2 : 		<Call to execUserFlashReset completed successfully
dec 20/15:19:22.047 DEBUG2 : 		SetCodeBreak(<9:0xf000000000000000>, 1 units, 'C-SPY Terminal I/O && library support module')
dec 20/15:19:22.047 DEBUG2 : 		  WritePostCache(): MemWrite(core 0, 0:0x2803fe3c, 4 bytes [by 4] = [ 00 00 00 00 ])
dec 20/15:19:22.047 DEBUG2 : 		  WritePostCache(): MemWrite(core 0, 0:0x2803fe28, 20 bytes [by 0] = [ 00 00 00 10 00 00 00 00 ... ])
dec 20/15:19:22.047 DEBUG2 : 		Write reg 1 of 1: PC[0x1f0] = 0x28020850 (671221840)
dec 20/15:19:22.047 DEBUG2 : 		CpuRegSet(Core 0, 15, 671221840)
dec 20/15:19:22.047 DEBUG2 : 		CpuRegGet(Core 0, XPSR ->16) = 0x21000000 (553648128)
dec 20/15:19:22.047 DEBUG2 : 		CpuRegSet(Core 0, XPSR ->16) = 0x21000000 (553648128)
dec 20/15:19:22.047 DEBUG2 : 		SetCodeBreak(<0:0x280200cc>, 1 units, '')
dec 20/15:19:22.047 DEBUG2 : 		  SetCodeBreak(): BreakSetAttr(bank 0, count 1, addr 0x280200cc, attr <0x2000d: CPUMODE(THUMB) | SIGEMU_BRK_ATTR_SET | SIGEMU_BRK_ATTR_SW | SIGEMU_BRK_ATTR_HW>)
dec 20/15:19:22.063 DEBUG2 : 		  SetBreakpoint(): BreakGetAttr(bank 0, count 1, addr 0x280200cc, attr <0x20405: CPUMODE(THUMB) | SIGEMU_BRK_ATTR_SET | SIGEMU_BRK_ATTR_SW | SIGEMU_BRK_ATTR_LITTLEENDIAN>)
dec 20/15:19:22.063 DEBUG2 : 		PlDriver::Go(core 0): mIsExecuting[0] = true
dec 20/15:19:22.063 DEBUG2 : 		-> LowLevelGo(core 0)
dec 20/15:19:22.063 DEBUG2 : 		CpuRegGet(Core 0, PC ->15) = 0x28020850 (671221840)
dec 20/15:19:22.063 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x28020850, 2 bytes [by 2] = [ ff f7 ])
dec 20/15:19:22.063 DEBUG2 : 		  LowLevelGo(core 0) [multi = false], CpuStatus(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:22.063 DEBUG2 : 		Core 0:   LowLevelGo(core 0) [multi = false], CpuGo()
dec 20/15:19:22.063 DEBUG2 : 		CpuRegGet(Core 0, PC -> 15) = 0x280200cc (671219916)
dec 20/15:19:22.063 DEBUG2 : 		LowLevelGo(core 0): errNo == ERR_OK, cpu status = not running, not sleeping, cpu power = 1 --> Exit LowLevelGo loop
dec 20/15:19:22.063 DEBUG2 : 		LowLevelGo(core 0): Setting single mIsExecuting[0] = false [multi == false]
dec 20/15:19:22.063 DEBUG2 : 		LowLevelGo(core 0): CPU core 0 is now stopped, after 2 polls in 0s
dec 20/15:19:22.063 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x280200cc, 2 bytes [by 2] = [ fe e7 ])
dec 20/15:19:22.063 DEBUG2 : 		  GetStopBreaks(): BreakGetAttr(bank 0, count 1, addr 0x280200cc, attr <0x20405: CPUMODE(THUMB) | SIGEMU_BRK_ATTR_SET | SIGEMU_BRK_ATTR_SW | SIGEMU_BRK_ATTR_LITTLEENDIAN>)
dec 20/15:19:22.063 DEBUG2 : 		LowLevelGo(core 0): Stopped at breakpoint
dec 20/15:19:22.063 DEBUG2 : 		<- LowLevelGo(core 0)
dec 20/15:19:22.063 DEBUG2 : 		PlDriver::Go(core 0): goStatus = 0
dec 20/15:19:22.063 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x2803fe28, 20 bytes [by 0] = [ 00 00 00 10 00 00 00 00 ... ])
dec 20/15:19:22.078 DEBUG2 : 		  WritePostCache(): MemWrite(core 0, 0:0x28020900, 24 bytes [by 0] = [ 00 00 00 10 00 80 00 00 ... ])
dec 20/15:19:22.078 DEBUG2 : 		  WritePostCache(): MemWrite(core 0, 0:0x2803fe28, 20 bytes [by 0] = [ 00 00 00 00 03 00 00 00 ... ])
dec 20/15:19:22.078 DEBUG2 : 		Write reg 1 of 1: PC[0x1f0] = 0x28020860 (671221856)
dec 20/15:19:22.078 DEBUG2 : 		CpuRegSet(Core 0, 15, 671221856)
dec 20/15:19:22.078 DEBUG2 : 		CpuRegGet(Core 0, XPSR ->16) = 0x41000000 (1090519040)
dec 20/15:19:22.078 DEBUG2 : 		CpuRegSet(Core 0, XPSR ->16) = 0x41000000 (1090519040)
dec 20/15:19:22.078 DEBUG2 : 		PlDriver::Go(core 0): mIsExecuting[0] = true
dec 20/15:19:22.078 DEBUG2 : 		-> LowLevelGo(core 0)
dec 20/15:19:22.078 DEBUG2 : 		CpuRegGet(Core 0, PC ->15) = 0x28020860 (671221856)
dec 20/15:19:22.078 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x28020860, 2 bytes [by 2] = [ ff f7 ])
dec 20/15:19:22.078 DEBUG2 : 		  LowLevelGo(core 0) [multi = false], CpuStatus(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:22.078 DEBUG2 : 		Core 0:   LowLevelGo(core 0) [multi = false], CpuGo()
dec 20/15:19:22.226 DEBUG2 : 		CpuRegGet(Core 0, PC -> 15) = 0x280200cc (671219916)
dec 20/15:19:22.226 DEBUG2 : 		LowLevelGo(core 0): errNo == ERR_OK, cpu status = not running, not sleeping, cpu power = 1 --> Exit LowLevelGo loop
dec 20/15:19:22.226 DEBUG2 : 		LowLevelGo(core 0): Setting single mIsExecuting[0] = false [multi == false]
dec 20/15:19:22.226 DEBUG2 : 		LowLevelGo(core 0): CPU core 0 is now stopped, after 359 polls in 0.145s
dec 20/15:19:22.235 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x280200cc, 2 bytes [by 2] = [ fe e7 ])
dec 20/15:19:22.235 DEBUG2 : 		  GetStopBreaks(): BreakGetAttr(bank 0, count 1, addr 0x280200cc, attr <0x20405: CPUMODE(THUMB) | SIGEMU_BRK_ATTR_SET | SIGEMU_BRK_ATTR_SW | SIGEMU_BRK_ATTR_LITTLEENDIAN>)
dec 20/15:19:22.235 DEBUG2 : 		LowLevelGo(core 0): Stopped at breakpoint
dec 20/15:19:22.235 DEBUG2 : 		<- LowLevelGo(core 0)
dec 20/15:19:22.235 DEBUG2 : 		PlDriver::Go(core 0): goStatus = 0
dec 20/15:19:22.235 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x2803fe28, 20 bytes [by 0] = [ 00 00 00 00 00 00 00 00 ... ])
dec 20/15:19:22.235 DEBUG2 : 		  WritePostCache(): MemWrite(core 0, 0:0x28020900, 98304 bytes [by 0] = [ 00 00 02 28 09 ec 02 10 ... ])
dec 20/15:19:22.427 DEBUG2 : 		  WritePostCache(): MemWrite(core 0, 0:0x2803fe28, 20 bytes [by 0] = [ 00 00 00 10 00 80 01 00 ... ])
dec 20/15:19:22.427 DEBUG2 : 		Write reg 1 of 1: PC[0x1f0] = 0x28020858 (671221848)
dec 20/15:19:22.427 DEBUG2 : 		CpuRegSet(Core 0, 15, 671221848)
dec 20/15:19:22.427 DEBUG2 : 		CpuRegGet(Core 0, XPSR ->16) = 0x61000000 (1627389952)
dec 20/15:19:22.427 DEBUG2 : 		CpuRegSet(Core 0, XPSR ->16) = 0x61000000 (1627389952)
dec 20/15:19:22.440 DEBUG2 : 		PlDriver::Go(core 0): mIsExecuting[0] = true
dec 20/15:19:22.441 DEBUG2 : 		-> LowLevelGo(core 0)
dec 20/15:19:22.441 DEBUG2 : 		CpuRegGet(Core 0, PC ->15) = 0x28020858 (671221848)
dec 20/15:19:22.441 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x28020858, 2 bytes [by 2] = [ ff f7 ])
dec 20/15:19:22.443 DEBUG2 : 		  LowLevelGo(core 0) [multi = false], CpuStatus(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:22.443 DEBUG2 : 		Core 0:   LowLevelGo(core 0) [multi = false], CpuGo()
dec 20/15:19:22.533 DEBUG2 : 		CpuRegGet(Core 0, PC -> 15) = 0x280200cc (671219916)
dec 20/15:19:22.533 DEBUG2 : 		LowLevelGo(core 0): errNo == ERR_OK, cpu status = not running, not sleeping, cpu power = 1 --> Exit LowLevelGo loop
dec 20/15:19:22.533 DEBUG2 : 		LowLevelGo(core 0): Setting single mIsExecuting[0] = false [multi == false]
dec 20/15:19:22.533 DEBUG2 : 		LowLevelGo(core 0): CPU core 0 is now stopped, after 229 polls in 0.092s
dec 20/15:19:22.533 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x280200cc, 2 bytes [by 2] = [ fe e7 ])
dec 20/15:19:22.533 DEBUG2 : 		  GetStopBreaks(): BreakGetAttr(bank 0, count 1, addr 0x280200cc, attr <0x20405: CPUMODE(THUMB) | SIGEMU_BRK_ATTR_SET | SIGEMU_BRK_ATTR_SW | SIGEMU_BRK_ATTR_LITTLEENDIAN>)
dec 20/15:19:22.533 DEBUG2 : 		LowLevelGo(core 0): Stopped at breakpoint
dec 20/15:19:22.533 DEBUG2 : 		<- LowLevelGo(core 0)
dec 20/15:19:22.533 DEBUG2 : 		PlDriver::Go(core 0): goStatus = 0
dec 20/15:19:22.533 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x2803fe28, 20 bytes [by 0] = [ 00 00 00 10 00 00 00 00 ... ])
dec 20/15:19:22.533 DEBUG2 : 		  WritePostCache(): MemWrite(core 0, 0:0x28020900, 24 bytes [by 0] = [ 00 80 01 10 00 80 00 00 ... ])
dec 20/15:19:22.533 DEBUG2 : 		  WritePostCache(): MemWrite(core 0, 0:0x2803fe28, 20 bytes [by 0] = [ 00 00 00 00 03 00 00 00 ... ])
dec 20/15:19:22.533 DEBUG2 : 		Write reg 1 of 1: PC[0x1f0] = 0x28020860 (671221856)
dec 20/15:19:22.533 DEBUG2 : 		CpuRegSet(Core 0, 15, 671221856)
dec 20/15:19:22.533 DEBUG2 : 		CpuRegGet(Core 0, XPSR ->16) = 0x61000000 (1627389952)
dec 20/15:19:22.533 DEBUG2 : 		CpuRegSet(Core 0, XPSR ->16) = 0x61000000 (1627389952)
dec 20/15:19:22.533 DEBUG2 : 		PlDriver::Go(core 0): mIsExecuting[0] = true
dec 20/15:19:22.533 DEBUG2 : 		-> LowLevelGo(core 0)
dec 20/15:19:22.533 DEBUG2 : 		CpuRegGet(Core 0, PC ->15) = 0x28020860 (671221856)
dec 20/15:19:22.533 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x28020860, 2 bytes [by 2] = [ ff f7 ])
dec 20/15:19:22.549 DEBUG2 : 		  LowLevelGo(core 0) [multi = false], CpuStatus(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:22.549 DEBUG2 : 		Core 0:   LowLevelGo(core 0) [multi = false], CpuGo()
dec 20/15:19:22.691 DEBUG2 : 		CpuRegGet(Core 0, PC -> 15) = 0x280200cc (671219916)
dec 20/15:19:22.691 DEBUG2 : 		LowLevelGo(core 0): errNo == ERR_OK, cpu status = not running, not sleeping, cpu power = 1 --> Exit LowLevelGo loop
dec 20/15:19:22.691 DEBUG2 : 		LowLevelGo(core 0): Setting single mIsExecuting[0] = false [multi == false]
dec 20/15:19:22.691 DEBUG2 : 		LowLevelGo(core 0): CPU core 0 is now stopped, after 354 polls in 0.143s
dec 20/15:19:22.691 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x280200cc, 2 bytes [by 2] = [ fe e7 ])
dec 20/15:19:22.691 DEBUG2 : 		  GetStopBreaks(): BreakGetAttr(bank 0, count 1, addr 0x280200cc, attr <0x20405: CPUMODE(THUMB) | SIGEMU_BRK_ATTR_SET | SIGEMU_BRK_ATTR_SW | SIGEMU_BRK_ATTR_LITTLEENDIAN>)
dec 20/15:19:22.691 DEBUG2 : 		LowLevelGo(core 0): Stopped at breakpoint
dec 20/15:19:22.691 DEBUG2 : 		<- LowLevelGo(core 0)
dec 20/15:19:22.691 DEBUG2 : 		PlDriver::Go(core 0): goStatus = 0
dec 20/15:19:22.691 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x2803fe28, 20 bytes [by 0] = [ 00 00 00 00 00 00 00 00 ... ])
dec 20/15:19:22.691 DEBUG2 : 		  WritePostCache(): MemWrite(core 0, 0:0x28020900, 94208 bytes [by 0] = [ 00 0b f7 ee c0 8b b7 ee ... ])
dec 20/15:19:22.880 DEBUG2 : 		  WritePostCache(): MemWrite(core 0, 0:0x2803fe28, 20 bytes [by 0] = [ 00 80 01 10 00 70 01 00 ... ])
dec 20/15:19:22.880 DEBUG2 : 		Write reg 1 of 1: PC[0x1f0] = 0x28020858 (671221848)
dec 20/15:19:22.880 DEBUG2 : 		CpuRegSet(Core 0, 15, 671221848)
dec 20/15:19:22.880 DEBUG2 : 		CpuRegGet(Core 0, XPSR ->16) = 0x61000000 (1627389952)
dec 20/15:19:22.880 DEBUG2 : 		CpuRegSet(Core 0, XPSR ->16) = 0x61000000 (1627389952)
dec 20/15:19:22.880 DEBUG2 : 		PlDriver::Go(core 0): mIsExecuting[0] = true
dec 20/15:19:22.880 DEBUG2 : 		-> LowLevelGo(core 0)
dec 20/15:19:22.880 DEBUG2 : 		CpuRegGet(Core 0, PC ->15) = 0x28020858 (671221848)
dec 20/15:19:22.880 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x28020858, 2 bytes [by 2] = [ ff f7 ])
dec 20/15:19:22.880 DEBUG2 : 		  LowLevelGo(core 0) [multi = false], CpuStatus(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:22.880 DEBUG2 : 		Core 0:   LowLevelGo(core 0) [multi = false], CpuGo()
dec 20/15:19:22.990 DEBUG2 : 		CpuRegGet(Core 0, PC -> 15) = 0x280200cc (671219916)
dec 20/15:19:22.990 DEBUG2 : 		LowLevelGo(core 0): errNo == ERR_OK, cpu status = not running, not sleeping, cpu power = 1 --> Exit LowLevelGo loop
dec 20/15:19:22.990 DEBUG2 : 		LowLevelGo(core 0): Setting single mIsExecuting[0] = false [multi == false]
dec 20/15:19:22.990 DEBUG2 : 		LowLevelGo(core 0): CPU core 0 is now stopped, after 215 polls in 0.089s
dec 20/15:19:22.990 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x280200cc, 2 bytes [by 2] = [ fe e7 ])
dec 20/15:19:22.990 DEBUG2 : 		  GetStopBreaks(): BreakGetAttr(bank 0, count 1, addr 0x280200cc, attr <0x20405: CPUMODE(THUMB) | SIGEMU_BRK_ATTR_SET | SIGEMU_BRK_ATTR_SW | SIGEMU_BRK_ATTR_LITTLEENDIAN>)
dec 20/15:19:22.990 DEBUG2 : 		LowLevelGo(core 0): Stopped at breakpoint
dec 20/15:19:22.990 DEBUG2 : 		<- LowLevelGo(core 0)
dec 20/15:19:22.990 DEBUG2 : 		PlDriver::Go(core 0): goStatus = 0
dec 20/15:19:22.990 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x2803fe28, 20 bytes [by 0] = [ 00 80 01 10 00 00 00 00 ... ])
dec 20/15:19:22.990 DEBUG2 : 		Write reg 1 of 1: PC[0x1f0] = 0x28020868 (671221864)
dec 20/15:19:22.990 DEBUG2 : 		CpuRegSet(Core 0, 15, 671221864)
dec 20/15:19:22.990 DEBUG2 : 		CpuRegGet(Core 0, XPSR ->16) = 0x61000000 (1627389952)
dec 20/15:19:22.990 DEBUG2 : 		CpuRegSet(Core 0, XPSR ->16) = 0x61000000 (1627389952)
dec 20/15:19:22.990 DEBUG2 : 		PlDriver::Go(core 0): mIsExecuting[0] = true
dec 20/15:19:22.990 DEBUG2 : 		-> LowLevelGo(core 0)
dec 20/15:19:22.990 DEBUG2 : 		CpuRegGet(Core 0, PC ->15) = 0x28020868 (671221864)
dec 20/15:19:22.990 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x28020868, 2 bytes [by 2] = [ ff f7 ])
dec 20/15:19:22.990 DEBUG2 : 		  LowLevelGo(core 0) [multi = false], CpuStatus(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:22.990 DEBUG2 : 		Core 0:   LowLevelGo(core 0) [multi = false], CpuGo()
dec 20/15:19:22.990 DEBUG2 : 		CpuRegGet(Core 0, PC -> 15) = 0x280200cc (671219916)
dec 20/15:19:22.990 DEBUG2 : 		LowLevelGo(core 0): errNo == ERR_OK, cpu status = not running, not sleeping, cpu power = 1 --> Exit LowLevelGo loop
dec 20/15:19:22.990 DEBUG2 : 		LowLevelGo(core 0): Setting single mIsExecuting[0] = false [multi == false]
dec 20/15:19:22.990 DEBUG2 : 		LowLevelGo(core 0): CPU core 0 is now stopped, after 2 polls in 0s
dec 20/15:19:22.990 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x280200cc, 2 bytes [by 2] = [ fe e7 ])
dec 20/15:19:22.990 DEBUG2 : 		  GetStopBreaks(): BreakGetAttr(bank 0, count 1, addr 0x280200cc, attr <0x20405: CPUMODE(THUMB) | SIGEMU_BRK_ATTR_SET | SIGEMU_BRK_ATTR_SW | SIGEMU_BRK_ATTR_LITTLEENDIAN>)
dec 20/15:19:22.990 DEBUG2 : 		LowLevelGo(core 0): Stopped at breakpoint
dec 20/15:19:22.990 DEBUG2 : 		<- LowLevelGo(core 0)
dec 20/15:19:22.990 DEBUG2 : 		PlDriver::Go(core 0): goStatus = 0
dec 20/15:19:22.990 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x2803fe28, 20 bytes [by 0] = [ 00 80 01 10 00 00 00 00 ... ])
dec 20/15:19:22.990 DEBUG2 : 		CpuRegGet(Core 0, LR -> 14) = 0x28020871 (671221873)
dec 20/15:19:22.990 DEBUG2 : 		CpuRegGet(Core 0, XPSR -> 16) = 0x61000000 (1627389952)
dec 20/15:19:23.006 DEBUG2 : 		ClearCodeBreak(<0:0x280200cc>, 1 units)
dec 20/15:19:23.006 DEBUG2 : 		  ClearCodeBreak(): BreakClr(bank 0, count 1, addr 0x280200cc)
dec 20/15:19:23.006 DEBUG2 : 		<Call to _ExecDeviceFlashExit: macro undefined
dec 20/15:19:23.006 DEBUG2 : 		<Call to execUserFlashExit: macro undefined
dec 20/15:19:23.006 INFO   : Debug Log(info): Unloaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 9.1\arm/config/flashloader/Infineon/FlashTVII.mac
dec 20/15:19:23.028 INFO   : Debug Log(info): Downloaded C:\T2G_Sample_Driver_Library_8.1.0\tviic2d4m\tools\iar\flash\cm0plus\rev_c\Exe\cm0plus.out to flash memory.
dec 20/15:19:23.028 INFO   : Debug Log(info): 192446 bytes downloaded into FLASH (52.60 Kbytes/sec)
dec 20/15:19:23.038 DEBUG2 : 		============== Finishing flash pass
dec 20/15:19:23.038 DEBUG2 : 		============== Start loading application
dec 20/15:19:23.038 DEBUG2 : 		PrepareDownload()
dec 20/15:19:23.038 DEBUG2 : 		->   LowLevelReset(system, delay 200)
dec 20/15:19:23.038 DEBUG2 : 		  core 0: IsigEmu::ParamSet('JtagInitDelay', '200,r:300')
dec 20/15:19:23.038 DEBUG2 : 		  core 0: IsigEmu::ParamSet('ResetStyle', 'SYSTEM')
dec 20/15:19:23.038 DEBUG2 : 		Core 0: system reset
dec 20/15:19:23.260 DEBUG2 : 		->   LowLevelReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:23.260 DEBUG2 : 		  LowLevelReset(): Core 0: CpuStatus(status = <0x81: CPU_STATUS_MPOWER | CPU_STATUS_MERR>) = 0
dec 20/15:19:23.260 DEBUG2 : 		>Calling _ExecDeviceCoreConnect
dec 20/15:19:23.260 DEBUG2 : 		ISigCmdInterpreter::Execute('/noerror dap.RDPr 0')
dec 20/15:19:23.260 DEBUG2 : 		ISigCmdInterpreter::Execute('dap.APr 0 0x1')
dec 20/15:19:23.260 DEBUG2 : 		<Call to _ExecDeviceCoreConnect completed successfully
dec 20/15:19:23.260 DEBUG2 : 		<Call to execUserCoreConnect: macro undefined
dec 20/15:19:23.355 INFO   : Connecting to TAP#0 DAP AHB-AP port 0x1 (IDR=0x8477'0001).

dec 20/15:19:23.355 INFO   : Recognized CPUID=0x410cc601 Cortex-M0+ r0p1 arch ARMv6-M

dec 20/15:19:23.355 INFO   : Debug resources: 4 instruction comparators, 2 data watchpoints.

dec 20/15:19:23.355 DEBUG2 : 		  LowLevelReset(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:23.355 DEBUG2 : 		<-   LowLevelReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:23.575 DEBUG2 : 		->   LowLevelReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:23.575 DEBUG2 : 		  LowLevelReset(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:23.575 DEBUG2 : 		<-   LowLevelReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:23.575 DEBUG2 : 		<-   LowLevelReset(system, delay 200)
dec 20/15:19:23.608 DEBUG2 : 		ClearCodeBreak(<9:0xf000000000000000>, 1 units)
dec 20/15:19:23.608 DEBUG2 : 		>Calling _ExecDevicePreload
dec 20/15:19:23.608 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x40240000, 4 bytes [by 4] = [ 00 00 01 01 ])
dec 20/15:19:23.608 DEBUG2 : 		<Call to _ExecDevicePreload completed successfully
dec 20/15:19:23.608 DEBUG2 : 		<Call to execUserPreload: macro undefined
dec 20/15:19:24.470 INFO   : Debug Log(info): Loaded debugee: C:\T2G_Sample_Driver_Library_8.1.0\tviic2d4m\tools\iar\flash\cm0plus\rev_c\Exe\cm0plus.out
dec 20/15:19:24.502 DEBUG2 : 		-------------- Download, suppress = 1
dec 20/15:19:24.502 DEBUG2 : 		-------------- Verify 1
dec 20/15:19:24.880 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x10000000, 192446 bytes [by 0] = [ 00 00 02 28 09 ec 02 10 ... ])
dec 20/15:19:24.880 DEBUG2 : 		StopDownload()
dec 20/15:19:24.880 DEBUG2 : 		VectorCatchGet(core 0, allowed mask 0xff, current mask 0x0)
dec 20/15:19:24.880 DEBUG2 : 		VectorCatchSet(core 0, mask 0x80)
dec 20/15:19:25.055 INFO   : Debug Log(info): LowLevelReset(software, delay 200)
dec 20/15:19:25.055 INFO   : Debug Log(info): LowLevelReset(system, delay 200)
dec 20/15:19:25.055 INFO   : Debug Log(info): CPU status FAILED
dec 20/15:19:25.055 INFO   : Debug Log(info): Connecting to TAP#0 DAP AHB-AP port 0x1 (IDR=0x8477'0001).

dec 20/15:19:25.055 INFO   : Debug Log(info): Recognized CPUID=0x410cc601 Cortex-M0+ r0p1 arch ARMv6-M

dec 20/15:19:25.055 INFO   : Debug Log(info): Debug resources: 4 instruction comparators, 2 data watchpoints.

dec 20/15:19:25.055 INFO   : Debug Log(minor): CPU status OK
dec 20/15:19:25.055 INFO   : Debug Log(info): 192446 bytes verified (498.50 Kbytes/sec)
dec 20/15:19:25.055 INFO   : Debug Log(info): Download completed and verification successful.
dec 20/15:19:25.055 DEBUG2 : 		============== Finished loading application. Now online.
dec 20/15:19:25.073 DEBUG2 : 		>Calling _ExecDevicePreReset
dec 20/15:19:25.073 DEBUG2 : 		<Call to _ExecDevicePreReset completed successfully
dec 20/15:19:25.073 DEBUG2 : 		<Call to execUserPreReset: macro undefined
dec 20/15:19:25.073 DEBUG2 : 		-> LowLevelReset(1)
dec 20/15:19:25.073 DEBUG2 : 		->   LowLevelReset(software, delay 200)
dec 20/15:19:25.073 INFO   : Debug Log(info): LowLevelReset(software, delay 200)
dec 20/15:19:25.073 DEBUG2 : 		  core 0: IsigEmu::ParamSet('JtagInitDelay', '200,r:300')
dec 20/15:19:25.073 DEBUG2 : 		LowLevelSoftwareReset(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:25.073 DEBUG2 : 		  core 0: IsigEmu::ParamSet('ResetStyle', 'SOFTWARE')
dec 20/15:19:25.073 DEBUG2 : 		Core 0: LowLevelSoftwareReset()
dec 20/15:19:25.073 DEBUG2 : 		->   LowLevelSoftwareReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:25.085 DEBUG2 : 		  LowLevelSoftwareReset(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:25.085 DEBUG2 : 		<-   LowLevelSoftwareReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:25.306 DEBUG2 : 		->   LowLevelReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:25.306 DEBUG2 : 		  LowLevelReset(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:25.306 DEBUG2 : 		<-   LowLevelReset(): WaitForCpuResetToComplete(core 0)
dec 20/15:19:25.306 DEBUG2 : 		<-   LowLevelReset(software, delay 200)
dec 20/15:19:25.306 DEBUG2 : 		<- LowLevelReset(1)
dec 20/15:19:25.306 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x10000000, 4 bytes [by 4] = [ 00 00 02 28 ])
dec 20/15:19:25.306 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x10000004, 4 bytes [by 4] = [ 09 ec 02 10 ])
dec 20/15:19:25.306 DEBUG2 : 		CpuRegSet(Core 0, SP_Main ->17) = 0x28020000 (671219712)
dec 20/15:19:25.306 DEBUG2 : 		CpuRegSet(Core 0, PC ->15) = 0x1002ec08 (268626952)
dec 20/15:19:25.306 DEBUG2 : 		CpuRegGet(Core 0, XPSR ->16) = 0x61000000 (1627389952)
dec 20/15:19:25.306 DEBUG2 : 		CpuRegSet(Core 0, XPSR ->16) = 0x61000000 (1627389952)
dec 20/15:19:25.306 DEBUG2 : 		CpuRegGet(Core 0, PC -> 15) = 0x1002ec08 (268626952)
dec 20/15:19:25.306 INFO   : Debug Log(info): Target reset
dec 20/15:19:25.306 DEBUG2 : 		<Call to _ExecDeviceReset: macro undefined
dec 20/15:19:25.306 DEBUG2 : 		<Call to execUserReset: macro undefined
dec 20/15:19:25.306 DEBUG2 : 		SetCodeBreak(<0:0x1002ee7c>, 1 units, 'Stack window trigger')
dec 20/15:19:25.306 DEBUG2 : 		  SetCodeBreak(): BreakSetAttr(bank 0, count 1, addr 0x1002ee7c, attr <0x20009: CPUMODE(THUMB) | SIGEMU_BRK_ATTR_SET | SIGEMU_BRK_ATTR_HW>)
dec 20/15:19:25.306 DEBUG2 : 		  SetBreakpoint(): BreakGetAttr(bank 0, count 1, addr 0x1002ee7c, attr <0x20409: CPUMODE(THUMB) | SIGEMU_BRK_ATTR_SET | SIGEMU_BRK_ATTR_HW | SIGEMU_BRK_ATTR_LITTLEENDIAN>)
dec 20/15:19:25.321 DEBUG2 : 		-> SetupTrace()
dec 20/15:19:25.321 DEBUG2 : 		-> AcquireXTrace()
dec 20/15:19:25.321 DEBUG2 : 		  ISigProbe::AcquireInterface('ISigXTrace')
dec 20/15:19:25.321 DEBUG2 : 		  ISigAPI::CreateInstance('ISigXTrace')
dec 20/15:19:25.321 DEBUG2 : 		<- AcquireXTrace()
dec 20/15:19:25.321 DEBUG2 : 		  ISigXTrace::LinkAttach('SigTerminalLog',...)
dec 20/15:19:25.321 DEBUG2 : 		  ISigXTrace::LinkAttach('ISigXTraceClient',...)
dec 20/15:19:25.321 DEBUG2 : 		  ISigXTrace::LinkAttach('SigEmu',...)
dec 20/15:19:25.321 DEBUG2 : 		  ISigXTrace::LinkAttach('SigProbe',...)
dec 20/15:19:25.321 DEBUG2 : 		-> SetupLowLevelTrace()
dec 20/15:19:25.321 DEBUG2 : 		  ISigXTrace::Init('MTB,RegBase=0xf0003000,MinRamAddr=0xf0010000,MaxRamSize=0x1000')
dec 20/15:19:25.321 INFO   : Debug Log(info): INFO: Configuring trace using 'Auto,size_limit=100%' setting...

dec 20/15:19:25.321 INFO   : INFO: Configuring trace using 'Auto,size_limit=100%' setting...

dec 20/15:19:25.332 INFO   : Debug Log(info): MTB, Available 4KB at 0xF0010000
dec 20/15:19:25.332 DEBUG2 : 		<- SetupLowLevelTrace()
dec 20/15:19:25.332 DEBUG2 : 		-> AcquireSWOInterface()
dec 20/15:19:25.332 DEBUG2 : 		  ISigProbe::AcquireInterface('ISigSWO')
dec 20/15:19:25.332 DEBUG2 : 		  ISigSWO::LinkAttach('SigEmu',...)
dec 20/15:19:25.332 DEBUG2 : 		  ISigSWO::LinkAttach('SigTerminalLog',...)
dec 20/15:19:25.332 DEBUG2 : 		  ISigSWO::Init('')
dec 20/15:19:25.337 ERROR  : ISigSWO::Init() failed
dec 20/15:19:25.337 DEBUG2 : 		<- AcquireSWOInterface()
dec 20/15:19:25.337 DEBUG2 : 		-> CreateSigChanInterface()
dec 20/15:19:25.337 DEBUG2 : 		  ISigProbe::AcquireInterface('ISigChan')
dec 20/15:19:25.337 DEBUG2 : 		<- CreateSigChanInterface()
dec 20/15:19:25.337 DEBUG2 : 		-> SetupSigChanInterface()
dec 20/15:19:25.337 DEBUG2 : 		  ISigChan::LinkAttach('SigEmu',...)
dec 20/15:19:25.337 DEBUG2 : 		  ISigChan::LinkAttach('SigTerminalLog',...)
dec 20/15:19:25.337 DEBUG2 : 		  ISigChan::LinkAttach('SigXTrace',...)
dec 20/15:19:25.337 DEBUG2 : 		  ISigChan::Init('null')
dec 20/15:19:25.337 DEBUG2 : 		  ISigChan::AcquireInterface('ISigChanReader')
dec 20/15:19:25.337 DEBUG2 : 		  ISigChanReader::GotoBegin()
dec 20/15:19:25.337 DEBUG2 : 		<- SetupSigChanInterface()
dec 20/15:19:25.337 INFO   : Debug Log(info): Reserved MTB Trace buffer memory: 0xf001'0000 - 0xf001'0fff (0x1000 bytes).
dec 20/15:19:25.337 DEBUG2 : 		  ISigXTrace::ExecuteCmd('set RamAddr=0xf0010000,RamSize=0x1000') -> Ok
dec 20/15:19:25.337 DEBUG2 : 		  ISigXTrace::ExecuteCmd('set StopOnFull=0') -> Ok
dec 20/15:19:25.337 DEBUG2 : 		  ISigXTrace::ExecuteCmd('set timestamp=1') -> Ok
dec 20/15:19:25.337 DEBUG2 : 		ISigA2d::ChanCnt(0) = 1
dec 20/15:19:25.337 DEBUG2 : 		ISigA2d::ChanName(0) = ITrgPwr
dec 20/15:19:25.337 DEBUG2 : 		ISigA2D::ChanAttr(0) = 311a1
dec 20/15:19:25.337 DEBUG2 : 		ISigA2D::ChanUnit(0) = 1
dec 20/15:19:25.337 DEBUG2 : 		ISigA2D::ChanMax(0) = 700000
dec 20/15:19:25.337 DEBUG2 : 		ISigA2D::ChanOffset(0) = 0
dec 20/15:19:25.337 DEBUG2 : 		ISigA2D::ChanOffset(0) = 12
dec 20/15:19:25.337 DEBUG2 : 		ISigA2D::ChanID(0) = 0x200
dec 20/15:19:25.337 INFO   : Debug Log(info): INFO: Cannot measure current when I-jet is not powering the target.

dec 20/15:19:25.337 INFO   : INFO: Cannot measure current when I-jet is not powering the target.

dec 20/15:19:25.337 DEBUG2 : 		ISigA2D::StreamAdd(0) = -4 [TdJetPower::SendLogsForId(0)]
dec 20/15:19:25.337 DEBUG2 : 		ISigA2D::StreamEnumFreq(0,0) = 200000
dec 20/15:19:25.337 DEBUG2 : 		<- SetupTrace()
dec 20/15:19:25.337 DEBUG2 : 		-> SetupProfiling()
dec 20/15:19:25.337 DEBUG2 : 		<- SetupProfiling()
dec 20/15:19:25.337 DEBUG2 : 		SetCodeBreak(<9:0xf000000000000000>, 1 units, 'C-SPY Terminal I/O && library support module')
dec 20/15:19:25.337 DEBUG2 : 		>Calling _ExecDeviceSetup
dec 20/15:19:25.337 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x40240000, 4 bytes [by 4] = [ 00 00 01 01 ])
dec 20/15:19:25.337 DEBUG2 : 		<Call to _ExecDeviceSetup completed successfully
dec 20/15:19:25.337 DEBUG2 : 		<Call to execUserSetup: macro undefined
dec 20/15:19:25.369 DEBUG2 : 		PlDriver::Go(core 0): mIsExecuting[0] = true
dec 20/15:19:25.369 DEBUG2 : 		-> LowLevelGo(core 0)
dec 20/15:19:25.369 DEBUG2 : 		CpuRegGet(Core 0, PC ->15) = 0x1002ec08 (268626952)
dec 20/15:19:25.369 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x1002ec08, 2 bytes [by 2] = [ 72 b6 ])
dec 20/15:19:25.369 DEBUG2 : 		<Call to _ExecDeviceExecutionStarted: macro undefined
dec 20/15:19:25.369 DEBUG2 : 		<Call to execUserExecutionStarted: macro undefined
dec 20/15:19:25.369 DEBUG2 : 		  LowLevelGo(core 0), calling ISigChan::Start()
dec 20/15:19:25.369 DEBUG2 : 		  LowLevelGo(core 0) [multi = false], CpuStatus(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:25.369 DEBUG2 : 		Core 0:   LowLevelGo(core 0) [multi = false], CpuGo()
dec 20/15:19:25.384 DEBUG2 : 		CpuRegGet(Core 0, PC -> 15) = 0x1002ee7c (268627580)
dec 20/15:19:25.384 DEBUG2 : 		LowLevelGo(core 0): errNo == ERR_OK, cpu status = not running, not sleeping, cpu power = 1 --> Exit LowLevelGo loop
dec 20/15:19:25.384 DEBUG2 : 		LowLevelGo(core 0): Setting single mIsExecuting[0] = false [multi == false]
dec 20/15:19:25.384 DEBUG2 : 		LowLevelGo(core 0): CPU core 0 is now stopped, after 4 polls in 0.001s
dec 20/15:19:25.384 DEBUG2 : 		<Call to _ExecDeviceExecutionStopped: macro undefined
dec 20/15:19:25.384 DEBUG2 : 		<Call to execUserExecutionStopped: macro undefined
dec 20/15:19:25.384 DEBUG2 : 		    XTRACE postgo (status = 0x80) dump -> Trace is not enabled
dec 20/15:19:25.400 DEBUG2 : 		  ISigChan::Stop()
dec 20/15:19:25.400 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x1002ee7c, 2 bytes [by 2] = [ 80 b5 ])
dec 20/15:19:25.400 DEBUG2 : 		  GetStopBreaks(): BreakGetAttr(bank 0, count 1, addr 0x1002ee7c, attr <0x20409: CPUMODE(THUMB) | SIGEMU_BRK_ATTR_SET | SIGEMU_BRK_ATTR_HW | SIGEMU_BRK_ATTR_LITTLEENDIAN>)
dec 20/15:19:25.400 DEBUG2 : 		LowLevelGo(core 0): Stopped at breakpoint
dec 20/15:19:25.400 DEBUG2 : 		<- LowLevelGo(core 0)
dec 20/15:19:25.400 DEBUG2 : 		PlDriver::Go(core 0): goStatus = 0
dec 20/15:19:25.400 DEBUG2 : 		ClearCodeBreak(<0:0x1002ee7c>, 1 units)
dec 20/15:19:25.400 DEBUG2 : 		  ClearCodeBreak(): BreakClr(bank 0, count 1, addr 0x1002ee7c)
dec 20/15:19:25.400 DEBUG2 : 		CpuRegGet(Core 0, LR -> 14) = 0x1002ee73 (268627571)
dec 20/15:19:25.400 DEBUG2 : 		CpuRegGet(Core 0, XPSR -> 16) = 0x61000000 (1627389952)
dec 20/15:19:25.400 DEBUG2 : 		CpuRegGet(Core 0, SP_Main -> 17) = 0x2801fff8 (671219704)
dec 20/15:19:25.463 DEBUG2 : 		CpuRegGet(Core 0, CTRL_PRI -> 20) = 0x1 (1)
dec 20/15:19:34.119 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x1002ee00, 512 bytes [by 0] = [ 08 1d 0a 68 89 18 88 47 ... ])
dec 20/15:19:44.715 DEBUG2 : 		PlDriver::Go(core 0): mIsExecuting[0] = true
dec 20/15:19:44.715 DEBUG2 : 		-> LowLevelGo(core 0)
dec 20/15:19:44.715 DEBUG2 : 		CpuRegGet(Core 0, PC ->15) = 0x1002ee7c (268627580)
dec 20/15:19:44.715 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x1002ee7c, 2 bytes [by 2] = [ 80 b5 ])
dec 20/15:19:44.715 DEBUG2 : 		<Call to _ExecDeviceExecutionStarted: macro undefined
dec 20/15:19:44.715 DEBUG2 : 		<Call to execUserExecutionStarted: macro undefined
dec 20/15:19:44.715 DEBUG2 : 		  LowLevelGo(core 0), calling ISigChan::Start()
dec 20/15:19:44.715 DEBUG2 : 		  LowLevelGo(core 0) [multi = false], CpuStatus(): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:44.715 DEBUG2 : 		Core 0:   LowLevelGo(core 0) [multi = false], CpuGo()
dec 20/15:19:47.266 DEBUG2 : 		LowLevelStop(0): mStoppedByLowLevelStop[0] = true
dec 20/15:19:47.281 DEBUG2 : 		LowLevelGo(core 0): Stop requested by stop flag
dec 20/15:19:47.281 DEBUG2 : 		Core 0: LowLevelGo(core 0) [multi = false]: ISigEmu::CpuStop()
dec 20/15:19:47.282 DEBUG2 : 		-> WaitForCpuToStop(core 0)
dec 20/15:19:47.282 DEBUG2 : 		LowLevelGo(core 0): Core 0: CpuStatus(status = <0x1: CPU_STATUS_MPOWER>) = 0
dec 20/15:19:47.282 DEBUG2 : 		<- WaitForCpuToStop(core 0)
dec 20/15:19:47.282 DEBUG2 : 		LowLevelGo(core 0): WaitForCpuToStop(0) returned waitRes = 0
dec 20/15:19:47.282 DEBUG2 : 		LowLevelGo(core 0): Setting single mIsExecuting[0] = false [multi == false]
dec 20/15:19:47.282 DEBUG2 : 		LowLevelGo(core 0): CPU core 0 is now stopped, after 2570 polls in 2.546s
dec 20/15:19:47.282 DEBUG2 : 		<Call to _ExecDeviceExecutionStopped: macro undefined
dec 20/15:19:47.282 DEBUG2 : 		<Call to execUserExecutionStopped: macro undefined
dec 20/15:19:47.282 DEBUG2 : 		    XTRACE postgo (status = 0x80) dump -> Trace is not enabled
dec 20/15:19:47.297 DEBUG2 : 		  ISigChan::Stop()
dec 20/15:19:47.297 DEBUG2 : 		CpuRegGet(Core 0, PC -> 15) = 0x1002ee8c (268627596)
dec 20/15:19:47.297 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x1002ee8c, 2 bytes [by 2] = [ fe e7 ])
dec 20/15:19:47.298 DEBUG2 : 		LowLevelGo(core 0): Stopped at breakpoint
dec 20/15:19:47.298 DEBUG2 : 		<- LowLevelGo(core 0)
dec 20/15:19:47.298 DEBUG2 : 		PlDriver::Go(core 0): goStatus = 1
dec 20/15:19:47.298 DEBUG2 : 		CpuRegGet(Core 0, LR -> 14) = 0x1002d591 (268621201)
dec 20/15:19:47.298 DEBUG2 : 		CpuRegGet(Core 0, XPSR -> 16) = 0x61000000 (1627389952)
dec 20/15:19:47.298 DEBUG2 : 		CpuRegGet(Core 0, SP_Main -> 17) = 0x2801fff0 (671219696)
dec 20/15:19:47.360 DEBUG2 : 		CpuRegGet(Core 0, CTRL_PRI -> 20) = 0x0 (0)
dec 20/15:19:47.360 DEBUG2 : 		  ReadPostCache(): MemRead(core 0, 0:0x2801fe00, 512 bytes [by 0] = [ 00 00 00 00 00 00 00 00 ... ])
dec 20/15:19:50.055 DEBUG2 : 		-> AboutToStopSession()
dec 20/15:19:50.071 DEBUG2 : 		  Exiting SWO reading thread
dec 20/15:19:50.071 DEBUG2 : 		<- AboutToStopSession()
dec 20/15:19:50.078 DEBUG2 : 		<Call to _ExecDeviceExit: macro undefined
dec 20/15:19:50.078 DEBUG2 : 		<Call to execUserExit: macro undefined
dec 20/15:19:50.087 DEBUG2 : 		-> PrepareStopSession()
dec 20/15:19:50.575 DEBUG2 : 		<- PrepareStopSession()
dec 20/15:19:50.575 DEBUG2 : 		ClearCodeBreak(<9:0xf000000000000000>, 1 units)
dec 20/15:19:50.579 DEBUG2 : 		StopGui()
dec 20/15:19:50.670 DEBUG2 : 		-> StopSession()
dec 20/15:19:50.686 DEBUG2 : 		-> TerminateHardware()
dec 20/15:19:50.686 DEBUG2 : 		  ISigXTrace::Term()
dec 20/15:19:50.686 DEBUG2 : 		  ISigEmu::ReleaseInterface(sigWpt)
dec 20/15:19:50.686 DEBUG2 : 		  ISigEmu::ReleaseInterface(sigVect)
dec 20/15:19:50.686 DEBUG2 : 		  ISigEmu::IceTerm()
dec 20/15:19:50.702 DEBUG2 : 		  ISigChan::ReleaseInterface(chanReader)
dec 20/15:19:50.702 DEBUG2 : 		  ISigChan::Term()
dec 20/15:19:50.702 DEBUG2 : 		  ISigXTrace::Term()
dec 20/15:19:50.702 DEBUG2 : 		  ISigAPI::ReleaseInstance(sigXTrace)
dec 20/15:19:50.702 DEBUG2 : 		  ISigA2D::Term()
dec 20/15:19:50.702 DEBUG2 : 		  ISigProbe::ReleaseInterface(sigA2D)
dec 20/15:19:50.702 DEBUG2 : 		Core 0: sigEmu->LinkAttach(ISigProbe)
dec 20/15:19:50.702 DEBUG2 : 		  ISigApi::ReleaseInstance(sigEmu)
dec 20/15:19:50.702 DEBUG2 : 		  SigAPITerm()
dec 20/15:19:50.702 DEBUG2 : 		<- TerminateHardware()
dec 20/15:19:50.702 DEBUG2 : 		<- StopSession()
dec 20/15:19:50.702 DEBUG2 : 		-> ~TdJetDriver()
dec 20/15:19:50.702 DEBUG2 : 		-> TerminateHardware()
dec 20/15:19:50.702 DEBUG2 : 		<- TerminateHardware()
