
Assignment6_SerialIO_Answer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bf0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dd0  08003cb0  08003cb0  00004cb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a80  08004a80  00006078  2**0
                  CONTENTS
  4 .ARM          00000000  08004a80  08004a80  00006078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004a80  08004a80  00006078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a80  08004a80  00005a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004a84  08004a84  00005a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08004a88  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  20000078  08004b00  00006078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08004b00  000062fc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004089  00000000  00000000  000060a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013c0  00000000  00000000  0000a129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000440  00000000  00000000  0000b4f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000031f  00000000  00000000  0000b930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002e53  00000000  00000000  0000bc4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006cb9  00000000  00000000  0000eaa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00069d1f  00000000  00000000  0001575b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  0007f47a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a00  00000000  00000000  0007f500  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b7  00000000  00000000  00080f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000078 	.word	0x20000078
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003c98 	.word	0x08003c98

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000007c 	.word	0x2000007c
 8000104:	08003c98 	.word	0x08003c98

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <delay_ms>:
    printf("ARP Request Sent to %d.%d.%d.%d\n",
           target_ip[0], target_ip[1], target_ip[2], target_ip[3]);
}
*/
void delay_ms(uint16_t ms)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b084      	sub	sp, #16
 8000248:	af00      	add	r7, sp, #0
 800024a:	0002      	movs	r2, r0
 800024c:	1dbb      	adds	r3, r7, #6
 800024e:	801a      	strh	r2, [r3, #0]
    for (volatile uint32_t i = 0; i < ms * 1000; i++)
 8000250:	2300      	movs	r3, #0
 8000252:	60fb      	str	r3, [r7, #12]
 8000254:	e002      	b.n	800025c <delay_ms+0x18>
 8000256:	68fb      	ldr	r3, [r7, #12]
 8000258:	3301      	adds	r3, #1
 800025a:	60fb      	str	r3, [r7, #12]
 800025c:	1dbb      	adds	r3, r7, #6
 800025e:	881a      	ldrh	r2, [r3, #0]
 8000260:	0013      	movs	r3, r2
 8000262:	015b      	lsls	r3, r3, #5
 8000264:	1a9b      	subs	r3, r3, r2
 8000266:	009b      	lsls	r3, r3, #2
 8000268:	189b      	adds	r3, r3, r2
 800026a:	00db      	lsls	r3, r3, #3
 800026c:	001a      	movs	r2, r3
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	429a      	cmp	r2, r3
 8000272:	d8f0      	bhi.n	8000256 <delay_ms+0x12>
    {
        // Simple loop for delay; adjust the multiplier based on clock speed
    }
}
 8000274:	46c0      	nop			@ (mov r8, r8)
 8000276:	46c0      	nop			@ (mov r8, r8)
 8000278:	46bd      	mov	sp, r7
 800027a:	b004      	add	sp, #16
 800027c:	bd80      	pop	{r7, pc}

0800027e <enc28j60_start_transmission>:
void enc28j60_start_transmission(void)
{
 800027e:	b590      	push	{r4, r7, lr}
 8000280:	b083      	sub	sp, #12
 8000282:	af00      	add	r7, sp, #0
    uint8_t econ1 = mac_spi_read(0x1F, 0); // Read ECON1
 8000284:	1dfc      	adds	r4, r7, #7
 8000286:	2100      	movs	r1, #0
 8000288:	201f      	movs	r0, #31
 800028a:	f001 fd81 	bl	8001d90 <mac_spi_read>
 800028e:	0003      	movs	r3, r0
 8000290:	7023      	strb	r3, [r4, #0]
    econ1 |= 0x08; // Set TXRTS (bit 3)
 8000292:	1dfb      	adds	r3, r7, #7
 8000294:	1dfa      	adds	r2, r7, #7
 8000296:	7812      	ldrb	r2, [r2, #0]
 8000298:	2108      	movs	r1, #8
 800029a:	430a      	orrs	r2, r1
 800029c:	701a      	strb	r2, [r3, #0]
    spi_control_write(0, 0x1F, econ1); // Write back to ECON1
 800029e:	1dfb      	adds	r3, r7, #7
 80002a0:	781b      	ldrb	r3, [r3, #0]
 80002a2:	001a      	movs	r2, r3
 80002a4:	211f      	movs	r1, #31
 80002a6:	2000      	movs	r0, #0
 80002a8:	f001 fb2e 	bl	8001908 <spi_control_write>
}
 80002ac:	46c0      	nop			@ (mov r8, r8)
 80002ae:	46bd      	mov	sp, r7
 80002b0:	b003      	add	sp, #12
 80002b2:	bd90      	pop	{r4, r7, pc}

080002b4 <enc28j60_set_transmit_pointers>:
void enc28j60_set_transmit_pointers(uint16_t start_address, uint16_t end_address)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	0002      	movs	r2, r0
 80002bc:	1dbb      	adds	r3, r7, #6
 80002be:	801a      	strh	r2, [r3, #0]
 80002c0:	1d3b      	adds	r3, r7, #4
 80002c2:	1c0a      	adds	r2, r1, #0
 80002c4:	801a      	strh	r2, [r3, #0]
    // Write to ETXST (Transmit Start Pointer)
    spi_control_write(0, 0x04, (uint8_t)(start_address & 0xFF)); // Low byte
 80002c6:	1dbb      	adds	r3, r7, #6
 80002c8:	881b      	ldrh	r3, [r3, #0]
 80002ca:	b2db      	uxtb	r3, r3
 80002cc:	001a      	movs	r2, r3
 80002ce:	2104      	movs	r1, #4
 80002d0:	2000      	movs	r0, #0
 80002d2:	f001 fb19 	bl	8001908 <spi_control_write>
    spi_control_write(0, 0x05, (uint8_t)((start_address >> 8) & 0xFF)); // High byte
 80002d6:	1dbb      	adds	r3, r7, #6
 80002d8:	881b      	ldrh	r3, [r3, #0]
 80002da:	0a1b      	lsrs	r3, r3, #8
 80002dc:	b29b      	uxth	r3, r3
 80002de:	b2db      	uxtb	r3, r3
 80002e0:	001a      	movs	r2, r3
 80002e2:	2105      	movs	r1, #5
 80002e4:	2000      	movs	r0, #0
 80002e6:	f001 fb0f 	bl	8001908 <spi_control_write>

    // Write to ETXND (Transmit End Pointer)
    spi_control_write(0, 0x06, (uint8_t)(end_address & 0xFF)); // Low byte
 80002ea:	1d3b      	adds	r3, r7, #4
 80002ec:	881b      	ldrh	r3, [r3, #0]
 80002ee:	b2db      	uxtb	r3, r3
 80002f0:	001a      	movs	r2, r3
 80002f2:	2106      	movs	r1, #6
 80002f4:	2000      	movs	r0, #0
 80002f6:	f001 fb07 	bl	8001908 <spi_control_write>
    spi_control_write(0, 0x07, (uint8_t)((end_address >> 8) & 0xFF)); // High byte
 80002fa:	1d3b      	adds	r3, r7, #4
 80002fc:	881b      	ldrh	r3, [r3, #0]
 80002fe:	0a1b      	lsrs	r3, r3, #8
 8000300:	b29b      	uxth	r3, r3
 8000302:	b2db      	uxtb	r3, r3
 8000304:	001a      	movs	r2, r3
 8000306:	2107      	movs	r1, #7
 8000308:	2000      	movs	r0, #0
 800030a:	f001 fafd 	bl	8001908 <spi_control_write>
}
 800030e:	46c0      	nop			@ (mov r8, r8)
 8000310:	46bd      	mov	sp, r7
 8000312:	b002      	add	sp, #8
 8000314:	bd80      	pop	{r7, pc}

08000316 <wait_for_transmission_complete>:

bool wait_for_transmission_complete(uint16_t timeout_ms)
{
 8000316:	b5b0      	push	{r4, r5, r7, lr}
 8000318:	b084      	sub	sp, #16
 800031a:	af00      	add	r7, sp, #0
 800031c:	0002      	movs	r2, r0
 800031e:	1dbb      	adds	r3, r7, #6
 8000320:	801a      	strh	r2, [r3, #0]
    uint16_t elapsed = 0;
 8000322:	230e      	movs	r3, #14
 8000324:	18fb      	adds	r3, r7, r3
 8000326:	2200      	movs	r2, #0
 8000328:	801a      	strh	r2, [r3, #0]

    while (elapsed < timeout_ms) {
 800032a:	e017      	b.n	800035c <wait_for_transmission_complete+0x46>
        uint8_t econ1 = mac_spi_read(0x1F, 0); // Read ECON1
 800032c:	250d      	movs	r5, #13
 800032e:	197c      	adds	r4, r7, r5
 8000330:	2100      	movs	r1, #0
 8000332:	201f      	movs	r0, #31
 8000334:	f001 fd2c 	bl	8001d90 <mac_spi_read>
 8000338:	0003      	movs	r3, r0
 800033a:	7023      	strb	r3, [r4, #0]
        if (!(econ1 & (1 << 3))) { // TXRTS (bit 3) cleared means transmission complete
 800033c:	197b      	adds	r3, r7, r5
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	2208      	movs	r2, #8
 8000342:	4013      	ands	r3, r2
 8000344:	d101      	bne.n	800034a <wait_for_transmission_complete+0x34>
            return true;  // Transmission completed
 8000346:	2301      	movs	r3, #1
 8000348:	e010      	b.n	800036c <wait_for_transmission_complete+0x56>
        }

        delay_ms(1);  // Wait 1 ms
 800034a:	2001      	movs	r0, #1
 800034c:	f7ff ff7a 	bl	8000244 <delay_ms>
        elapsed++;
 8000350:	210e      	movs	r1, #14
 8000352:	187b      	adds	r3, r7, r1
 8000354:	881a      	ldrh	r2, [r3, #0]
 8000356:	187b      	adds	r3, r7, r1
 8000358:	3201      	adds	r2, #1
 800035a:	801a      	strh	r2, [r3, #0]
    while (elapsed < timeout_ms) {
 800035c:	230e      	movs	r3, #14
 800035e:	18fa      	adds	r2, r7, r3
 8000360:	1dbb      	adds	r3, r7, #6
 8000362:	8812      	ldrh	r2, [r2, #0]
 8000364:	881b      	ldrh	r3, [r3, #0]
 8000366:	429a      	cmp	r2, r3
 8000368:	d3e0      	bcc.n	800032c <wait_for_transmission_complete+0x16>
    }

    return false;  // Timed out
 800036a:	2300      	movs	r3, #0
}
 800036c:	0018      	movs	r0, r3
 800036e:	46bd      	mov	sp, r7
 8000370:	b004      	add	sp, #16
 8000372:	bdb0      	pop	{r4, r5, r7, pc}

08000374 <enc28j60_transmission_successful>:

bool enc28j60_transmission_successful()
{
 8000374:	b590      	push	{r4, r7, lr}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
    uint8_t estat = mac_spi_read(0x1D, 0); // Read ESTAT
 800037a:	1dfc      	adds	r4, r7, #7
 800037c:	2100      	movs	r1, #0
 800037e:	201d      	movs	r0, #29
 8000380:	f001 fd06 	bl	8001d90 <mac_spi_read>
 8000384:	0003      	movs	r3, r0
 8000386:	7023      	strb	r3, [r4, #0]
    return !(estat & 0x02); // Check if TXABRT (bit 1) is not set
 8000388:	1dfb      	adds	r3, r7, #7
 800038a:	781b      	ldrb	r3, [r3, #0]
 800038c:	2202      	movs	r2, #2
 800038e:	4013      	ands	r3, r2
 8000390:	425a      	negs	r2, r3
 8000392:	4153      	adcs	r3, r2
 8000394:	b2db      	uxtb	r3, r3
}
 8000396:	0018      	movs	r0, r3
 8000398:	46bd      	mov	sp, r7
 800039a:	b003      	add	sp, #12
 800039c:	bd90      	pop	{r4, r7, pc}
	...

080003a0 <arp_request>:
    spi_control_write(3, 0x04, *mac_address);  // MAADR1
    //select_reg_bank(0);
}

void arp_request(void)
{
 80003a0:	b5b0      	push	{r4, r5, r7, lr}
 80003a2:	b092      	sub	sp, #72	@ 0x48
 80003a4:	af00      	add	r7, sp, #0
    uint8_t arp_packet[43]; // Minimum ARP packet size for Ethernet

    // Set the first byte to 0x0E
    arp_packet[0] = 0x0E;
 80003a6:	003b      	movs	r3, r7
 80003a8:	220e      	movs	r2, #14
 80003aa:	701a      	strb	r2, [r3, #0]

    // Ethernet header
    // Set the MAC address
    //set_mac_address(device_mac);

    for (int i = 0; i < 6; i++)
 80003ac:	2300      	movs	r3, #0
 80003ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80003b0:	e012      	b.n	80003d8 <arp_request+0x38>
    {
        arp_packet[i + 1] = target_mac[i];  // Destination MAC address
 80003b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80003b4:	3301      	adds	r3, #1
 80003b6:	4962      	ldr	r1, [pc, #392]	@ (8000540 <arp_request+0x1a0>)
 80003b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80003ba:	188a      	adds	r2, r1, r2
 80003bc:	7811      	ldrb	r1, [r2, #0]
 80003be:	003a      	movs	r2, r7
 80003c0:	54d1      	strb	r1, [r2, r3]
        arp_packet[i + 7] = device_mac[i];  // Source MAC address
 80003c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80003c4:	3307      	adds	r3, #7
 80003c6:	495f      	ldr	r1, [pc, #380]	@ (8000544 <arp_request+0x1a4>)
 80003c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80003ca:	188a      	adds	r2, r1, r2
 80003cc:	7811      	ldrb	r1, [r2, #0]
 80003ce:	003a      	movs	r2, r7
 80003d0:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < 6; i++)
 80003d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80003d4:	3301      	adds	r3, #1
 80003d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80003d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80003da:	2b05      	cmp	r3, #5
 80003dc:	dde9      	ble.n	80003b2 <arp_request+0x12>
    }

    // Ethernet Type: ARP (0x0806)
    arp_packet[13] = (ETH_TYPE_ARP >> 8) & 0xFF;
 80003de:	003b      	movs	r3, r7
 80003e0:	2208      	movs	r2, #8
 80003e2:	735a      	strb	r2, [r3, #13]
    arp_packet[14] = ETH_TYPE_ARP & 0xFF;
 80003e4:	003b      	movs	r3, r7
 80003e6:	2206      	movs	r2, #6
 80003e8:	739a      	strb	r2, [r3, #14]

    // ARP request fields
    // Hardware type: Ethernet (0x0001)
    arp_packet[15] = 0x00;
 80003ea:	003b      	movs	r3, r7
 80003ec:	2200      	movs	r2, #0
 80003ee:	73da      	strb	r2, [r3, #15]
    arp_packet[16] = 0x01;
 80003f0:	003b      	movs	r3, r7
 80003f2:	2201      	movs	r2, #1
 80003f4:	741a      	strb	r2, [r3, #16]

    // Protocol type: IPv4 (0x0800)
    arp_packet[17] = 0x08;
 80003f6:	003b      	movs	r3, r7
 80003f8:	2208      	movs	r2, #8
 80003fa:	745a      	strb	r2, [r3, #17]
    arp_packet[18] = 0x00;
 80003fc:	003b      	movs	r3, r7
 80003fe:	2200      	movs	r2, #0
 8000400:	749a      	strb	r2, [r3, #18]

    // Hardware size (MAC address = 6 bytes)
    arp_packet[19] = 0x06;
 8000402:	003b      	movs	r3, r7
 8000404:	2206      	movs	r2, #6
 8000406:	74da      	strb	r2, [r3, #19]

    // Protocol size (IPv4 = 4 bytes)
    arp_packet[20] = 0x04;
 8000408:	003b      	movs	r3, r7
 800040a:	2204      	movs	r2, #4
 800040c:	751a      	strb	r2, [r3, #20]

    // Operation: ARP request (0x0001)
    arp_packet[21] = 0x00;
 800040e:	003b      	movs	r3, r7
 8000410:	2200      	movs	r2, #0
 8000412:	755a      	strb	r2, [r3, #21]
    arp_packet[22] = 0x01;
 8000414:	003b      	movs	r3, r7
 8000416:	2201      	movs	r2, #1
 8000418:	759a      	strb	r2, [r3, #22]

    // Sender MAC address
    for (int i = 0; i < 6; i++) {
 800041a:	2300      	movs	r3, #0
 800041c:	643b      	str	r3, [r7, #64]	@ 0x40
 800041e:	e00a      	b.n	8000436 <arp_request+0x96>
        arp_packet[23 + i] = device_mac[i];
 8000420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000422:	3317      	adds	r3, #23
 8000424:	4947      	ldr	r1, [pc, #284]	@ (8000544 <arp_request+0x1a4>)
 8000426:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000428:	188a      	adds	r2, r1, r2
 800042a:	7811      	ldrb	r1, [r2, #0]
 800042c:	003a      	movs	r2, r7
 800042e:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < 6; i++) {
 8000430:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000432:	3301      	adds	r3, #1
 8000434:	643b      	str	r3, [r7, #64]	@ 0x40
 8000436:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000438:	2b05      	cmp	r3, #5
 800043a:	ddf1      	ble.n	8000420 <arp_request+0x80>
    }

    // Sender IP address
    for (int i = 0; i < 4; i++) {
 800043c:	2300      	movs	r3, #0
 800043e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000440:	e00a      	b.n	8000458 <arp_request+0xb8>
        arp_packet[29 + i] = device_ip[i];
 8000442:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000444:	331d      	adds	r3, #29
 8000446:	4940      	ldr	r1, [pc, #256]	@ (8000548 <arp_request+0x1a8>)
 8000448:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800044a:	188a      	adds	r2, r1, r2
 800044c:	7811      	ldrb	r1, [r2, #0]
 800044e:	003a      	movs	r2, r7
 8000450:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < 4; i++) {
 8000452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000454:	3301      	adds	r3, #1
 8000456:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000458:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800045a:	2b03      	cmp	r3, #3
 800045c:	ddf1      	ble.n	8000442 <arp_request+0xa2>
    }

    // Target MAC address (0x00 for ARP request)
    for (int i = 0; i < 6; i++) {
 800045e:	2300      	movs	r3, #0
 8000460:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000462:	e007      	b.n	8000474 <arp_request+0xd4>
        arp_packet[33 + i] = 0x00;
 8000464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000466:	3321      	adds	r3, #33	@ 0x21
 8000468:	003a      	movs	r2, r7
 800046a:	2100      	movs	r1, #0
 800046c:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < 6; i++) {
 800046e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000470:	3301      	adds	r3, #1
 8000472:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000476:	2b05      	cmp	r3, #5
 8000478:	ddf4      	ble.n	8000464 <arp_request+0xc4>
    }

    // Target IP address
    for (int i = 0; i < 4; i++) {
 800047a:	2300      	movs	r3, #0
 800047c:	637b      	str	r3, [r7, #52]	@ 0x34
 800047e:	e00a      	b.n	8000496 <arp_request+0xf6>
        arp_packet[39 + i] = target_ip[i];
 8000480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000482:	3327      	adds	r3, #39	@ 0x27
 8000484:	4931      	ldr	r1, [pc, #196]	@ (800054c <arp_request+0x1ac>)
 8000486:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000488:	188a      	adds	r2, r1, r2
 800048a:	7811      	ldrb	r1, [r2, #0]
 800048c:	003a      	movs	r2, r7
 800048e:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < 4; i++) {
 8000490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000492:	3301      	adds	r3, #1
 8000494:	637b      	str	r3, [r7, #52]	@ 0x34
 8000496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000498:	2b03      	cmp	r3, #3
 800049a:	ddf1      	ble.n	8000480 <arp_request+0xe0>
    }

    // Write the ARP packet to the ENC28J60 buffer
    uint16_t frame_size = 43;  // The total length is now exactly 42 bytes (without padding)
 800049c:	2132      	movs	r1, #50	@ 0x32
 800049e:	187b      	adds	r3, r7, r1
 80004a0:	222b      	movs	r2, #43	@ 0x2b
 80004a2:	801a      	strh	r2, [r3, #0]
    uint16_t start_address = TX_BUFFER_START;
 80004a4:	2030      	movs	r0, #48	@ 0x30
 80004a6:	183b      	adds	r3, r7, r0
 80004a8:	2200      	movs	r2, #0
 80004aa:	801a      	strh	r2, [r3, #0]
    if ((start_address + frame_size - 1) > 0x1FFF) {
 80004ac:	183b      	adds	r3, r7, r0
 80004ae:	881a      	ldrh	r2, [r3, #0]
 80004b0:	187b      	adds	r3, r7, r1
 80004b2:	881b      	ldrh	r3, [r3, #0]
 80004b4:	18d2      	adds	r2, r2, r3
 80004b6:	2380      	movs	r3, #128	@ 0x80
 80004b8:	019b      	lsls	r3, r3, #6
 80004ba:	429a      	cmp	r2, r3
 80004bc:	dd04      	ble.n	80004c8 <arp_request+0x128>
        printf("\nInvalid Buffer Size. Buffer exceeds valid address range.\n");
 80004be:	4b24      	ldr	r3, [pc, #144]	@ (8000550 <arp_request+0x1b0>)
 80004c0:	0018      	movs	r0, r3
 80004c2:	f002 fb41 	bl	8002b48 <puts>
 80004c6:	e037      	b.n	8000538 <arp_request+0x198>
        return;
    }

    uint16_t end_address = start_address + frame_size - 1;
 80004c8:	2130      	movs	r1, #48	@ 0x30
 80004ca:	187a      	adds	r2, r7, r1
 80004cc:	2032      	movs	r0, #50	@ 0x32
 80004ce:	183b      	adds	r3, r7, r0
 80004d0:	8812      	ldrh	r2, [r2, #0]
 80004d2:	881b      	ldrh	r3, [r3, #0]
 80004d4:	18d3      	adds	r3, r2, r3
 80004d6:	b29a      	uxth	r2, r3
 80004d8:	252e      	movs	r5, #46	@ 0x2e
 80004da:	197b      	adds	r3, r7, r5
 80004dc:	3a01      	subs	r2, #1
 80004de:	801a      	strh	r2, [r3, #0]
    spi_buffer_write(frame_size, start_address, arp_packet);
 80004e0:	183b      	adds	r3, r7, r0
 80004e2:	8818      	ldrh	r0, [r3, #0]
 80004e4:	003a      	movs	r2, r7
 80004e6:	000c      	movs	r4, r1
 80004e8:	187b      	adds	r3, r7, r1
 80004ea:	881b      	ldrh	r3, [r3, #0]
 80004ec:	0019      	movs	r1, r3
 80004ee:	f001 fabb 	bl	8001a68 <spi_buffer_write>

    // Set transmit pointers
    enc28j60_set_transmit_pointers(start_address, end_address);
 80004f2:	197b      	adds	r3, r7, r5
 80004f4:	881a      	ldrh	r2, [r3, #0]
 80004f6:	193b      	adds	r3, r7, r4
 80004f8:	881b      	ldrh	r3, [r3, #0]
 80004fa:	0011      	movs	r1, r2
 80004fc:	0018      	movs	r0, r3
 80004fe:	f7ff fed9 	bl	80002b4 <enc28j60_set_transmit_pointers>

    // Start transmission
    enc28j60_start_transmission();
 8000502:	f7ff febc 	bl	800027e <enc28j60_start_transmission>

    // Wait for transmission to complete
    if (wait_for_transmission_complete(500)) {  // Wait up to 500 ms
 8000506:	23fa      	movs	r3, #250	@ 0xfa
 8000508:	005b      	lsls	r3, r3, #1
 800050a:	0018      	movs	r0, r3
 800050c:	f7ff ff03 	bl	8000316 <wait_for_transmission_complete>
 8000510:	1e03      	subs	r3, r0, #0
 8000512:	d00d      	beq.n	8000530 <arp_request+0x190>
        // Check if transmission was successful
        if (enc28j60_transmission_successful()) {
 8000514:	f7ff ff2e 	bl	8000374 <enc28j60_transmission_successful>
 8000518:	1e03      	subs	r3, r0, #0
 800051a:	d004      	beq.n	8000526 <arp_request+0x186>
            printf("ARP request sent successfully.\n\r");
 800051c:	4b0d      	ldr	r3, [pc, #52]	@ (8000554 <arp_request+0x1b4>)
 800051e:	0018      	movs	r0, r3
 8000520:	f002 faa2 	bl	8002a68 <iprintf>
 8000524:	e008      	b.n	8000538 <arp_request+0x198>
        } else {
            printf("ARP transmission failed. Check error flags.\n\r");
 8000526:	4b0c      	ldr	r3, [pc, #48]	@ (8000558 <arp_request+0x1b8>)
 8000528:	0018      	movs	r0, r3
 800052a:	f002 fa9d 	bl	8002a68 <iprintf>
 800052e:	e003      	b.n	8000538 <arp_request+0x198>
        }
    } else {
        printf("Transmission timeout. ENC28J60 may not be functioning correctly.\n\r");
 8000530:	4b0a      	ldr	r3, [pc, #40]	@ (800055c <arp_request+0x1bc>)
 8000532:	0018      	movs	r0, r3
 8000534:	f002 fa98 	bl	8002a68 <iprintf>
    }
}
 8000538:	46bd      	mov	sp, r7
 800053a:	b012      	add	sp, #72	@ 0x48
 800053c:	bdb0      	pop	{r4, r5, r7, pc}
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	20000008 	.word	0x20000008
 8000544:	20000000 	.word	0x20000000
 8000548:	20000010 	.word	0x20000010
 800054c:	20000014 	.word	0x20000014
 8000550:	08003cb0 	.word	0x08003cb0
 8000554:	08003cec 	.word	0x08003cec
 8000558:	08003d10 	.word	0x08003d10
 800055c:	08003d40 	.word	0x08003d40

08000560 <cbfifo_init>:


/*
 * Initialize the FIFO structure.
 */
void cbfifo_init(cbfifo_t *fifo) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
    if (fifo != NULL) {
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	2b00      	cmp	r3, #0
 800056c:	d00b      	beq.n	8000586 <cbfifo_init+0x26>
        fifo->write = 0;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	2280      	movs	r2, #128	@ 0x80
 8000572:	2100      	movs	r1, #0
 8000574:	5099      	str	r1, [r3, r2]
        fifo->read = 0;
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	2284      	movs	r2, #132	@ 0x84
 800057a:	2100      	movs	r1, #0
 800057c:	5099      	str	r1, [r3, r2]
        fifo->length = 0;
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	2288      	movs	r2, #136	@ 0x88
 8000582:	2100      	movs	r1, #0
 8000584:	5099      	str	r1, [r3, r2]
    }
}
 8000586:	46c0      	nop			@ (mov r8, r8)
 8000588:	46bd      	mov	sp, r7
 800058a:	b002      	add	sp, #8
 800058c:	bd80      	pop	{r7, pc}

0800058e <cbfifo_enqueue>:
 *
 * Returns:
 *   The number of bytes actually enqueued, which could be 0.
 *   In case of an error, returns (size_t) -1.
 */
size_t cbfifo_enqueue(cbfifo_t *fifo, void *buf, size_t nbyte) {
 800058e:	b580      	push	{r7, lr}
 8000590:	b088      	sub	sp, #32
 8000592:	af00      	add	r7, sp, #0
 8000594:	60f8      	str	r0, [r7, #12]
 8000596:	60b9      	str	r1, [r7, #8]
 8000598:	607a      	str	r2, [r7, #4]
    if (fifo == NULL || buf == NULL) {
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d002      	beq.n	80005a6 <cbfifo_enqueue+0x18>
 80005a0:	68bb      	ldr	r3, [r7, #8]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d102      	bne.n	80005ac <cbfifo_enqueue+0x1e>
        return FIFO_ERROR;
 80005a6:	2301      	movs	r3, #1
 80005a8:	425b      	negs	r3, r3
 80005aa:	e03b      	b.n	8000624 <cbfifo_enqueue+0x96>
    }
    if (nbyte == 0) {
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d101      	bne.n	80005b6 <cbfifo_enqueue+0x28>
        return 0;
 80005b2:	2300      	movs	r3, #0
 80005b4:	e036      	b.n	8000624 <cbfifo_enqueue+0x96>
    }
    size_t blank = (MAX_FIFO_SIZE - (fifo->length));
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	2288      	movs	r2, #136	@ 0x88
 80005ba:	589b      	ldr	r3, [r3, r2]
 80005bc:	2280      	movs	r2, #128	@ 0x80
 80005be:	1ad3      	subs	r3, r2, r3
 80005c0:	61bb      	str	r3, [r7, #24]
    if (blank == 0) {
 80005c2:	69bb      	ldr	r3, [r7, #24]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d101      	bne.n	80005cc <cbfifo_enqueue+0x3e>
        return 0;
 80005c8:	2300      	movs	r3, #0
 80005ca:	e02b      	b.n	8000624 <cbfifo_enqueue+0x96>
    }
    size_t endq = (nbyte <= blank) ? nbyte : blank;
 80005cc:	69ba      	ldr	r2, [r7, #24]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	4293      	cmp	r3, r2
 80005d2:	d900      	bls.n	80005d6 <cbfifo_enqueue+0x48>
 80005d4:	0013      	movs	r3, r2
 80005d6:	617b      	str	r3, [r7, #20]
    uint8_t *temp = (uint8_t*)buf;
 80005d8:	68bb      	ldr	r3, [r7, #8]
 80005da:	613b      	str	r3, [r7, #16]

    for (size_t i = 0; i < endq; i++) {
 80005dc:	2300      	movs	r3, #0
 80005de:	61fb      	str	r3, [r7, #28]
 80005e0:	e01b      	b.n	800061a <cbfifo_enqueue+0x8c>
        fifo->buffer[fifo->write] = temp[i];
 80005e2:	693a      	ldr	r2, [r7, #16]
 80005e4:	69fb      	ldr	r3, [r7, #28]
 80005e6:	18d2      	adds	r2, r2, r3
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	2180      	movs	r1, #128	@ 0x80
 80005ec:	585b      	ldr	r3, [r3, r1]
 80005ee:	7811      	ldrb	r1, [r2, #0]
 80005f0:	68fa      	ldr	r2, [r7, #12]
 80005f2:	54d1      	strb	r1, [r2, r3]
        fifo->length++;
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	2288      	movs	r2, #136	@ 0x88
 80005f8:	589b      	ldr	r3, [r3, r2]
 80005fa:	1c5a      	adds	r2, r3, #1
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	2188      	movs	r1, #136	@ 0x88
 8000600:	505a      	str	r2, [r3, r1]
        fifo->write = ((fifo->write + 1) & (MAX_FIFO_SIZE-1)); // Increment write pointer with wrap-around
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	2280      	movs	r2, #128	@ 0x80
 8000606:	589b      	ldr	r3, [r3, r2]
 8000608:	3301      	adds	r3, #1
 800060a:	227f      	movs	r2, #127	@ 0x7f
 800060c:	401a      	ands	r2, r3
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	2180      	movs	r1, #128	@ 0x80
 8000612:	505a      	str	r2, [r3, r1]
    for (size_t i = 0; i < endq; i++) {
 8000614:	69fb      	ldr	r3, [r7, #28]
 8000616:	3301      	adds	r3, #1
 8000618:	61fb      	str	r3, [r7, #28]
 800061a:	69fa      	ldr	r2, [r7, #28]
 800061c:	697b      	ldr	r3, [r7, #20]
 800061e:	429a      	cmp	r2, r3
 8000620:	d3df      	bcc.n	80005e2 <cbfifo_enqueue+0x54>
    }
    return endq;
 8000622:	697b      	ldr	r3, [r7, #20]
}
 8000624:	0018      	movs	r0, r3
 8000626:	46bd      	mov	sp, r7
 8000628:	b008      	add	sp, #32
 800062a:	bd80      	pop	{r7, pc}

0800062c <cbfifo_dequeue>:
 *   nbyte   Bytes of data requested
 *
 * Returns:
 *   The number of bytes actually removed.
 */
size_t cbfifo_dequeue(cbfifo_t *fifo, void *buf, size_t nbyte) {
 800062c:	b580      	push	{r7, lr}
 800062e:	b088      	sub	sp, #32
 8000630:	af00      	add	r7, sp, #0
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	60b9      	str	r1, [r7, #8]
 8000636:	607a      	str	r2, [r7, #4]
    if (fifo == NULL || buf == NULL || nbyte == 0 || fifo->length == 0) {
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d00a      	beq.n	8000654 <cbfifo_dequeue+0x28>
 800063e:	68bb      	ldr	r3, [r7, #8]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d007      	beq.n	8000654 <cbfifo_dequeue+0x28>
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d004      	beq.n	8000654 <cbfifo_dequeue+0x28>
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	2288      	movs	r2, #136	@ 0x88
 800064e:	589b      	ldr	r3, [r3, r2]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d101      	bne.n	8000658 <cbfifo_dequeue+0x2c>
        return 0;
 8000654:	2300      	movs	r3, #0
 8000656:	e02d      	b.n	80006b4 <cbfifo_dequeue+0x88>
    }
    size_t endq = (nbyte <= fifo->length) ? nbyte : fifo->length;
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	2288      	movs	r2, #136	@ 0x88
 800065c:	589a      	ldr	r2, [r3, r2]
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	4293      	cmp	r3, r2
 8000662:	d900      	bls.n	8000666 <cbfifo_dequeue+0x3a>
 8000664:	0013      	movs	r3, r2
 8000666:	61bb      	str	r3, [r7, #24]
    uint8_t *temp = (uint8_t*)buf;
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	617b      	str	r3, [r7, #20]

    for (size_t i = 0; i < endq; i++) {
 800066c:	2300      	movs	r3, #0
 800066e:	61fb      	str	r3, [r7, #28]
 8000670:	e01b      	b.n	80006aa <cbfifo_dequeue+0x7e>
        temp[i] = fifo->buffer[fifo->read];
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	2284      	movs	r2, #132	@ 0x84
 8000676:	589a      	ldr	r2, [r3, r2]
 8000678:	6979      	ldr	r1, [r7, #20]
 800067a:	69fb      	ldr	r3, [r7, #28]
 800067c:	18cb      	adds	r3, r1, r3
 800067e:	68f9      	ldr	r1, [r7, #12]
 8000680:	5c8a      	ldrb	r2, [r1, r2]
 8000682:	701a      	strb	r2, [r3, #0]
        fifo->length--;
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	2288      	movs	r2, #136	@ 0x88
 8000688:	589b      	ldr	r3, [r3, r2]
 800068a:	1e5a      	subs	r2, r3, #1
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	2188      	movs	r1, #136	@ 0x88
 8000690:	505a      	str	r2, [r3, r1]
        fifo->read = ((fifo->read + 1) & (MAX_FIFO_SIZE-1)); // Increment read pointer with wrap-around
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	2284      	movs	r2, #132	@ 0x84
 8000696:	589b      	ldr	r3, [r3, r2]
 8000698:	3301      	adds	r3, #1
 800069a:	227f      	movs	r2, #127	@ 0x7f
 800069c:	401a      	ands	r2, r3
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	2184      	movs	r1, #132	@ 0x84
 80006a2:	505a      	str	r2, [r3, r1]
    for (size_t i = 0; i < endq; i++) {
 80006a4:	69fb      	ldr	r3, [r7, #28]
 80006a6:	3301      	adds	r3, #1
 80006a8:	61fb      	str	r3, [r7, #28]
 80006aa:	69fa      	ldr	r2, [r7, #28]
 80006ac:	69bb      	ldr	r3, [r7, #24]
 80006ae:	429a      	cmp	r2, r3
 80006b0:	d3df      	bcc.n	8000672 <cbfifo_dequeue+0x46>
    }
    return endq;
 80006b2:	69bb      	ldr	r3, [r7, #24]
}
 80006b4:	0018      	movs	r0, r3
 80006b6:	46bd      	mov	sp, r7
 80006b8:	b008      	add	sp, #32
 80006ba:	bd80      	pop	{r7, pc}

080006bc <cbfifo_length>:
 *   fifo    Pointer to the FIFO structure
 *
 * Returns:
 *   Number of bytes currently available to be dequeued from the FIFO.
 */
size_t cbfifo_length(cbfifo_t *fifo) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
    return (fifo != NULL) ? fifo->length : 0; // Return length or 0 if fifo is NULL
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d003      	beq.n	80006d2 <cbfifo_length+0x16>
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2288      	movs	r2, #136	@ 0x88
 80006ce:	589b      	ldr	r3, [r3, r2]
 80006d0:	e000      	b.n	80006d4 <cbfifo_length+0x18>
 80006d2:	2300      	movs	r3, #0
}
 80006d4:	0018      	movs	r0, r3
 80006d6:	46bd      	mov	sp, r7
 80006d8:	b002      	add	sp, #8
 80006da:	bd80      	pop	{r7, pc}

080006dc <ULED_ON>:
 * 	 None.
 *
 * Returns:
 *   None.
 */
void ULED_ON() {
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
	GPIOA->BSRR |= ULED_ON_MASK;
 80006e0:	2390      	movs	r3, #144	@ 0x90
 80006e2:	05db      	lsls	r3, r3, #23
 80006e4:	699a      	ldr	r2, [r3, #24]
 80006e6:	2390      	movs	r3, #144	@ 0x90
 80006e8:	05db      	lsls	r3, r3, #23
 80006ea:	2120      	movs	r1, #32
 80006ec:	430a      	orrs	r2, r1
 80006ee:	619a      	str	r2, [r3, #24]
}
 80006f0:	46c0      	nop			@ (mov r8, r8)
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}

080006f6 <ULED_OFF>:
 * 	 None.
 *
 * Returns:
 *   None.
 */
void ULED_OFF() {
 80006f6:	b580      	push	{r7, lr}
 80006f8:	af00      	add	r7, sp, #0
	GPIOA->BSRR |= ULED_OFF_MASK;
 80006fa:	2390      	movs	r3, #144	@ 0x90
 80006fc:	05db      	lsls	r3, r3, #23
 80006fe:	699a      	ldr	r2, [r3, #24]
 8000700:	2390      	movs	r3, #144	@ 0x90
 8000702:	05db      	lsls	r3, r3, #23
 8000704:	2180      	movs	r1, #128	@ 0x80
 8000706:	0389      	lsls	r1, r1, #14
 8000708:	430a      	orrs	r2, r1
 800070a:	619a      	str	r2, [r3, #24]
}
 800070c:	46c0      	nop			@ (mov r8, r8)
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
	...

08000714 <cmd_led>:
 *   argv    Argument Vector
 *
 * Returns:
 *   None.
 */
void cmd_led(int argc, char *argv[]) {
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	6039      	str	r1, [r7, #0]
	if (argc != 2) {
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b02      	cmp	r3, #2
 8000722:	d004      	beq.n	800072e <cmd_led+0x1a>
		printf("\nInvalid command: LED requires 'ON' or 'OFF'\n");
 8000724:	4b16      	ldr	r3, [pc, #88]	@ (8000780 <cmd_led+0x6c>)
 8000726:	0018      	movs	r0, r3
 8000728:	f002 fa0e 	bl	8002b48 <puts>
		return;
 800072c:	e025      	b.n	800077a <cmd_led+0x66>
	}
	if (strcasecmp(argv[1], "ON") == 0) {
 800072e:	683b      	ldr	r3, [r7, #0]
 8000730:	3304      	adds	r3, #4
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a13      	ldr	r2, [pc, #76]	@ (8000784 <cmd_led+0x70>)
 8000736:	0011      	movs	r1, r2
 8000738:	0018      	movs	r0, r3
 800073a:	f002 fbb9 	bl	8002eb0 <strcasecmp>
 800073e:	1e03      	subs	r3, r0, #0
 8000740:	d106      	bne.n	8000750 <cmd_led+0x3c>
		ULED_ON();
 8000742:	f7ff ffcb 	bl	80006dc <ULED_ON>
		printf("\nLED turned ON\n");
 8000746:	4b10      	ldr	r3, [pc, #64]	@ (8000788 <cmd_led+0x74>)
 8000748:	0018      	movs	r0, r3
 800074a:	f002 f9fd 	bl	8002b48 <puts>
 800074e:	e014      	b.n	800077a <cmd_led+0x66>
	} else if (strcasecmp(argv[1], "OFF") == 0) {
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	3304      	adds	r3, #4
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4a0d      	ldr	r2, [pc, #52]	@ (800078c <cmd_led+0x78>)
 8000758:	0011      	movs	r1, r2
 800075a:	0018      	movs	r0, r3
 800075c:	f002 fba8 	bl	8002eb0 <strcasecmp>
 8000760:	1e03      	subs	r3, r0, #0
 8000762:	d106      	bne.n	8000772 <cmd_led+0x5e>
		ULED_OFF();
 8000764:	f7ff ffc7 	bl	80006f6 <ULED_OFF>
		printf("\nLED turned OFF\n");
 8000768:	4b09      	ldr	r3, [pc, #36]	@ (8000790 <cmd_led+0x7c>)
 800076a:	0018      	movs	r0, r3
 800076c:	f002 f9ec 	bl	8002b48 <puts>
 8000770:	e003      	b.n	800077a <cmd_led+0x66>
	} else {
		printf("\nInvalid command: LED requires 'ON' or 'OFF'\n");
 8000772:	4b03      	ldr	r3, [pc, #12]	@ (8000780 <cmd_led+0x6c>)
 8000774:	0018      	movs	r0, r3
 8000776:	f002 f9e7 	bl	8002b48 <puts>
	}
}
 800077a:	46bd      	mov	sp, r7
 800077c:	b002      	add	sp, #8
 800077e:	bd80      	pop	{r7, pc}
 8000780:	08003e08 	.word	0x08003e08
 8000784:	08003e38 	.word	0x08003e38
 8000788:	08003e3c 	.word	0x08003e3c
 800078c:	08003e4c 	.word	0x08003e4c
 8000790:	08003e50 	.word	0x08003e50

08000794 <cmd_echo>:
 *   argv    Argument Vector
 *
 * Returns:
 *   None.
 */
void cmd_echo(int argc, char *argv[]) {
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
 800079c:	6039      	str	r1, [r7, #0]
	printf("\n");
 800079e:	200a      	movs	r0, #10
 80007a0:	f002 f972 	bl	8002a88 <putchar>
	for (int i = 1; i < argc; i++) {
 80007a4:	2301      	movs	r3, #1
 80007a6:	60fb      	str	r3, [r7, #12]
 80007a8:	e00c      	b.n	80007c4 <cmd_echo+0x30>
		printf("%s ", argv[i]);
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	009b      	lsls	r3, r3, #2
 80007ae:	683a      	ldr	r2, [r7, #0]
 80007b0:	18d3      	adds	r3, r2, r3
 80007b2:	681a      	ldr	r2, [r3, #0]
 80007b4:	4b09      	ldr	r3, [pc, #36]	@ (80007dc <cmd_echo+0x48>)
 80007b6:	0011      	movs	r1, r2
 80007b8:	0018      	movs	r0, r3
 80007ba:	f002 f955 	bl	8002a68 <iprintf>
	for (int i = 1; i < argc; i++) {
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	3301      	adds	r3, #1
 80007c2:	60fb      	str	r3, [r7, #12]
 80007c4:	68fa      	ldr	r2, [r7, #12]
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	429a      	cmp	r2, r3
 80007ca:	dbee      	blt.n	80007aa <cmd_echo+0x16>
	}
	printf("\n");
 80007cc:	200a      	movs	r0, #10
 80007ce:	f002 f95b 	bl	8002a88 <putchar>
}
 80007d2:	46c0      	nop			@ (mov r8, r8)
 80007d4:	46bd      	mov	sp, r7
 80007d6:	b004      	add	sp, #16
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	46c0      	nop			@ (mov r8, r8)
 80007dc:	08003e60 	.word	0x08003e60

080007e0 <cmd_hexdump>:
 *   argv    Argument Vector
 *
 * Returns:
 *   None.
 */
void cmd_hexdump(int argc, char *argv[]) {
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b088      	sub	sp, #32
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	6039      	str	r1, [r7, #0]
	if (argc != 3) {
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	2b03      	cmp	r3, #3
 80007ee:	d004      	beq.n	80007fa <cmd_hexdump+0x1a>
		printf(
 80007f0:	4b5b      	ldr	r3, [pc, #364]	@ (8000960 <cmd_hexdump+0x180>)
 80007f2:	0018      	movs	r0, r3
 80007f4:	f002 f9a8 	bl	8002b48 <puts>
				"\nInvalid command: HEXDUMP requires start and stop addresses\n");
		return;
 80007f8:	e0ae      	b.n	8000958 <cmd_hexdump+0x178>
	}

	char *start_address_str = argv[1];
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	685b      	ldr	r3, [r3, #4]
 80007fe:	613b      	str	r3, [r7, #16]
	if (strlen(start_address_str) < 1 || strlen(start_address_str) > 8) {
 8000800:	693b      	ldr	r3, [r7, #16]
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d006      	beq.n	8000816 <cmd_hexdump+0x36>
 8000808:	693b      	ldr	r3, [r7, #16]
 800080a:	0018      	movs	r0, r3
 800080c:	f7ff fc7c 	bl	8000108 <strlen>
 8000810:	0003      	movs	r3, r0
 8000812:	2b08      	cmp	r3, #8
 8000814:	d904      	bls.n	8000820 <cmd_hexdump+0x40>
		printf("\nInvalid address\n");
 8000816:	4b53      	ldr	r3, [pc, #332]	@ (8000964 <cmd_hexdump+0x184>)
 8000818:	0018      	movs	r0, r3
 800081a:	f002 f995 	bl	8002b48 <puts>
		return;
 800081e:	e09b      	b.n	8000958 <cmd_hexdump+0x178>
	}

	for (int i = 0; i < strlen(start_address_str); i++) {
 8000820:	2300      	movs	r3, #0
 8000822:	61fb      	str	r3, [r7, #28]
 8000824:	e01f      	b.n	8000866 <cmd_hexdump+0x86>
		if (!((start_address_str[i] >= '0' && start_address_str[i] <= '9')
 8000826:	69fb      	ldr	r3, [r7, #28]
 8000828:	693a      	ldr	r2, [r7, #16]
 800082a:	18d3      	adds	r3, r2, r3
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	2b2f      	cmp	r3, #47	@ 0x2f
 8000830:	d905      	bls.n	800083e <cmd_hexdump+0x5e>
 8000832:	69fb      	ldr	r3, [r7, #28]
 8000834:	693a      	ldr	r2, [r7, #16]
 8000836:	18d3      	adds	r3, r2, r3
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	2b39      	cmp	r3, #57	@ 0x39
 800083c:	d910      	bls.n	8000860 <cmd_hexdump+0x80>
				|| (start_address_str[i] >= 'A' && start_address_str[i] <= 'F'))) {
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	693a      	ldr	r2, [r7, #16]
 8000842:	18d3      	adds	r3, r2, r3
 8000844:	781b      	ldrb	r3, [r3, #0]
		if (!((start_address_str[i] >= '0' && start_address_str[i] <= '9')
 8000846:	2b40      	cmp	r3, #64	@ 0x40
 8000848:	d905      	bls.n	8000856 <cmd_hexdump+0x76>
				|| (start_address_str[i] >= 'A' && start_address_str[i] <= 'F'))) {
 800084a:	69fb      	ldr	r3, [r7, #28]
 800084c:	693a      	ldr	r2, [r7, #16]
 800084e:	18d3      	adds	r3, r2, r3
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	2b46      	cmp	r3, #70	@ 0x46
 8000854:	d904      	bls.n	8000860 <cmd_hexdump+0x80>
			printf("\nInvalid address\n");
 8000856:	4b43      	ldr	r3, [pc, #268]	@ (8000964 <cmd_hexdump+0x184>)
 8000858:	0018      	movs	r0, r3
 800085a:	f002 f975 	bl	8002b48 <puts>
			return;
 800085e:	e07b      	b.n	8000958 <cmd_hexdump+0x178>
	for (int i = 0; i < strlen(start_address_str); i++) {
 8000860:	69fb      	ldr	r3, [r7, #28]
 8000862:	3301      	adds	r3, #1
 8000864:	61fb      	str	r3, [r7, #28]
 8000866:	693b      	ldr	r3, [r7, #16]
 8000868:	0018      	movs	r0, r3
 800086a:	f7ff fc4d 	bl	8000108 <strlen>
 800086e:	0002      	movs	r2, r0
 8000870:	69fb      	ldr	r3, [r7, #28]
 8000872:	429a      	cmp	r2, r3
 8000874:	d8d7      	bhi.n	8000826 <cmd_hexdump+0x46>
		}
	}
	unsigned int start = (unsigned int) strtol(argv[1], NULL, 16);
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	3304      	adds	r3, #4
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2210      	movs	r2, #16
 800087e:	2100      	movs	r1, #0
 8000880:	0018      	movs	r0, r3
 8000882:	f002 f817 	bl	80028b4 <strtol>
 8000886:	0003      	movs	r3, r0
 8000888:	60fb      	str	r3, [r7, #12]
	unsigned int length;

	switch (strncmp(argv[2], "0X", 2) == 0) {
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	3308      	adds	r3, #8
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4935      	ldr	r1, [pc, #212]	@ (8000968 <cmd_hexdump+0x188>)
 8000892:	2202      	movs	r2, #2
 8000894:	0018      	movs	r0, r3
 8000896:	f002 fb25 	bl	8002ee4 <strncmp>
 800089a:	0003      	movs	r3, r0
 800089c:	425a      	negs	r2, r3
 800089e:	4153      	adcs	r3, r2
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d00c      	beq.n	80008c0 <cmd_hexdump+0xe0>
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d115      	bne.n	80008d6 <cmd_hexdump+0xf6>
	case 1:
		length = (unsigned int) strtol(argv[2], NULL, 16);
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	3308      	adds	r3, #8
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	2210      	movs	r2, #16
 80008b2:	2100      	movs	r1, #0
 80008b4:	0018      	movs	r0, r3
 80008b6:	f001 fffd 	bl	80028b4 <strtol>
 80008ba:	0003      	movs	r3, r0
 80008bc:	61bb      	str	r3, [r7, #24]
		break;
 80008be:	e00a      	b.n	80008d6 <cmd_hexdump+0xf6>
	case 0:
		length = (unsigned int) strtol(argv[2], NULL, 10);
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	3308      	adds	r3, #8
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	220a      	movs	r2, #10
 80008c8:	2100      	movs	r1, #0
 80008ca:	0018      	movs	r0, r3
 80008cc:	f001 fff2 	bl	80028b4 <strtol>
 80008d0:	0003      	movs	r3, r0
 80008d2:	61bb      	str	r3, [r7, #24]
		break;
 80008d4:	46c0      	nop			@ (mov r8, r8)
	}

	if (length == 0 || length >= 640) {
 80008d6:	69bb      	ldr	r3, [r7, #24]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d004      	beq.n	80008e6 <cmd_hexdump+0x106>
 80008dc:	69ba      	ldr	r2, [r7, #24]
 80008de:	23a0      	movs	r3, #160	@ 0xa0
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	429a      	cmp	r2, r3
 80008e4:	d304      	bcc.n	80008f0 <cmd_hexdump+0x110>
		printf("\nInvalid length\n");
 80008e6:	4b21      	ldr	r3, [pc, #132]	@ (800096c <cmd_hexdump+0x18c>)
 80008e8:	0018      	movs	r0, r3
 80008ea:	f002 f92d 	bl	8002b48 <puts>
		return;
 80008ee:	e033      	b.n	8000958 <cmd_hexdump+0x178>
	}

	printf("\nHexdump from %08X to %08X\n", start, start + length - 1);
 80008f0:	68fa      	ldr	r2, [r7, #12]
 80008f2:	69bb      	ldr	r3, [r7, #24]
 80008f4:	18d3      	adds	r3, r2, r3
 80008f6:	1e5a      	subs	r2, r3, #1
 80008f8:	68f9      	ldr	r1, [r7, #12]
 80008fa:	4b1d      	ldr	r3, [pc, #116]	@ (8000970 <cmd_hexdump+0x190>)
 80008fc:	0018      	movs	r0, r3
 80008fe:	f002 f8b3 	bl	8002a68 <iprintf>

	char *buff = (char*) start;
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < length; i++) {
 8000906:	2300      	movs	r3, #0
 8000908:	617b      	str	r3, [r7, #20]
 800090a:	e01e      	b.n	800094a <cmd_hexdump+0x16a>
		if ((i % 8) == 0) {
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	2207      	movs	r2, #7
 8000910:	4013      	ands	r3, r2
 8000912:	d10d      	bne.n	8000930 <cmd_hexdump+0x150>
			if (i != 0) {
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d002      	beq.n	8000920 <cmd_hexdump+0x140>
				printf("\n");
 800091a:	200a      	movs	r0, #10
 800091c:	f002 f8b4 	bl	8002a88 <putchar>
			}
			printf("%08X ", start + i);  // Address with underscores
 8000920:	697a      	ldr	r2, [r7, #20]
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	18d2      	adds	r2, r2, r3
 8000926:	4b13      	ldr	r3, [pc, #76]	@ (8000974 <cmd_hexdump+0x194>)
 8000928:	0011      	movs	r1, r2
 800092a:	0018      	movs	r0, r3
 800092c:	f002 f89c 	bl	8002a68 <iprintf>
		}
		printf("%02X ", (unsigned char) buff[i]);
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	68ba      	ldr	r2, [r7, #8]
 8000934:	18d3      	adds	r3, r2, r3
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	001a      	movs	r2, r3
 800093a:	4b0f      	ldr	r3, [pc, #60]	@ (8000978 <cmd_hexdump+0x198>)
 800093c:	0011      	movs	r1, r2
 800093e:	0018      	movs	r0, r3
 8000940:	f002 f892 	bl	8002a68 <iprintf>
	for (int i = 0; i < length; i++) {
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	3301      	adds	r3, #1
 8000948:	617b      	str	r3, [r7, #20]
 800094a:	697b      	ldr	r3, [r7, #20]
 800094c:	69ba      	ldr	r2, [r7, #24]
 800094e:	429a      	cmp	r2, r3
 8000950:	d8dc      	bhi.n	800090c <cmd_hexdump+0x12c>
	}

	printf("\n");
 8000952:	200a      	movs	r0, #10
 8000954:	f002 f898 	bl	8002a88 <putchar>
}
 8000958:	46bd      	mov	sp, r7
 800095a:	b008      	add	sp, #32
 800095c:	bd80      	pop	{r7, pc}
 800095e:	46c0      	nop			@ (mov r8, r8)
 8000960:	08003e64 	.word	0x08003e64
 8000964:	08003ea0 	.word	0x08003ea0
 8000968:	08003eb4 	.word	0x08003eb4
 800096c:	08003eb8 	.word	0x08003eb8
 8000970:	08003ec8 	.word	0x08003ec8
 8000974:	08003ee4 	.word	0x08003ee4
 8000978:	08003eec 	.word	0x08003eec

0800097c <cmd_spi_write>:

void cmd_spi_write(int argc, char *argv[]) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
 8000984:	6039      	str	r1, [r7, #0]
	if (argc < 3) {
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	2b02      	cmp	r3, #2
 800098a:	dc04      	bgt.n	8000996 <cmd_spi_write+0x1a>
		printf("\nInvalid command: WRITE requires number of bytes and data\n");
 800098c:	4b33      	ldr	r3, [pc, #204]	@ (8000a5c <cmd_spi_write+0xe0>)
 800098e:	0018      	movs	r0, r3
 8000990:	f002 f8da 	bl	8002b48 <puts>
		return;
 8000994:	e05e      	b.n	8000a54 <cmd_spi_write+0xd8>
	}

	int num_bytes = atoi(argv[1]);
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	3304      	adds	r3, #4
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	0018      	movs	r0, r3
 800099e:	f001 fe3d 	bl	800261c <atoi>
 80009a2:	0003      	movs	r3, r0
 80009a4:	613b      	str	r3, [r7, #16]
	if (num_bytes <= 0 || argc != (num_bytes + 2)) {
 80009a6:	693b      	ldr	r3, [r7, #16]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	dd04      	ble.n	80009b6 <cmd_spi_write+0x3a>
 80009ac:	693b      	ldr	r3, [r7, #16]
 80009ae:	3302      	adds	r3, #2
 80009b0:	687a      	ldr	r2, [r7, #4]
 80009b2:	429a      	cmp	r2, r3
 80009b4:	d004      	beq.n	80009c0 <cmd_spi_write+0x44>
		printf("\nInvalid command: Incorrect number of data arguments\n");
 80009b6:	4b2a      	ldr	r3, [pc, #168]	@ (8000a60 <cmd_spi_write+0xe4>)
 80009b8:	0018      	movs	r0, r3
 80009ba:	f002 f8c5 	bl	8002b48 <puts>
		return;
 80009be:	e049      	b.n	8000a54 <cmd_spi_write+0xd8>
	}

	// Pull CS Low
	GPIOB->ODR &= ~SPI2_CS_PIN;
 80009c0:	4b28      	ldr	r3, [pc, #160]	@ (8000a64 <cmd_spi_write+0xe8>)
 80009c2:	695a      	ldr	r2, [r3, #20]
 80009c4:	4b27      	ldr	r3, [pc, #156]	@ (8000a64 <cmd_spi_write+0xe8>)
 80009c6:	4928      	ldr	r1, [pc, #160]	@ (8000a68 <cmd_spi_write+0xec>)
 80009c8:	400a      	ands	r2, r1
 80009ca:	615a      	str	r2, [r3, #20]

	// Write each byte
	for (int i = 0; i < num_bytes; i++) {
 80009cc:	2300      	movs	r3, #0
 80009ce:	617b      	str	r3, [r7, #20]
 80009d0:	e02f      	b.n	8000a32 <cmd_spi_write+0xb6>
		char *endptr;
		uint8_t data = (uint8_t) strtol(argv[i + 2], &endptr, 16);
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	3302      	adds	r3, #2
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	683a      	ldr	r2, [r7, #0]
 80009da:	18d3      	adds	r3, r2, r3
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	2208      	movs	r2, #8
 80009e0:	18b9      	adds	r1, r7, r2
 80009e2:	2210      	movs	r2, #16
 80009e4:	0018      	movs	r0, r3
 80009e6:	f001 ff65 	bl	80028b4 <strtol>
 80009ea:	0002      	movs	r2, r0
 80009ec:	230f      	movs	r3, #15
 80009ee:	18fb      	adds	r3, r7, r3
 80009f0:	701a      	strb	r2, [r3, #0]
		if (*endptr != '\0') {
 80009f2:	68bb      	ldr	r3, [r7, #8]
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d012      	beq.n	8000a20 <cmd_spi_write+0xa4>
			printf("\nInvalid data: %s\n", argv[i + 2]);
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	3302      	adds	r3, #2
 80009fe:	009b      	lsls	r3, r3, #2
 8000a00:	683a      	ldr	r2, [r7, #0]
 8000a02:	18d3      	adds	r3, r2, r3
 8000a04:	681a      	ldr	r2, [r3, #0]
 8000a06:	4b19      	ldr	r3, [pc, #100]	@ (8000a6c <cmd_spi_write+0xf0>)
 8000a08:	0011      	movs	r1, r2
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f002 f82c 	bl	8002a68 <iprintf>
			GPIOB->ODR |= SPI2_CS_PIN; // Pull CS High
 8000a10:	4b14      	ldr	r3, [pc, #80]	@ (8000a64 <cmd_spi_write+0xe8>)
 8000a12:	695a      	ldr	r2, [r3, #20]
 8000a14:	4b13      	ldr	r3, [pc, #76]	@ (8000a64 <cmd_spi_write+0xe8>)
 8000a16:	2180      	movs	r1, #128	@ 0x80
 8000a18:	0149      	lsls	r1, r1, #5
 8000a1a:	430a      	orrs	r2, r1
 8000a1c:	615a      	str	r2, [r3, #20]
 8000a1e:	e019      	b.n	8000a54 <cmd_spi_write+0xd8>
			return;
		}
		SPI_WriteByte(data);
 8000a20:	230f      	movs	r3, #15
 8000a22:	18fb      	adds	r3, r7, r3
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	0018      	movs	r0, r3
 8000a28:	f000 fe62 	bl	80016f0 <SPI_WriteByte>
	for (int i = 0; i < num_bytes; i++) {
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	3301      	adds	r3, #1
 8000a30:	617b      	str	r3, [r7, #20]
 8000a32:	697a      	ldr	r2, [r7, #20]
 8000a34:	693b      	ldr	r3, [r7, #16]
 8000a36:	429a      	cmp	r2, r3
 8000a38:	dbcb      	blt.n	80009d2 <cmd_spi_write+0x56>
	}

	// Pull CS High
	GPIOB->ODR |= SPI2_CS_PIN;
 8000a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a64 <cmd_spi_write+0xe8>)
 8000a3c:	695a      	ldr	r2, [r3, #20]
 8000a3e:	4b09      	ldr	r3, [pc, #36]	@ (8000a64 <cmd_spi_write+0xe8>)
 8000a40:	2180      	movs	r1, #128	@ 0x80
 8000a42:	0149      	lsls	r1, r1, #5
 8000a44:	430a      	orrs	r2, r1
 8000a46:	615a      	str	r2, [r3, #20]

	printf("\nSPI Write Completed: Sent %d bytes\n", num_bytes);
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	4b09      	ldr	r3, [pc, #36]	@ (8000a70 <cmd_spi_write+0xf4>)
 8000a4c:	0011      	movs	r1, r2
 8000a4e:	0018      	movs	r0, r3
 8000a50:	f002 f80a 	bl	8002a68 <iprintf>
}
 8000a54:	46bd      	mov	sp, r7
 8000a56:	b006      	add	sp, #24
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	08003ef4 	.word	0x08003ef4
 8000a60:	08003f30 	.word	0x08003f30
 8000a64:	48000400 	.word	0x48000400
 8000a68:	ffffefff 	.word	0xffffefff
 8000a6c:	08003f68 	.word	0x08003f68
 8000a70:	08003f7c 	.word	0x08003f7c

08000a74 <cmd_control_spi_write>:

void cmd_control_spi_write(int argc, char *argv[]) {
 8000a74:	b5b0      	push	{r4, r5, r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	6039      	str	r1, [r7, #0]
	if (argc < 3) {
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2b02      	cmp	r3, #2
 8000a82:	dc04      	bgt.n	8000a8e <cmd_control_spi_write+0x1a>
		printf(
 8000a84:	4b2e      	ldr	r3, [pc, #184]	@ (8000b40 <cmd_control_spi_write+0xcc>)
 8000a86:	0018      	movs	r0, r3
 8000a88:	f002 f85e 	bl	8002b48 <puts>
				"\nInvalid command: WRITECONTROL requires register bank, address and data\n");
		return;
 8000a8c:	e055      	b.n	8000b3a <cmd_control_spi_write+0xc6>
	}

	int reg_bank = atoi(argv[1]);
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	3304      	adds	r3, #4
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	0018      	movs	r0, r3
 8000a96:	f001 fdc1 	bl	800261c <atoi>
 8000a9a:	0003      	movs	r3, r0
 8000a9c:	617b      	str	r3, [r7, #20]
	if (reg_bank > 3) {
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	2b03      	cmp	r3, #3
 8000aa2:	dd04      	ble.n	8000aae <cmd_control_spi_write+0x3a>
		printf("\nInvalid Register Bank: Choose between [0, 3]\n");
 8000aa4:	4b27      	ldr	r3, [pc, #156]	@ (8000b44 <cmd_control_spi_write+0xd0>)
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f002 f84e 	bl	8002b48 <puts>
		return;
 8000aac:	e045      	b.n	8000b3a <cmd_control_spi_write+0xc6>
	}
	char *endptr;
	uint8_t addr = (uint8_t) strtol(argv[2], &endptr, 16);
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	3308      	adds	r3, #8
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	220c      	movs	r2, #12
 8000ab6:	18b9      	adds	r1, r7, r2
 8000ab8:	2210      	movs	r2, #16
 8000aba:	0018      	movs	r0, r3
 8000abc:	f001 fefa 	bl	80028b4 <strtol>
 8000ac0:	0002      	movs	r2, r0
 8000ac2:	2313      	movs	r3, #19
 8000ac4:	18fb      	adds	r3, r7, r3
 8000ac6:	701a      	strb	r2, [r3, #0]

	if (*endptr != '\0') {
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d008      	beq.n	8000ae2 <cmd_control_spi_write+0x6e>
		printf("\nInvalid address: %s\n", argv[2]);
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	3308      	adds	r3, #8
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b48 <cmd_control_spi_write+0xd4>)
 8000ad8:	0011      	movs	r1, r2
 8000ada:	0018      	movs	r0, r3
 8000adc:	f001 ffc4 	bl	8002a68 <iprintf>
		//GPIOB->ODR |= SPI2_CS_PIN; // Pull CS High
		return;
 8000ae0:	e02b      	b.n	8000b3a <cmd_control_spi_write+0xc6>
	}
	uint8_t data = (uint8_t) strtol(argv[3], &endptr, 16);
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	330c      	adds	r3, #12
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	220c      	movs	r2, #12
 8000aea:	18b9      	adds	r1, r7, r2
 8000aec:	2210      	movs	r2, #16
 8000aee:	0018      	movs	r0, r3
 8000af0:	f001 fee0 	bl	80028b4 <strtol>
 8000af4:	0002      	movs	r2, r0
 8000af6:	2312      	movs	r3, #18
 8000af8:	18fb      	adds	r3, r7, r3
 8000afa:	701a      	strb	r2, [r3, #0]
	if (*endptr != '\0') {
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d008      	beq.n	8000b16 <cmd_control_spi_write+0xa2>
		printf("\nInvalid data: %s\n", argv[3]);
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	330c      	adds	r3, #12
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	4b10      	ldr	r3, [pc, #64]	@ (8000b4c <cmd_control_spi_write+0xd8>)
 8000b0c:	0011      	movs	r1, r2
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f001 ffaa 	bl	8002a68 <iprintf>
		//GPIOB->ODR |= SPI2_CS_PIN; // Pull CS High
		return;
 8000b14:	e011      	b.n	8000b3a <cmd_control_spi_write+0xc6>
	}

	spi_control_write(reg_bank, addr, data);
 8000b16:	2412      	movs	r4, #18
 8000b18:	193b      	adds	r3, r7, r4
 8000b1a:	781a      	ldrb	r2, [r3, #0]
 8000b1c:	2513      	movs	r5, #19
 8000b1e:	197b      	adds	r3, r7, r5
 8000b20:	7819      	ldrb	r1, [r3, #0]
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	0018      	movs	r0, r3
 8000b26:	f000 feef 	bl	8001908 <spi_control_write>
	printf(
 8000b2a:	193b      	adds	r3, r7, r4
 8000b2c:	7819      	ldrb	r1, [r3, #0]
 8000b2e:	197b      	adds	r3, r7, r5
 8000b30:	781a      	ldrb	r2, [r3, #0]
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	4806      	ldr	r0, [pc, #24]	@ (8000b50 <cmd_control_spi_write+0xdc>)
 8000b36:	f001 ff97 	bl	8002a68 <iprintf>
			"\nSPI Write Completed: Sent %x data to %x address in %dnd register bank\n",
			data, addr, reg_bank);

}
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	b006      	add	sp, #24
 8000b3e:	bdb0      	pop	{r4, r5, r7, pc}
 8000b40:	08003fa4 	.word	0x08003fa4
 8000b44:	08003fec 	.word	0x08003fec
 8000b48:	0800401c 	.word	0x0800401c
 8000b4c:	08003f68 	.word	0x08003f68
 8000b50:	08004034 	.word	0x08004034

08000b54 <cmd_buffer_spi_write>:

void cmd_buffer_spi_write(int argc, char *argv[]) {
 8000b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b56:	b091      	sub	sp, #68	@ 0x44
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	61f8      	str	r0, [r7, #28]
 8000b5c:	61b9      	str	r1, [r7, #24]
 8000b5e:	466b      	mov	r3, sp
 8000b60:	001e      	movs	r6, r3
	if (argc < 4) {
 8000b62:	69fb      	ldr	r3, [r7, #28]
 8000b64:	2b03      	cmp	r3, #3
 8000b66:	dc04      	bgt.n	8000b72 <cmd_buffer_spi_write+0x1e>
		printf(
 8000b68:	4b5e      	ldr	r3, [pc, #376]	@ (8000ce4 <cmd_buffer_spi_write+0x190>)
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f001 ffec 	bl	8002b48 <puts>
				"\nInvalid command: WRITEBUFFER requires number of bytes, start address and data\n");
		return;
 8000b70:	e0b3      	b.n	8000cda <cmd_buffer_spi_write+0x186>
	}
	int num_bytes = atoi(argv[1]);
 8000b72:	69bb      	ldr	r3, [r7, #24]
 8000b74:	3304      	adds	r3, #4
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	0018      	movs	r0, r3
 8000b7a:	f001 fd4f 	bl	800261c <atoi>
 8000b7e:	0003      	movs	r3, r0
 8000b80:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (num_bytes < 1) {
 8000b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	dc06      	bgt.n	8000b96 <cmd_buffer_spi_write+0x42>
		printf("\nInvalid number of bytes: %d\n", num_bytes);
 8000b88:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000b8a:	4b57      	ldr	r3, [pc, #348]	@ (8000ce8 <cmd_buffer_spi_write+0x194>)
 8000b8c:	0011      	movs	r1, r2
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f001 ff6a 	bl	8002a68 <iprintf>
		return;
 8000b94:	e0a1      	b.n	8000cda <cmd_buffer_spi_write+0x186>
	}
	char *endptr;
	uint16_t start_address = (uint16_t) strtol(argv[2], &endptr, 16);
 8000b96:	69bb      	ldr	r3, [r7, #24]
 8000b98:	3308      	adds	r3, #8
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	2210      	movs	r2, #16
 8000b9e:	2118      	movs	r1, #24
 8000ba0:	1852      	adds	r2, r2, r1
 8000ba2:	19d1      	adds	r1, r2, r7
 8000ba4:	2210      	movs	r2, #16
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f001 fe84 	bl	80028b4 <strtol>
 8000bac:	0002      	movs	r2, r0
 8000bae:	231e      	movs	r3, #30
 8000bb0:	2118      	movs	r1, #24
 8000bb2:	185b      	adds	r3, r3, r1
 8000bb4:	19db      	adds	r3, r3, r7
 8000bb6:	801a      	strh	r2, [r3, #0]
	if (*endptr != '\0') {
 8000bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d008      	beq.n	8000bd2 <cmd_buffer_spi_write+0x7e>
		printf("\nInvalid address: %s\n", argv[2]);
 8000bc0:	69bb      	ldr	r3, [r7, #24]
 8000bc2:	3308      	adds	r3, #8
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	4b49      	ldr	r3, [pc, #292]	@ (8000cec <cmd_buffer_spi_write+0x198>)
 8000bc8:	0011      	movs	r1, r2
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f001 ff4c 	bl	8002a68 <iprintf>
		return;
 8000bd0:	e083      	b.n	8000cda <cmd_buffer_spi_write+0x186>
	}
	if (start_address > 0x1FFF) {
 8000bd2:	231e      	movs	r3, #30
 8000bd4:	2218      	movs	r2, #24
 8000bd6:	189b      	adds	r3, r3, r2
 8000bd8:	19db      	adds	r3, r3, r7
 8000bda:	881a      	ldrh	r2, [r3, #0]
 8000bdc:	2380      	movs	r3, #128	@ 0x80
 8000bde:	019b      	lsls	r3, r3, #6
 8000be0:	429a      	cmp	r2, r3
 8000be2:	d308      	bcc.n	8000bf6 <cmd_buffer_spi_write+0xa2>
		printf("\nInvalid address: %s\n", argv[2]);
 8000be4:	69bb      	ldr	r3, [r7, #24]
 8000be6:	3308      	adds	r3, #8
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	4b40      	ldr	r3, [pc, #256]	@ (8000cec <cmd_buffer_spi_write+0x198>)
 8000bec:	0011      	movs	r1, r2
 8000bee:	0018      	movs	r0, r3
 8000bf0:	f001 ff3a 	bl	8002a68 <iprintf>
		return;
 8000bf4:	e071      	b.n	8000cda <cmd_buffer_spi_write+0x186>
	}
	uint8_t data_array[num_bytes]; // Array to store data
 8000bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000bf8:	1e5a      	subs	r2, r3, #1
 8000bfa:	633a      	str	r2, [r7, #48]	@ 0x30
 8000bfc:	001a      	movs	r2, r3
 8000bfe:	0014      	movs	r4, r2
 8000c00:	2200      	movs	r2, #0
 8000c02:	0015      	movs	r5, r2
 8000c04:	0020      	movs	r0, r4
 8000c06:	0029      	movs	r1, r5
 8000c08:	0002      	movs	r2, r0
 8000c0a:	0f52      	lsrs	r2, r2, #29
 8000c0c:	000c      	movs	r4, r1
 8000c0e:	00e4      	lsls	r4, r4, #3
 8000c10:	617c      	str	r4, [r7, #20]
 8000c12:	697c      	ldr	r4, [r7, #20]
 8000c14:	4314      	orrs	r4, r2
 8000c16:	617c      	str	r4, [r7, #20]
 8000c18:	0002      	movs	r2, r0
 8000c1a:	00d2      	lsls	r2, r2, #3
 8000c1c:	613a      	str	r2, [r7, #16]
 8000c1e:	001a      	movs	r2, r3
 8000c20:	603a      	str	r2, [r7, #0]
 8000c22:	2200      	movs	r2, #0
 8000c24:	607a      	str	r2, [r7, #4]
 8000c26:	6838      	ldr	r0, [r7, #0]
 8000c28:	6879      	ldr	r1, [r7, #4]
 8000c2a:	0002      	movs	r2, r0
 8000c2c:	0f52      	lsrs	r2, r2, #29
 8000c2e:	000c      	movs	r4, r1
 8000c30:	00e4      	lsls	r4, r4, #3
 8000c32:	60fc      	str	r4, [r7, #12]
 8000c34:	68fc      	ldr	r4, [r7, #12]
 8000c36:	4314      	orrs	r4, r2
 8000c38:	60fc      	str	r4, [r7, #12]
 8000c3a:	0002      	movs	r2, r0
 8000c3c:	00d2      	lsls	r2, r2, #3
 8000c3e:	60ba      	str	r2, [r7, #8]
 8000c40:	3307      	adds	r3, #7
 8000c42:	08db      	lsrs	r3, r3, #3
 8000c44:	00db      	lsls	r3, r3, #3
 8000c46:	466a      	mov	r2, sp
 8000c48:	1ad3      	subs	r3, r2, r3
 8000c4a:	469d      	mov	sp, r3
 8000c4c:	466b      	mov	r3, sp
 8000c4e:	3300      	adds	r3, #0
 8000c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
	for (int i = 0; i < num_bytes; i++) {
 8000c52:	2300      	movs	r3, #0
 8000c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c56:	e027      	b.n	8000ca8 <cmd_buffer_spi_write+0x154>
		char *endptr;
		data_array[i] = (uint8_t) strtol(argv[i + 3], &endptr, 16);
 8000c58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c5a:	3303      	adds	r3, #3
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	69ba      	ldr	r2, [r7, #24]
 8000c60:	18d3      	adds	r3, r2, r3
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	220c      	movs	r2, #12
 8000c66:	2118      	movs	r1, #24
 8000c68:	1852      	adds	r2, r2, r1
 8000c6a:	19d1      	adds	r1, r2, r7
 8000c6c:	2210      	movs	r2, #16
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f001 fe20 	bl	80028b4 <strtol>
 8000c74:	0003      	movs	r3, r0
 8000c76:	b2d9      	uxtb	r1, r3
 8000c78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000c7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c7c:	18d3      	adds	r3, r2, r3
 8000c7e:	1c0a      	adds	r2, r1, #0
 8000c80:	701a      	strb	r2, [r3, #0]
		if (*endptr != '\0') {
 8000c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d00b      	beq.n	8000ca2 <cmd_buffer_spi_write+0x14e>
			printf("\nInvalid data: %s\n", argv[i + 3]);
 8000c8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c8c:	3303      	adds	r3, #3
 8000c8e:	009b      	lsls	r3, r3, #2
 8000c90:	69ba      	ldr	r2, [r7, #24]
 8000c92:	18d3      	adds	r3, r2, r3
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	4b16      	ldr	r3, [pc, #88]	@ (8000cf0 <cmd_buffer_spi_write+0x19c>)
 8000c98:	0011      	movs	r1, r2
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	f001 fee4 	bl	8002a68 <iprintf>
 8000ca0:	e01b      	b.n	8000cda <cmd_buffer_spi_write+0x186>
	for (int i = 0; i < num_bytes; i++) {
 8000ca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000ca8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cac:	429a      	cmp	r2, r3
 8000cae:	dbd3      	blt.n	8000c58 <cmd_buffer_spi_write+0x104>
			return;
		}
	}
	spi_buffer_write(num_bytes, start_address, data_array);
 8000cb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000cb2:	241e      	movs	r4, #30
 8000cb4:	2318      	movs	r3, #24
 8000cb6:	18e3      	adds	r3, r4, r3
 8000cb8:	19db      	adds	r3, r3, r7
 8000cba:	8819      	ldrh	r1, [r3, #0]
 8000cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f000 fed2 	bl	8001a68 <spi_buffer_write>
	printf(
 8000cc4:	2318      	movs	r3, #24
 8000cc6:	18e3      	adds	r3, r4, r3
 8000cc8:	19db      	adds	r3, r3, r7
 8000cca:	881a      	ldrh	r2, [r3, #0]
 8000ccc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000cce:	4b09      	ldr	r3, [pc, #36]	@ (8000cf4 <cmd_buffer_spi_write+0x1a0>)
 8000cd0:	0018      	movs	r0, r3
 8000cd2:	f001 fec9 	bl	8002a68 <iprintf>
 8000cd6:	46b5      	mov	sp, r6
 8000cd8:	e000      	b.n	8000cdc <cmd_buffer_spi_write+0x188>
		return;
 8000cda:	46b5      	mov	sp, r6
			"\nSPI BUFFER Write Completed: Sent %d bytes starting address %04X\n",
			num_bytes, start_address);
}
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	b011      	add	sp, #68	@ 0x44
 8000ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ce2:	46c0      	nop			@ (mov r8, r8)
 8000ce4:	0800407c 	.word	0x0800407c
 8000ce8:	080040cc 	.word	0x080040cc
 8000cec:	0800401c 	.word	0x0800401c
 8000cf0:	08003f68 	.word	0x08003f68
 8000cf4:	080040ec 	.word	0x080040ec

08000cf8 <cmd_buffer_spi_read>:

void cmd_buffer_spi_read(int argc, char *argv[]) {
 8000cf8:	b590      	push	{r4, r7, lr}
 8000cfa:	b089      	sub	sp, #36	@ 0x24
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	6039      	str	r1, [r7, #0]
	if (argc < 3) {
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	2b02      	cmp	r3, #2
 8000d06:	dc03      	bgt.n	8000d10 <cmd_buffer_spi_read+0x18>
		printf(
 8000d08:	4b3a      	ldr	r3, [pc, #232]	@ (8000df4 <cmd_buffer_spi_read+0xfc>)
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	f001 ff1c 	bl	8002b48 <puts>
				"\nInvalid command: Buffer READ requires number of bytes and start address\n");
		//return NULL; // Return NULL to indicate an error
	}

	int num_bytes = atoi(argv[1]); // Parse number of bytes
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	3304      	adds	r3, #4
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	0018      	movs	r0, r3
 8000d18:	f001 fc80 	bl	800261c <atoi>
 8000d1c:	0003      	movs	r3, r0
 8000d1e:	61bb      	str	r3, [r7, #24]
	if (num_bytes <= 0) {
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	dc03      	bgt.n	8000d2e <cmd_buffer_spi_read+0x36>
		printf("\nInvalid number of bytes: Must be greater than 0\n");
 8000d26:	4b34      	ldr	r3, [pc, #208]	@ (8000df8 <cmd_buffer_spi_read+0x100>)
 8000d28:	0018      	movs	r0, r3
 8000d2a:	f001 ff0d 	bl	8002b48 <puts>
		//return NULL; // Return NULL to indicate an error
	}

	char *endptr;
	uint16_t start_address = (uint16_t) strtol(argv[2], &endptr, 16);
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	3308      	adds	r3, #8
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	220c      	movs	r2, #12
 8000d36:	18b9      	adds	r1, r7, r2
 8000d38:	2210      	movs	r2, #16
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	f001 fdba 	bl	80028b4 <strtol>
 8000d40:	0002      	movs	r2, r0
 8000d42:	2316      	movs	r3, #22
 8000d44:	18fb      	adds	r3, r7, r3
 8000d46:	801a      	strh	r2, [r3, #0]
	if (*endptr != '\0') {
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d007      	beq.n	8000d60 <cmd_buffer_spi_read+0x68>
		printf("\nInvalid address: %s\n", argv[1]);
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	3304      	adds	r3, #4
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	4b29      	ldr	r3, [pc, #164]	@ (8000dfc <cmd_buffer_spi_read+0x104>)
 8000d58:	0011      	movs	r1, r2
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	f001 fe84 	bl	8002a68 <iprintf>
		//return NULL;
	}
	if (start_address > 0x1FFF) {
 8000d60:	2316      	movs	r3, #22
 8000d62:	18fb      	adds	r3, r7, r3
 8000d64:	881a      	ldrh	r2, [r3, #0]
 8000d66:	2380      	movs	r3, #128	@ 0x80
 8000d68:	019b      	lsls	r3, r3, #6
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	d303      	bcc.n	8000d76 <cmd_buffer_spi_read+0x7e>
		printf("\nInvalid Buffer Address: Choose between [0, 0x1FFF]\n");
 8000d6e:	4b24      	ldr	r3, [pc, #144]	@ (8000e00 <cmd_buffer_spi_read+0x108>)
 8000d70:	0018      	movs	r0, r3
 8000d72:	f001 fee9 	bl	8002b48 <puts>
		//return NULL; // Return NULL to indicate an error
	}
	uint8_t *data_buffer = (uint8_t*) malloc(num_bytes);
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	0018      	movs	r0, r3
 8000d7a:	f001 fc55 	bl	8002628 <malloc>
 8000d7e:	0003      	movs	r3, r0
 8000d80:	613b      	str	r3, [r7, #16]
	if (!data_buffer) {
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d103      	bne.n	8000d90 <cmd_buffer_spi_read+0x98>
		printf("\nMemory allocation failed\n");
 8000d88:	4b1e      	ldr	r3, [pc, #120]	@ (8000e04 <cmd_buffer_spi_read+0x10c>)
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	f001 fedc 	bl	8002b48 <puts>
		//return NULL; // Return NULL to indicate an error
	}

	if (num_bytes < 1) {
 8000d90:	69bb      	ldr	r3, [r7, #24]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	dc05      	bgt.n	8000da2 <cmd_buffer_spi_read+0xaa>
		printf("\nInvalid number of bytes: %d\n", num_bytes);
 8000d96:	69ba      	ldr	r2, [r7, #24]
 8000d98:	4b1b      	ldr	r3, [pc, #108]	@ (8000e08 <cmd_buffer_spi_read+0x110>)
 8000d9a:	0011      	movs	r1, r2
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	f001 fe63 	bl	8002a68 <iprintf>
		//return NULL;
	}
	spi_buffer_read(num_bytes, start_address, data_buffer);
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	2416      	movs	r4, #22
 8000da6:	193b      	adds	r3, r7, r4
 8000da8:	8819      	ldrh	r1, [r3, #0]
 8000daa:	69bb      	ldr	r3, [r7, #24]
 8000dac:	0018      	movs	r0, r3
 8000dae:	f000 ff45 	bl	8001c3c <spi_buffer_read>
	printf("\nSPI Read Completed: Address 0x%02X\n", start_address);
 8000db2:	193b      	adds	r3, r7, r4
 8000db4:	881a      	ldrh	r2, [r3, #0]
 8000db6:	4b15      	ldr	r3, [pc, #84]	@ (8000e0c <cmd_buffer_spi_read+0x114>)
 8000db8:	0011      	movs	r1, r2
 8000dba:	0018      	movs	r0, r3
 8000dbc:	f001 fe54 	bl	8002a68 <iprintf>
	for (int i = 0; i < num_bytes; i++) {
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	61fb      	str	r3, [r7, #28]
 8000dc4:	e00c      	b.n	8000de0 <cmd_buffer_spi_read+0xe8>
		printf("Data[%d]: 0x%02X\n", i, data_buffer[i]);
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	693a      	ldr	r2, [r7, #16]
 8000dca:	18d3      	adds	r3, r2, r3
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	001a      	movs	r2, r3
 8000dd0:	69f9      	ldr	r1, [r7, #28]
 8000dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <cmd_buffer_spi_read+0x118>)
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	f001 fe47 	bl	8002a68 <iprintf>
	for (int i = 0; i < num_bytes; i++) {
 8000dda:	69fb      	ldr	r3, [r7, #28]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	61fb      	str	r3, [r7, #28]
 8000de0:	69fa      	ldr	r2, [r7, #28]
 8000de2:	69bb      	ldr	r3, [r7, #24]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	dbee      	blt.n	8000dc6 <cmd_buffer_spi_read+0xce>
	}

	//return data_buffer; // Return the pointer to the data buffer
}
 8000de8:	46c0      	nop			@ (mov r8, r8)
 8000dea:	46c0      	nop			@ (mov r8, r8)
 8000dec:	46bd      	mov	sp, r7
 8000dee:	b009      	add	sp, #36	@ 0x24
 8000df0:	bd90      	pop	{r4, r7, pc}
 8000df2:	46c0      	nop			@ (mov r8, r8)
 8000df4:	08004130 	.word	0x08004130
 8000df8:	0800417c 	.word	0x0800417c
 8000dfc:	0800401c 	.word	0x0800401c
 8000e00:	080041b0 	.word	0x080041b0
 8000e04:	080041e4 	.word	0x080041e4
 8000e08:	080040cc 	.word	0x080040cc
 8000e0c:	08004200 	.word	0x08004200
 8000e10:	08004228 	.word	0x08004228

08000e14 <cmd_spi_read>:

void cmd_spi_read(int argc, char *argv[]) {
 8000e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e16:	b085      	sub	sp, #20
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	6039      	str	r1, [r7, #0]
	if (argc < 2) {
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	dc04      	bgt.n	8000e2e <cmd_spi_read+0x1a>
		printf("\nInvalid command: READ requires address\n");
 8000e24:	4b21      	ldr	r3, [pc, #132]	@ (8000eac <cmd_spi_read+0x98>)
 8000e26:	0018      	movs	r0, r3
 8000e28:	f001 fe8e 	bl	8002b48 <puts>
		return;
 8000e2c:	e03a      	b.n	8000ea4 <cmd_spi_read+0x90>
	}

	// Parse the address
	char *endptr;
	uint8_t addr = (uint8_t) strtol(argv[1], &endptr, 16);
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	3304      	adds	r3, #4
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	2208      	movs	r2, #8
 8000e36:	18b9      	adds	r1, r7, r2
 8000e38:	2210      	movs	r2, #16
 8000e3a:	0018      	movs	r0, r3
 8000e3c:	f001 fd3a 	bl	80028b4 <strtol>
 8000e40:	0002      	movs	r2, r0
 8000e42:	230f      	movs	r3, #15
 8000e44:	18fb      	adds	r3, r7, r3
 8000e46:	701a      	strb	r2, [r3, #0]
	if (*endptr != '\0') {
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d008      	beq.n	8000e62 <cmd_spi_read+0x4e>
		printf("\nInvalid address: %s\n", argv[1]);
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	3304      	adds	r3, #4
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	4b16      	ldr	r3, [pc, #88]	@ (8000eb0 <cmd_spi_read+0x9c>)
 8000e58:	0011      	movs	r1, r2
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	f001 fe04 	bl	8002a68 <iprintf>
		return;
 8000e60:	e020      	b.n	8000ea4 <cmd_spi_read+0x90>
	}

	// Pull CS Low
	GPIOB->ODR &= ~SPI2_CS_PIN;
 8000e62:	4b14      	ldr	r3, [pc, #80]	@ (8000eb4 <cmd_spi_read+0xa0>)
 8000e64:	695a      	ldr	r2, [r3, #20]
 8000e66:	4b13      	ldr	r3, [pc, #76]	@ (8000eb4 <cmd_spi_read+0xa0>)
 8000e68:	4913      	ldr	r1, [pc, #76]	@ (8000eb8 <cmd_spi_read+0xa4>)
 8000e6a:	400a      	ands	r2, r1
 8000e6c:	615a      	str	r2, [r3, #20]

	// Send address and read data
	SPI_WriteByte(addr);           // Send the address
 8000e6e:	250f      	movs	r5, #15
 8000e70:	197b      	adds	r3, r7, r5
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	0018      	movs	r0, r3
 8000e76:	f000 fc3b 	bl	80016f0 <SPI_WriteByte>
	uint8_t data = SPI_ReadByte(); // Read the data
 8000e7a:	260e      	movs	r6, #14
 8000e7c:	19bc      	adds	r4, r7, r6
 8000e7e:	f000 fe8f 	bl	8001ba0 <SPI_ReadByte>
 8000e82:	0003      	movs	r3, r0
 8000e84:	7023      	strb	r3, [r4, #0]

	// Pull CS High
	GPIOB->ODR |= SPI2_CS_PIN;
 8000e86:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb4 <cmd_spi_read+0xa0>)
 8000e88:	695a      	ldr	r2, [r3, #20]
 8000e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb4 <cmd_spi_read+0xa0>)
 8000e8c:	2180      	movs	r1, #128	@ 0x80
 8000e8e:	0149      	lsls	r1, r1, #5
 8000e90:	430a      	orrs	r2, r1
 8000e92:	615a      	str	r2, [r3, #20]

	// Print the received data
	printf("\nSPI Read Completed: Address 0x%02X, Data 0x%02X\n", addr, data);
 8000e94:	197b      	adds	r3, r7, r5
 8000e96:	7819      	ldrb	r1, [r3, #0]
 8000e98:	19bb      	adds	r3, r7, r6
 8000e9a:	781a      	ldrb	r2, [r3, #0]
 8000e9c:	4b07      	ldr	r3, [pc, #28]	@ (8000ebc <cmd_spi_read+0xa8>)
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f001 fde2 	bl	8002a68 <iprintf>
}
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	b005      	add	sp, #20
 8000ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000eaa:	46c0      	nop			@ (mov r8, r8)
 8000eac:	0800423c 	.word	0x0800423c
 8000eb0:	0800401c 	.word	0x0800401c
 8000eb4:	48000400 	.word	0x48000400
 8000eb8:	ffffefff 	.word	0xffffefff
 8000ebc:	08004264 	.word	0x08004264

08000ec0 <cmd_phy_spi_read>:

void cmd_phy_spi_read(int argc, char *argv[]) {
 8000ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
 8000ec8:	6039      	str	r1, [r7, #0]
	if (argc < 2) {
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2b01      	cmp	r3, #1
 8000ece:	dc04      	bgt.n	8000eda <cmd_phy_spi_read+0x1a>
		printf("\nInvalid command: PHY Read requires address\n");
 8000ed0:	4b19      	ldr	r3, [pc, #100]	@ (8000f38 <cmd_phy_spi_read+0x78>)
 8000ed2:	0018      	movs	r0, r3
 8000ed4:	f001 fe38 	bl	8002b48 <puts>
		return;
 8000ed8:	e02b      	b.n	8000f32 <cmd_phy_spi_read+0x72>
	}

	char *endptr;
	uint8_t addr = (uint8_t) strtol(argv[1], &endptr, 16);
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	3304      	adds	r3, #4
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2208      	movs	r2, #8
 8000ee2:	18b9      	adds	r1, r7, r2
 8000ee4:	2210      	movs	r2, #16
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	f001 fce4 	bl	80028b4 <strtol>
 8000eec:	0002      	movs	r2, r0
 8000eee:	230f      	movs	r3, #15
 8000ef0:	18fb      	adds	r3, r7, r3
 8000ef2:	701a      	strb	r2, [r3, #0]

	if (*endptr != '\0') {
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d008      	beq.n	8000f0e <cmd_phy_spi_read+0x4e>
		printf("\nInvalid address: %s\n", argv[2]);
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	3308      	adds	r3, #8
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	4b0e      	ldr	r3, [pc, #56]	@ (8000f3c <cmd_phy_spi_read+0x7c>)
 8000f04:	0011      	movs	r1, r2
 8000f06:	0018      	movs	r0, r3
 8000f08:	f001 fdae 	bl	8002a68 <iprintf>
		//GPIOB->ODR |= SPI2_CS_PIN; // Pull CS High
		return;
 8000f0c:	e011      	b.n	8000f32 <cmd_phy_spi_read+0x72>
	}

	uint16_t data = phy_spi_read(addr);
 8000f0e:	250c      	movs	r5, #12
 8000f10:	197c      	adds	r4, r7, r5
 8000f12:	260f      	movs	r6, #15
 8000f14:	19bb      	adds	r3, r7, r6
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	0018      	movs	r0, r3
 8000f1a:	f000 ff9b 	bl	8001e54 <phy_spi_read>
 8000f1e:	0003      	movs	r3, r0
 8000f20:	8023      	strh	r3, [r4, #0]
	printf("\nSPI PHY Read Completed: Address 0x%02X, Data 0x%04X\n", addr,
 8000f22:	19bb      	adds	r3, r7, r6
 8000f24:	7819      	ldrb	r1, [r3, #0]
 8000f26:	197b      	adds	r3, r7, r5
 8000f28:	881a      	ldrh	r2, [r3, #0]
 8000f2a:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <cmd_phy_spi_read+0x80>)
 8000f2c:	0018      	movs	r0, r3
 8000f2e:	f001 fd9b 	bl	8002a68 <iprintf>
			data);

}
 8000f32:	46bd      	mov	sp, r7
 8000f34:	b005      	add	sp, #20
 8000f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f38:	08004298 	.word	0x08004298
 8000f3c:	0800401c 	.word	0x0800401c
 8000f40:	080042c4 	.word	0x080042c4

08000f44 <cmd_phy_spi_write>:

void cmd_phy_spi_write(int argc, char *argv[]) {
 8000f44:	b5b0      	push	{r4, r5, r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
	if (argc < 3) {
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	dc04      	bgt.n	8000f5e <cmd_phy_spi_write+0x1a>
		printf("\nInvalid command: PHY WRITE requires address and data\n");
 8000f54:	4b2a      	ldr	r3, [pc, #168]	@ (8001000 <cmd_phy_spi_write+0xbc>)
 8000f56:	0018      	movs	r0, r3
 8000f58:	f001 fdf6 	bl	8002b48 <puts>
		return;
 8000f5c:	e04c      	b.n	8000ff8 <cmd_phy_spi_write+0xb4>
	}

	char *endptr;
	uint8_t addr = (uint8_t) strtol(argv[1], &endptr, 16);
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	3304      	adds	r3, #4
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2208      	movs	r2, #8
 8000f66:	18b9      	adds	r1, r7, r2
 8000f68:	2210      	movs	r2, #16
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	f001 fca2 	bl	80028b4 <strtol>
 8000f70:	0002      	movs	r2, r0
 8000f72:	230f      	movs	r3, #15
 8000f74:	18fb      	adds	r3, r7, r3
 8000f76:	701a      	strb	r2, [r3, #0]

	if (*endptr != '\0') {
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d008      	beq.n	8000f92 <cmd_phy_spi_write+0x4e>
		printf("\nInvalid address: %s\n", argv[2]);
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	3308      	adds	r3, #8
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	4b1f      	ldr	r3, [pc, #124]	@ (8001004 <cmd_phy_spi_write+0xc0>)
 8000f88:	0011      	movs	r1, r2
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f001 fd6c 	bl	8002a68 <iprintf>
		//GPIOB->ODR |= SPI2_CS_PIN; // Pull CS High
		return;
 8000f90:	e032      	b.n	8000ff8 <cmd_phy_spi_write+0xb4>
	}

	uint16_t data = (uint16_t) strtol(argv[2], &endptr, 16);
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	3308      	adds	r3, #8
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2208      	movs	r2, #8
 8000f9a:	18b9      	adds	r1, r7, r2
 8000f9c:	2210      	movs	r2, #16
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f001 fc88 	bl	80028b4 <strtol>
 8000fa4:	0002      	movs	r2, r0
 8000fa6:	210c      	movs	r1, #12
 8000fa8:	187b      	adds	r3, r7, r1
 8000faa:	801a      	strh	r2, [r3, #0]
	printf("data = %x\n\r", data);
 8000fac:	187b      	adds	r3, r7, r1
 8000fae:	881a      	ldrh	r2, [r3, #0]
 8000fb0:	4b15      	ldr	r3, [pc, #84]	@ (8001008 <cmd_phy_spi_write+0xc4>)
 8000fb2:	0011      	movs	r1, r2
 8000fb4:	0018      	movs	r0, r3
 8000fb6:	f001 fd57 	bl	8002a68 <iprintf>
	if (*endptr != '\0') {
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d008      	beq.n	8000fd4 <cmd_phy_spi_write+0x90>
		printf("\nInvalid data: %s\n", argv[3]);
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	330c      	adds	r3, #12
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	4b10      	ldr	r3, [pc, #64]	@ (800100c <cmd_phy_spi_write+0xc8>)
 8000fca:	0011      	movs	r1, r2
 8000fcc:	0018      	movs	r0, r3
 8000fce:	f001 fd4b 	bl	8002a68 <iprintf>
		//GPIOB->ODR |= SPI2_CS_PIN; // Pull CS High
		return;
 8000fd2:	e011      	b.n	8000ff8 <cmd_phy_spi_write+0xb4>
	}

	phy_spi_write(addr, data);
 8000fd4:	240c      	movs	r4, #12
 8000fd6:	193b      	adds	r3, r7, r4
 8000fd8:	881a      	ldrh	r2, [r3, #0]
 8000fda:	250f      	movs	r5, #15
 8000fdc:	197b      	adds	r3, r7, r5
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	0011      	movs	r1, r2
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	f000 ff7c 	bl	8001ee0 <phy_spi_write>

	printf("\nSPI PHY Write Completed: Address 0x%02X, Data 0x%04X\n", addr,
 8000fe8:	197b      	adds	r3, r7, r5
 8000fea:	7819      	ldrb	r1, [r3, #0]
 8000fec:	193b      	adds	r3, r7, r4
 8000fee:	881a      	ldrh	r2, [r3, #0]
 8000ff0:	4b07      	ldr	r3, [pc, #28]	@ (8001010 <cmd_phy_spi_write+0xcc>)
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	f001 fd38 	bl	8002a68 <iprintf>
			data);

}
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	b004      	add	sp, #16
 8000ffc:	bdb0      	pop	{r4, r5, r7, pc}
 8000ffe:	46c0      	nop			@ (mov r8, r8)
 8001000:	080042fc 	.word	0x080042fc
 8001004:	0800401c 	.word	0x0800401c
 8001008:	08004334 	.word	0x08004334
 800100c:	08003f68 	.word	0x08003f68
 8001010:	08004340 	.word	0x08004340

08001014 <cmd_eth_spi_read>:

void cmd_eth_spi_read(int argc, char *argv[]) {
 8001014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001016:	b087      	sub	sp, #28
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
	if (argc < 3) {
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2b02      	cmp	r3, #2
 8001022:	dc04      	bgt.n	800102e <cmd_eth_spi_read+0x1a>
		printf("\nInvalid command: MAC READ requires reg_bank and address\n");
 8001024:	4b23      	ldr	r3, [pc, #140]	@ (80010b4 <cmd_eth_spi_read+0xa0>)
 8001026:	0018      	movs	r0, r3
 8001028:	f001 fd8e 	bl	8002b48 <puts>
		return;
 800102c:	e03e      	b.n	80010ac <cmd_eth_spi_read+0x98>
	}

	int reg_bank = atoi(argv[1]);
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	3304      	adds	r3, #4
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	0018      	movs	r0, r3
 8001036:	f001 faf1 	bl	800261c <atoi>
 800103a:	0003      	movs	r3, r0
 800103c:	617b      	str	r3, [r7, #20]
	if (reg_bank > 3) {
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	2b03      	cmp	r3, #3
 8001042:	dd04      	ble.n	800104e <cmd_eth_spi_read+0x3a>
		printf("\nInvalid Register Bank: Choose between [0, 3]\n");
 8001044:	4b1c      	ldr	r3, [pc, #112]	@ (80010b8 <cmd_eth_spi_read+0xa4>)
 8001046:	0018      	movs	r0, r3
 8001048:	f001 fd7e 	bl	8002b48 <puts>
		return;
 800104c:	e02e      	b.n	80010ac <cmd_eth_spi_read+0x98>
	}

	char *endptr;
	uint8_t addr = (uint8_t) strtol(argv[2], &endptr, 16);
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	3308      	adds	r3, #8
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	220c      	movs	r2, #12
 8001056:	18b9      	adds	r1, r7, r2
 8001058:	2210      	movs	r2, #16
 800105a:	0018      	movs	r0, r3
 800105c:	f001 fc2a 	bl	80028b4 <strtol>
 8001060:	0002      	movs	r2, r0
 8001062:	2313      	movs	r3, #19
 8001064:	18fb      	adds	r3, r7, r3
 8001066:	701a      	strb	r2, [r3, #0]
	if (*endptr != '\0') {
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d008      	beq.n	8001082 <cmd_eth_spi_read+0x6e>
		printf("\nInvalid address: %s\n", argv[2]);
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	3308      	adds	r3, #8
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	4b11      	ldr	r3, [pc, #68]	@ (80010bc <cmd_eth_spi_read+0xa8>)
 8001078:	0011      	movs	r1, r2
 800107a:	0018      	movs	r0, r3
 800107c:	f001 fcf4 	bl	8002a68 <iprintf>
		return;
 8001080:	e014      	b.n	80010ac <cmd_eth_spi_read+0x98>
	}

	uint8_t data = eth_spi_read(addr, reg_bank);
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	b2da      	uxtb	r2, r3
 8001086:	2512      	movs	r5, #18
 8001088:	197c      	adds	r4, r7, r5
 800108a:	2613      	movs	r6, #19
 800108c:	19bb      	adds	r3, r7, r6
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	0011      	movs	r1, r2
 8001092:	0018      	movs	r0, r3
 8001094:	f000 ff54 	bl	8001f40 <eth_spi_read>
 8001098:	0003      	movs	r3, r0
 800109a:	7023      	strb	r3, [r4, #0]

	// Print the received data
	printf("\nSPI ETH Read Completed: Address 0x%02X, Data 0x%02X\n", addr,
 800109c:	19bb      	adds	r3, r7, r6
 800109e:	7819      	ldrb	r1, [r3, #0]
 80010a0:	197b      	adds	r3, r7, r5
 80010a2:	781a      	ldrb	r2, [r3, #0]
 80010a4:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <cmd_eth_spi_read+0xac>)
 80010a6:	0018      	movs	r0, r3
 80010a8:	f001 fcde 	bl	8002a68 <iprintf>
			data);

}
 80010ac:	46bd      	mov	sp, r7
 80010ae:	b007      	add	sp, #28
 80010b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010b2:	46c0      	nop			@ (mov r8, r8)
 80010b4:	08004378 	.word	0x08004378
 80010b8:	08003fec 	.word	0x08003fec
 80010bc:	0800401c 	.word	0x0800401c
 80010c0:	080043b4 	.word	0x080043b4

080010c4 <cmd_mac_spi_read>:

void cmd_mac_spi_read(int argc, char *argv[]) {
 80010c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010c6:	b087      	sub	sp, #28
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
	if (argc < 3) {
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	dc04      	bgt.n	80010de <cmd_mac_spi_read+0x1a>
		printf("\nInvalid command: MAC READ requires reg_bank and address\n");
 80010d4:	4b23      	ldr	r3, [pc, #140]	@ (8001164 <cmd_mac_spi_read+0xa0>)
 80010d6:	0018      	movs	r0, r3
 80010d8:	f001 fd36 	bl	8002b48 <puts>
		return;
 80010dc:	e03e      	b.n	800115c <cmd_mac_spi_read+0x98>
	}

	int reg_bank = atoi(argv[1]);
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	3304      	adds	r3, #4
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	0018      	movs	r0, r3
 80010e6:	f001 fa99 	bl	800261c <atoi>
 80010ea:	0003      	movs	r3, r0
 80010ec:	617b      	str	r3, [r7, #20]
	if (reg_bank > 3) {
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	2b03      	cmp	r3, #3
 80010f2:	dd04      	ble.n	80010fe <cmd_mac_spi_read+0x3a>
		printf("\nInvalid Register Bank: Choose between [0, 3]\n");
 80010f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001168 <cmd_mac_spi_read+0xa4>)
 80010f6:	0018      	movs	r0, r3
 80010f8:	f001 fd26 	bl	8002b48 <puts>
		return;
 80010fc:	e02e      	b.n	800115c <cmd_mac_spi_read+0x98>
	}

	char *endptr;
	uint8_t addr = (uint8_t) strtol(argv[2], &endptr, 16);
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	3308      	adds	r3, #8
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	220c      	movs	r2, #12
 8001106:	18b9      	adds	r1, r7, r2
 8001108:	2210      	movs	r2, #16
 800110a:	0018      	movs	r0, r3
 800110c:	f001 fbd2 	bl	80028b4 <strtol>
 8001110:	0002      	movs	r2, r0
 8001112:	2313      	movs	r3, #19
 8001114:	18fb      	adds	r3, r7, r3
 8001116:	701a      	strb	r2, [r3, #0]
	if (*endptr != '\0') {
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d008      	beq.n	8001132 <cmd_mac_spi_read+0x6e>
		printf("\nInvalid address: %s\n", argv[2]);
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	3308      	adds	r3, #8
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	4b11      	ldr	r3, [pc, #68]	@ (800116c <cmd_mac_spi_read+0xa8>)
 8001128:	0011      	movs	r1, r2
 800112a:	0018      	movs	r0, r3
 800112c:	f001 fc9c 	bl	8002a68 <iprintf>
		return;
 8001130:	e014      	b.n	800115c <cmd_mac_spi_read+0x98>
	}

	uint8_t data = mac_spi_read(addr, reg_bank);
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	b2da      	uxtb	r2, r3
 8001136:	2512      	movs	r5, #18
 8001138:	197c      	adds	r4, r7, r5
 800113a:	2613      	movs	r6, #19
 800113c:	19bb      	adds	r3, r7, r6
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	0011      	movs	r1, r2
 8001142:	0018      	movs	r0, r3
 8001144:	f000 fe24 	bl	8001d90 <mac_spi_read>
 8001148:	0003      	movs	r3, r0
 800114a:	7023      	strb	r3, [r4, #0]

	// Print the received data
	printf("\nSPI MAC Read Completed: Address 0x%02X, Data 0x%02X\n", addr,
 800114c:	19bb      	adds	r3, r7, r6
 800114e:	7819      	ldrb	r1, [r3, #0]
 8001150:	197b      	adds	r3, r7, r5
 8001152:	781a      	ldrb	r2, [r3, #0]
 8001154:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <cmd_mac_spi_read+0xac>)
 8001156:	0018      	movs	r0, r3
 8001158:	f001 fc86 	bl	8002a68 <iprintf>
			data);
}
 800115c:	46bd      	mov	sp, r7
 800115e:	b007      	add	sp, #28
 8001160:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001162:	46c0      	nop			@ (mov r8, r8)
 8001164:	08004378 	.word	0x08004378
 8001168:	08003fec 	.word	0x08003fec
 800116c:	0800401c 	.word	0x0800401c
 8001170:	080043ec 	.word	0x080043ec

08001174 <cmd_enc_reset>:

void cmd_enc_reset(int argc, char *argv[]) {
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
 800117c:	6039      	str	r1, [r7, #0]
	if (argc != 1) {
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2b01      	cmp	r3, #1
 8001182:	d004      	beq.n	800118e <cmd_enc_reset+0x1a>
		printf("\nInvalid command: Reset \n");
 8001184:	4b06      	ldr	r3, [pc, #24]	@ (80011a0 <cmd_enc_reset+0x2c>)
 8001186:	0018      	movs	r0, r3
 8001188:	f001 fcde 	bl	8002b48 <puts>
		return;
 800118c:	e005      	b.n	800119a <cmd_enc_reset+0x26>
	}

	enc_reset();
 800118e:	f000 ff11 	bl	8001fb4 <enc_reset>
	// Print the received data
	printf("\n System Reset");
 8001192:	4b04      	ldr	r3, [pc, #16]	@ (80011a4 <cmd_enc_reset+0x30>)
 8001194:	0018      	movs	r0, r3
 8001196:	f001 fc67 	bl	8002a68 <iprintf>
}
 800119a:	46bd      	mov	sp, r7
 800119c:	b002      	add	sp, #8
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	08004424 	.word	0x08004424
 80011a4:	08004440 	.word	0x08004440

080011a8 <cmd_enc_init>:

void cmd_enc_init(int argc, char *argv[]) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
	if (argc != 7) {
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2b07      	cmp	r3, #7
 80011b6:	d008      	beq.n	80011ca <cmd_enc_init+0x22>
		printf("\nInvalid command: ENC_INIT requires MAC.\n");
 80011b8:	4b20      	ldr	r3, [pc, #128]	@ (800123c <cmd_enc_init+0x94>)
 80011ba:	0018      	movs	r0, r3
 80011bc:	f001 fcc4 	bl	8002b48 <puts>
		printf("Usage: ENC_INIT MAC1 MAC2 MAC3 MAC4 MAC5 MAC6\n");
 80011c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001240 <cmd_enc_init+0x98>)
 80011c2:	0018      	movs	r0, r3
 80011c4:	f001 fcc0 	bl	8002b48 <puts>
		return;
 80011c8:	e035      	b.n	8001236 <cmd_enc_init+0x8e>
	}

	// Parse MAC address
	uint8_t mac_address[6];
	for (int i = 0; i < 6; i++) {
 80011ca:	2300      	movs	r3, #0
 80011cc:	617b      	str	r3, [r7, #20]
 80011ce:	e026      	b.n	800121e <cmd_enc_init+0x76>
		char *endptr;
		mac_address[i] = (uint8_t) strtol(argv[i + 1], &endptr, 16);
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	3301      	adds	r3, #1
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	683a      	ldr	r2, [r7, #0]
 80011d8:	18d3      	adds	r3, r2, r3
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2208      	movs	r2, #8
 80011de:	18b9      	adds	r1, r7, r2
 80011e0:	2210      	movs	r2, #16
 80011e2:	0018      	movs	r0, r3
 80011e4:	f001 fb66 	bl	80028b4 <strtol>
 80011e8:	0003      	movs	r3, r0
 80011ea:	b2d9      	uxtb	r1, r3
 80011ec:	230c      	movs	r3, #12
 80011ee:	18fa      	adds	r2, r7, r3
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	18d3      	adds	r3, r2, r3
 80011f4:	1c0a      	adds	r2, r1, #0
 80011f6:	701a      	strb	r2, [r3, #0]
		if (*endptr != '\0') {
 80011f8:	68bb      	ldr	r3, [r7, #8]
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d00b      	beq.n	8001218 <cmd_enc_init+0x70>
			printf("\nInvalid MAC address: %s\n", argv[i + 1]);
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	3301      	adds	r3, #1
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	683a      	ldr	r2, [r7, #0]
 8001208:	18d3      	adds	r3, r2, r3
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	4b0d      	ldr	r3, [pc, #52]	@ (8001244 <cmd_enc_init+0x9c>)
 800120e:	0011      	movs	r1, r2
 8001210:	0018      	movs	r0, r3
 8001212:	f001 fc29 	bl	8002a68 <iprintf>
 8001216:	e00e      	b.n	8001236 <cmd_enc_init+0x8e>
	for (int i = 0; i < 6; i++) {
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	3301      	adds	r3, #1
 800121c:	617b      	str	r3, [r7, #20]
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	2b05      	cmp	r3, #5
 8001222:	ddd5      	ble.n	80011d0 <cmd_enc_init+0x28>
			return;
		}
	}

	// Initialize ENC28J60
	enc_init(mac_address);
 8001224:	230c      	movs	r3, #12
 8001226:	18fb      	adds	r3, r7, r3
 8001228:	0018      	movs	r0, r3
 800122a:	f000 fedd 	bl	8001fe8 <enc_init>

	printf("\nENC28J60 Initialized.\n");
 800122e:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <cmd_enc_init+0xa0>)
 8001230:	0018      	movs	r0, r3
 8001232:	f001 fc89 	bl	8002b48 <puts>
}
 8001236:	46bd      	mov	sp, r7
 8001238:	b006      	add	sp, #24
 800123a:	bd80      	pop	{r7, pc}
 800123c:	08004450 	.word	0x08004450
 8001240:	0800447c 	.word	0x0800447c
 8001244:	080044ac 	.word	0x080044ac
 8001248:	080044c8 	.word	0x080044c8

0800124c <cmd_arp_send>:


void cmd_arp_send(int argc, char *argv[]) {
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
	if (argc != 1) {
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d004      	beq.n	8001266 <cmd_arp_send+0x1a>
		printf("\nInvalid command: Reset \n");
 800125c:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <cmd_arp_send+0x2c>)
 800125e:	0018      	movs	r0, r3
 8001260:	f001 fc72 	bl	8002b48 <puts>
		return;
 8001264:	e005      	b.n	8001272 <cmd_arp_send+0x26>
	}
	arp_request();
 8001266:	f7ff f89b 	bl	80003a0 <arp_request>
	//arp_request(target_ip);
	// Print the received data
	printf("\n\r ARP Request Sent\n\r");
 800126a:	4b04      	ldr	r3, [pc, #16]	@ (800127c <cmd_arp_send+0x30>)
 800126c:	0018      	movs	r0, r3
 800126e:	f001 fbfb 	bl	8002a68 <iprintf>
}
 8001272:	46bd      	mov	sp, r7
 8001274:	b002      	add	sp, #8
 8001276:	bd80      	pop	{r7, pc}
 8001278:	08004424 	.word	0x08004424
 800127c:	080044e0 	.word	0x080044e0

08001280 <accumulate_line>:
 * Parameters:
 * Buffer and Buffer Size
 *
 * Returns:
 */
void accumulate_line(char *buffer, int max_size) {
 8001280:	b590      	push	{r4, r7, lr}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
	int index = 0;
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]
	char ch;

	while (1) {
		ch = getchar();
 800128e:	f001 fbe1 	bl	8002a54 <getchar>
 8001292:	0002      	movs	r2, r0
 8001294:	210b      	movs	r1, #11
 8001296:	187b      	adds	r3, r7, r1
 8001298:	701a      	strb	r2, [r3, #0]
		if ((ch != 255)) {
 800129a:	000a      	movs	r2, r1
 800129c:	18bb      	adds	r3, r7, r2
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	2bff      	cmp	r3, #255	@ 0xff
 80012a2:	d0f4      	beq.n	800128e <accumulate_line+0xe>
			switch (ch) {
 80012a4:	18bb      	adds	r3, r7, r2
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80012aa:	d018      	beq.n	80012de <accumulate_line+0x5e>
 80012ac:	dc32      	bgt.n	8001314 <accumulate_line+0x94>
 80012ae:	2b20      	cmp	r3, #32
 80012b0:	d020      	beq.n	80012f4 <accumulate_line+0x74>
 80012b2:	dc2f      	bgt.n	8001314 <accumulate_line+0x94>
 80012b4:	2b08      	cmp	r3, #8
 80012b6:	d007      	beq.n	80012c8 <accumulate_line+0x48>
 80012b8:	2b0d      	cmp	r3, #13
 80012ba:	d12b      	bne.n	8001314 <accumulate_line+0x94>
			case '\r':
				buffer[index] = '\0';
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	18d3      	adds	r3, r2, r3
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]
				return;
 80012c6:	e04f      	b.n	8001368 <accumulate_line+0xe8>
			case '\b':
				if (index > 0) {
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	dd48      	ble.n	8001360 <accumulate_line+0xe0>
					index--;
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	3b01      	subs	r3, #1
 80012d2:	60fb      	str	r3, [r7, #12]
					printf("\b \b");
 80012d4:	4b26      	ldr	r3, [pc, #152]	@ (8001370 <accumulate_line+0xf0>)
 80012d6:	0018      	movs	r0, r3
 80012d8:	f001 fbc6 	bl	8002a68 <iprintf>
				}
				break;
 80012dc:	e040      	b.n	8001360 <accumulate_line+0xe0>
			case '\177':
				if (index > 0) {
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	dd3f      	ble.n	8001364 <accumulate_line+0xe4>
					index--;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	60fb      	str	r3, [r7, #12]
					printf("\177 \177");
 80012ea:	4b22      	ldr	r3, [pc, #136]	@ (8001374 <accumulate_line+0xf4>)
 80012ec:	0018      	movs	r0, r3
 80012ee:	f001 fbbb 	bl	8002a68 <iprintf>
				}
				break;
 80012f2:	e037      	b.n	8001364 <accumulate_line+0xe4>
			case ' ':
				printf("%c", ch);
 80012f4:	240b      	movs	r4, #11
 80012f6:	193b      	adds	r3, r7, r4
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	0018      	movs	r0, r3
 80012fc:	f001 fbc4 	bl	8002a88 <putchar>
				buffer[index] = ch;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	18d3      	adds	r3, r2, r3
 8001306:	193a      	adds	r2, r7, r4
 8001308:	7812      	ldrb	r2, [r2, #0]
 800130a:	701a      	strb	r2, [r3, #0]
				index++;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	3301      	adds	r3, #1
 8001310:	60fb      	str	r3, [r7, #12]
				break;
 8001312:	e028      	b.n	8001366 <accumulate_line+0xe6>
			default:
				printf("%c", ch);
 8001314:	240b      	movs	r4, #11
 8001316:	193b      	adds	r3, r7, r4
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	0018      	movs	r0, r3
 800131c:	f001 fbb4 	bl	8002a88 <putchar>
				buffer[index] = toupper((unsigned char )ch);
 8001320:	210a      	movs	r1, #10
 8001322:	187b      	adds	r3, r7, r1
 8001324:	193a      	adds	r2, r7, r4
 8001326:	7812      	ldrb	r2, [r2, #0]
 8001328:	701a      	strb	r2, [r3, #0]
 800132a:	187b      	adds	r3, r7, r1
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	1c5a      	adds	r2, r3, #1
 8001330:	4b11      	ldr	r3, [pc, #68]	@ (8001378 <accumulate_line+0xf8>)
 8001332:	18d3      	adds	r3, r2, r3
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	001a      	movs	r2, r3
 8001338:	2303      	movs	r3, #3
 800133a:	4013      	ands	r3, r2
 800133c:	2b02      	cmp	r3, #2
 800133e:	d103      	bne.n	8001348 <accumulate_line+0xc8>
 8001340:	187b      	adds	r3, r7, r1
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	3b20      	subs	r3, #32
 8001346:	e002      	b.n	800134e <accumulate_line+0xce>
 8001348:	230a      	movs	r3, #10
 800134a:	18fb      	adds	r3, r7, r3
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	68fa      	ldr	r2, [r7, #12]
 8001350:	6879      	ldr	r1, [r7, #4]
 8001352:	188a      	adds	r2, r1, r2
 8001354:	b2db      	uxtb	r3, r3
 8001356:	7013      	strb	r3, [r2, #0]
				index++;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	3301      	adds	r3, #1
 800135c:	60fb      	str	r3, [r7, #12]
				break;
 800135e:	e002      	b.n	8001366 <accumulate_line+0xe6>
				break;
 8001360:	46c0      	nop			@ (mov r8, r8)
 8001362:	e794      	b.n	800128e <accumulate_line+0xe>
				break;
 8001364:	46c0      	nop			@ (mov r8, r8)
		ch = getchar();
 8001366:	e792      	b.n	800128e <accumulate_line+0xe>
			}
		}
	}
}
 8001368:	46bd      	mov	sp, r7
 800136a:	b005      	add	sp, #20
 800136c:	bd90      	pop	{r4, r7, pc}
 800136e:	46c0      	nop			@ (mov r8, r8)
 8001370:	080044f8 	.word	0x080044f8
 8001374:	080044fc 	.word	0x080044fc
 8001378:	0800489c 	.word	0x0800489c

0800137c <tokenize_line>:
 *   max capacity of argument count buffer
 *
 * Returns:
 *   None.
 */
int tokenize_line(char *line, char *argv[], int max_tokens) {
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af00      	add	r7, sp, #0
 8001382:	60f8      	str	r0, [r7, #12]
 8001384:	60b9      	str	r1, [r7, #8]
 8001386:	607a      	str	r2, [r7, #4]
	int argc = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	617b      	str	r3, [r7, #20]
	char *token = strtok(line, " ");
 800138c:	4a11      	ldr	r2, [pc, #68]	@ (80013d4 <tokenize_line+0x58>)
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	0011      	movs	r1, r2
 8001392:	0018      	movs	r0, r3
 8001394:	f001 fdb8 	bl	8002f08 <strtok>
 8001398:	0003      	movs	r3, r0
 800139a:	613b      	str	r3, [r7, #16]
	while (token != NULL && argc < max_tokens) {
 800139c:	e00e      	b.n	80013bc <tokenize_line+0x40>
		argv[argc++] = token;
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	1c5a      	adds	r2, r3, #1
 80013a2:	617a      	str	r2, [r7, #20]
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	68ba      	ldr	r2, [r7, #8]
 80013a8:	18d3      	adds	r3, r2, r3
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	601a      	str	r2, [r3, #0]
		token = strtok(NULL, " ");
 80013ae:	4b09      	ldr	r3, [pc, #36]	@ (80013d4 <tokenize_line+0x58>)
 80013b0:	0019      	movs	r1, r3
 80013b2:	2000      	movs	r0, #0
 80013b4:	f001 fda8 	bl	8002f08 <strtok>
 80013b8:	0003      	movs	r3, r0
 80013ba:	613b      	str	r3, [r7, #16]
	while (token != NULL && argc < max_tokens) {
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d003      	beq.n	80013ca <tokenize_line+0x4e>
 80013c2:	697a      	ldr	r2, [r7, #20]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	429a      	cmp	r2, r3
 80013c8:	dbe9      	blt.n	800139e <tokenize_line+0x22>
	}
	return argc;
 80013ca:	697b      	ldr	r3, [r7, #20]
}
 80013cc:	0018      	movs	r0, r3
 80013ce:	46bd      	mov	sp, r7
 80013d0:	b006      	add	sp, #24
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	08004500 	.word	0x08004500

080013d8 <process_command>:
 *   argv    Argument Vector
 *
 * Returns:
 *   None.
 */
void process_command(int argc, char *argv[]) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
	if (argc == 0) {
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d104      	bne.n	80013f2 <process_command+0x1a>
		printf("\nNo command provided\n");
 80013e8:	4b17      	ldr	r3, [pc, #92]	@ (8001448 <process_command+0x70>)
 80013ea:	0018      	movs	r0, r3
 80013ec:	f001 fbac 	bl	8002b48 <puts>
		return;
 80013f0:	e027      	b.n	8001442 <process_command+0x6a>
	}
	for (int i = 0; i < num_commands; i++) {
 80013f2:	2300      	movs	r3, #0
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	e018      	b.n	800142a <process_command+0x52>
		if (strcasecmp(argv[0], commands[i].name) == 0) {
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	6818      	ldr	r0, [r3, #0]
 80013fc:	4b13      	ldr	r3, [pc, #76]	@ (800144c <process_command+0x74>)
 80013fe:	68fa      	ldr	r2, [r7, #12]
 8001400:	00d2      	lsls	r2, r2, #3
 8001402:	58d3      	ldr	r3, [r2, r3]
 8001404:	0019      	movs	r1, r3
 8001406:	f001 fd53 	bl	8002eb0 <strcasecmp>
 800140a:	1e03      	subs	r3, r0, #0
 800140c:	d10a      	bne.n	8001424 <process_command+0x4c>
			commands[i].handler(argc, argv);
 800140e:	4a0f      	ldr	r2, [pc, #60]	@ (800144c <process_command+0x74>)
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	00db      	lsls	r3, r3, #3
 8001414:	18d3      	adds	r3, r2, r3
 8001416:	3304      	adds	r3, #4
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	6839      	ldr	r1, [r7, #0]
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	0010      	movs	r0, r2
 8001420:	4798      	blx	r3
			return;
 8001422:	e00e      	b.n	8001442 <process_command+0x6a>
	for (int i = 0; i < num_commands; i++) {
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	3301      	adds	r3, #1
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	4b09      	ldr	r3, [pc, #36]	@ (8001450 <process_command+0x78>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	429a      	cmp	r2, r3
 8001432:	dbe1      	blt.n	80013f8 <process_command+0x20>
		}
	}
	printf("\nUnknown command: %s\n", argv[0]);
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <process_command+0x7c>)
 800143a:	0011      	movs	r1, r2
 800143c:	0018      	movs	r0, r3
 800143e:	f001 fb13 	bl	8002a68 <iprintf>
}
 8001442:	46bd      	mov	sp, r7
 8001444:	b004      	add	sp, #16
 8001446:	bd80      	pop	{r7, pc}
 8001448:	08004504 	.word	0x08004504
 800144c:	08004810 	.word	0x08004810
 8001450:	08004888 	.word	0x08004888
 8001454:	0800451c 	.word	0x0800451c

08001458 <USART2_IRQHandler>:

#include "global.h"
#include <stdbool.h>

void USART2_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
	// Check if RXNE flag is set (data received)
	if (USART2->ISR & USART_ISR_RXNE)
 800145e:	4b1f      	ldr	r3, [pc, #124]	@ (80014dc <USART2_IRQHandler+0x84>)
 8001460:	69db      	ldr	r3, [r3, #28]
 8001462:	2220      	movs	r2, #32
 8001464:	4013      	ands	r3, r2
 8001466:	d00b      	beq.n	8001480 <USART2_IRQHandler+0x28>
	{
		char newval = USART2->RDR; // Read the received character
 8001468:	4b1c      	ldr	r3, [pc, #112]	@ (80014dc <USART2_IRQHandler+0x84>)
 800146a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800146c:	b29b      	uxth	r3, r3
 800146e:	b2da      	uxtb	r2, r3
 8001470:	1dfb      	adds	r3, r7, #7
 8001472:	701a      	strb	r2, [r3, #0]
		cbfifo_enqueue(&fiforx,&newval,sizeof(newval));
 8001474:	1df9      	adds	r1, r7, #7
 8001476:	4b1a      	ldr	r3, [pc, #104]	@ (80014e0 <USART2_IRQHandler+0x88>)
 8001478:	2201      	movs	r2, #1
 800147a:	0018      	movs	r0, r3
 800147c:	f7ff f887 	bl	800058e <cbfifo_enqueue>
	}
	if (USART2->ISR & USART_ISR_TXE)
 8001480:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <USART2_IRQHandler+0x84>)
 8001482:	69db      	ldr	r3, [r3, #28]
 8001484:	2280      	movs	r2, #128	@ 0x80
 8001486:	4013      	ands	r3, r2
 8001488:	d023      	beq.n	80014d2 <USART2_IRQHandler+0x7a>
	{
		char newval; // Read the received character
		if(cbfifo_dequeue(&fifotx,&newval,sizeof(newval))>0)
 800148a:	1db9      	adds	r1, r7, #6
 800148c:	4b15      	ldr	r3, [pc, #84]	@ (80014e4 <USART2_IRQHandler+0x8c>)
 800148e:	2201      	movs	r2, #1
 8001490:	0018      	movs	r0, r3
 8001492:	f7ff f8cb 	bl	800062c <cbfifo_dequeue>
 8001496:	1e03      	subs	r3, r0, #0
 8001498:	d015      	beq.n	80014c6 <USART2_IRQHandler+0x6e>
		{
			 if (newval == '\n')
 800149a:	1dbb      	adds	r3, r7, #6
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	2b0a      	cmp	r3, #10
 80014a0:	d10c      	bne.n	80014bc <USART2_IRQHandler+0x64>
			 {
	                USART2->TDR = '\r';
 80014a2:	4b0e      	ldr	r3, [pc, #56]	@ (80014dc <USART2_IRQHandler+0x84>)
 80014a4:	220d      	movs	r2, #13
 80014a6:	851a      	strh	r2, [r3, #40]	@ 0x28
	                while (!(USART2->ISR & USART_ISR_TXE));
 80014a8:	46c0      	nop			@ (mov r8, r8)
 80014aa:	4b0c      	ldr	r3, [pc, #48]	@ (80014dc <USART2_IRQHandler+0x84>)
 80014ac:	69db      	ldr	r3, [r3, #28]
 80014ae:	2280      	movs	r2, #128	@ 0x80
 80014b0:	4013      	ands	r3, r2
 80014b2:	d0fa      	beq.n	80014aa <USART2_IRQHandler+0x52>
	                USART2->TDR = '\n';
 80014b4:	4b09      	ldr	r3, [pc, #36]	@ (80014dc <USART2_IRQHandler+0x84>)
 80014b6:	220a      	movs	r2, #10
 80014b8:	851a      	strh	r2, [r3, #40]	@ 0x28
		else
		{
			USART2->CR1 &= (~(USART_CR1_TXEIE));
		}
	}
}
 80014ba:	e00a      	b.n	80014d2 <USART2_IRQHandler+0x7a>
				 USART2->TDR = newval; // Send the character
 80014bc:	1dbb      	adds	r3, r7, #6
 80014be:	781a      	ldrb	r2, [r3, #0]
 80014c0:	4b06      	ldr	r3, [pc, #24]	@ (80014dc <USART2_IRQHandler+0x84>)
 80014c2:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 80014c4:	e005      	b.n	80014d2 <USART2_IRQHandler+0x7a>
			USART2->CR1 &= (~(USART_CR1_TXEIE));
 80014c6:	4b05      	ldr	r3, [pc, #20]	@ (80014dc <USART2_IRQHandler+0x84>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4b04      	ldr	r3, [pc, #16]	@ (80014dc <USART2_IRQHandler+0x84>)
 80014cc:	2180      	movs	r1, #128	@ 0x80
 80014ce:	438a      	bics	r2, r1
 80014d0:	601a      	str	r2, [r3, #0]
}
 80014d2:	46c0      	nop			@ (mov r8, r8)
 80014d4:	46bd      	mov	sp, r7
 80014d6:	b002      	add	sp, #8
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	46c0      	nop			@ (mov r8, r8)
 80014dc:	40004400 	.word	0x40004400
 80014e0:	20000120 	.word	0x20000120
 80014e4:	20000094 	.word	0x20000094

080014e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	0002      	movs	r2, r0
 80014f0:	1dfb      	adds	r3, r7, #7
 80014f2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80014f4:	1dfb      	adds	r3, r7, #7
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80014fa:	d809      	bhi.n	8001510 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014fc:	1dfb      	adds	r3, r7, #7
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	001a      	movs	r2, r3
 8001502:	231f      	movs	r3, #31
 8001504:	401a      	ands	r2, r3
 8001506:	4b04      	ldr	r3, [pc, #16]	@ (8001518 <__NVIC_EnableIRQ+0x30>)
 8001508:	2101      	movs	r1, #1
 800150a:	4091      	lsls	r1, r2
 800150c:	000a      	movs	r2, r1
 800150e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001510:	46c0      	nop			@ (mov r8, r8)
 8001512:	46bd      	mov	sp, r7
 8001514:	b002      	add	sp, #8
 8001516:	bd80      	pop	{r7, pc}
 8001518:	e000e100 	.word	0xe000e100

0800151c <uart_init>:
 *      Author: Abhishek Nadgir
 */

#include "init_functions.h"

void uart_init(void) {
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
	setvbuf(stdout, NULL, _IONBF, 0);
 8001520:	4b2a      	ldr	r3, [pc, #168]	@ (80015cc <uart_init+0xb0>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	6898      	ldr	r0, [r3, #8]
 8001526:	2300      	movs	r3, #0
 8001528:	2202      	movs	r2, #2
 800152a:	2100      	movs	r1, #0
 800152c:	f001 fb16 	bl	8002b5c <setvbuf>
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN; // Enable GPIOA clock
 8001530:	4b27      	ldr	r3, [pc, #156]	@ (80015d0 <uart_init+0xb4>)
 8001532:	695a      	ldr	r2, [r3, #20]
 8001534:	4b26      	ldr	r3, [pc, #152]	@ (80015d0 <uart_init+0xb4>)
 8001536:	2180      	movs	r1, #128	@ 0x80
 8001538:	0289      	lsls	r1, r1, #10
 800153a:	430a      	orrs	r2, r1
 800153c:	615a      	str	r2, [r3, #20]
	// Set PA2 (TX) and PA3 (RX) to alternate function mode (AF7 for USART2)
	GPIOA->MODER &= ~(GPIO_MODER_MODER2 | GPIO_MODER_MODER3);			// Clear
 800153e:	2390      	movs	r3, #144	@ 0x90
 8001540:	05db      	lsls	r3, r3, #23
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	2390      	movs	r3, #144	@ 0x90
 8001546:	05db      	lsls	r3, r3, #23
 8001548:	21f0      	movs	r1, #240	@ 0xf0
 800154a:	438a      	bics	r2, r1
 800154c:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (GPIO_MODER_MODER2_1 | GPIO_MODER_MODER3_1);// Set AF mode
 800154e:	2390      	movs	r3, #144	@ 0x90
 8001550:	05db      	lsls	r3, r3, #23
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	2390      	movs	r3, #144	@ 0x90
 8001556:	05db      	lsls	r3, r3, #23
 8001558:	21a0      	movs	r1, #160	@ 0xa0
 800155a:	430a      	orrs	r2, r1
 800155c:	601a      	str	r2, [r3, #0]
	GPIOA->AFR[0] |= (1 << GPIO_AFRL_AFSEL2_Pos) | (1 << GPIO_AFRL_AFSEL3_Pos); // AF7 (USART2) for PA2 and PA3
 800155e:	2390      	movs	r3, #144	@ 0x90
 8001560:	05db      	lsls	r3, r3, #23
 8001562:	6a1a      	ldr	r2, [r3, #32]
 8001564:	2390      	movs	r3, #144	@ 0x90
 8001566:	05db      	lsls	r3, r3, #23
 8001568:	2188      	movs	r1, #136	@ 0x88
 800156a:	0149      	lsls	r1, r1, #5
 800156c:	430a      	orrs	r2, r1
 800156e:	621a      	str	r2, [r3, #32]
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN;				// Enable USART2 clock
 8001570:	4b17      	ldr	r3, [pc, #92]	@ (80015d0 <uart_init+0xb4>)
 8001572:	69da      	ldr	r2, [r3, #28]
 8001574:	4b16      	ldr	r3, [pc, #88]	@ (80015d0 <uart_init+0xb4>)
 8001576:	2180      	movs	r1, #128	@ 0x80
 8001578:	0289      	lsls	r1, r1, #10
 800157a:	430a      	orrs	r2, r1
 800157c:	61da      	str	r2, [r3, #28]
	USART2->BRR = USART_BRR_VALUE;// Configure baud rate (assuming 24MHz APB1 clock and 19200 baud rate)
 800157e:	4b15      	ldr	r3, [pc, #84]	@ (80015d4 <uart_init+0xb8>)
 8001580:	4a15      	ldr	r2, [pc, #84]	@ (80015d8 <uart_init+0xbc>)
 8001582:	60da      	str	r2, [r3, #12]
	USART2->CR1 |= USART_CR1_TE | USART_CR1_RE | USART_CR1_RXNEIE; // Enable TX, RX, and RX interrupt
 8001584:	4b13      	ldr	r3, [pc, #76]	@ (80015d4 <uart_init+0xb8>)
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	4b12      	ldr	r3, [pc, #72]	@ (80015d4 <uart_init+0xb8>)
 800158a:	212c      	movs	r1, #44	@ 0x2c
 800158c:	430a      	orrs	r2, r1
 800158e:	601a      	str	r2, [r3, #0]
	USART2->CR1 |= USART_PARITY_CONFIG;
 8001590:	4b10      	ldr	r3, [pc, #64]	@ (80015d4 <uart_init+0xb8>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b0f      	ldr	r3, [pc, #60]	@ (80015d4 <uart_init+0xb8>)
 8001596:	21c0      	movs	r1, #192	@ 0xc0
 8001598:	00c9      	lsls	r1, r1, #3
 800159a:	430a      	orrs	r2, r1
 800159c:	601a      	str	r2, [r3, #0]
	USART2->CR1 |= USART_WORD_LENGTH;
 800159e:	4b0d      	ldr	r3, [pc, #52]	@ (80015d4 <uart_init+0xb8>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	4b0c      	ldr	r3, [pc, #48]	@ (80015d4 <uart_init+0xb8>)
 80015a4:	2180      	movs	r1, #128	@ 0x80
 80015a6:	0149      	lsls	r1, r1, #5
 80015a8:	430a      	orrs	r2, r1
 80015aa:	601a      	str	r2, [r3, #0]
	USART2->CR2 |= USART_STOP_BITS;
 80015ac:	4a09      	ldr	r2, [pc, #36]	@ (80015d4 <uart_init+0xb8>)
 80015ae:	4b09      	ldr	r3, [pc, #36]	@ (80015d4 <uart_init+0xb8>)
 80015b0:	6852      	ldr	r2, [r2, #4]
 80015b2:	605a      	str	r2, [r3, #4]
	USART2->CR1 |= USART_CR1_UE;								// Enable USART
 80015b4:	4b07      	ldr	r3, [pc, #28]	@ (80015d4 <uart_init+0xb8>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	4b06      	ldr	r3, [pc, #24]	@ (80015d4 <uart_init+0xb8>)
 80015ba:	2101      	movs	r1, #1
 80015bc:	430a      	orrs	r2, r1
 80015be:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(USART2_IRQn);			// Enable USART2 interrupt in NVIC
 80015c0:	201c      	movs	r0, #28
 80015c2:	f7ff ff91 	bl	80014e8 <__NVIC_EnableIRQ>
}
 80015c6:	46c0      	nop			@ (mov r8, r8)
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20000028 	.word	0x20000028
 80015d0:	40021000 	.word	0x40021000
 80015d4:	40004400 	.word	0x40004400
 80015d8:	000004e2 	.word	0x000004e2

080015dc <main>:
uint8_t device_mac[6] = { 0x02, 0x04, 0xA3, 0x3C, 0x4D, 0x50 }; // Default MAC
uint8_t target_mac[6] = { 0xFF, 0XFF, 0XFF, 0xFF, 0XFF, 0XFF }; // Default MAC
uint8_t device_ip[4] = { 192, 168, 1, 100 }; // Default IP Address
uint8_t target_ip[4] = { 192, 168, 1, 1 };
void runWebServer(const uint8_t *macAddress, const uint8_t *ipAddress);
int main(void) {
 80015dc:	b590      	push	{r4, r7, lr}
 80015de:	4c1b      	ldr	r4, [pc, #108]	@ (800164c <main+0x70>)
 80015e0:	44a5      	add	sp, r4
 80015e2:	af00      	add	r7, sp, #0
	/*
	 * Clocks: Processor = 48 Mhz. AHB = 48 MHz. APB = 24 MHz.
	 *
	 */
	//init_uled(); //On board LED Initialisation
	SPI_Init();
 80015e4:	f000 f83e 	bl	8001664 <SPI_Init>
	uart_init(); //UART 2 Initialisation for Serial COmmunication
 80015e8:	f7ff ff98 	bl	800151c <uart_init>
	cbfifo_init(&fiforx); // Initialising RX Buffer
 80015ec:	4b18      	ldr	r3, [pc, #96]	@ (8001650 <main+0x74>)
 80015ee:	0018      	movs	r0, r3
 80015f0:	f7fe ffb6 	bl	8000560 <cbfifo_init>
	cbfifo_init(&fifotx); // Initialising TX buffer
 80015f4:	4b17      	ldr	r3, [pc, #92]	@ (8001654 <main+0x78>)
 80015f6:	0018      	movs	r0, r3
 80015f8:	f7fe ffb2 	bl	8000560 <cbfifo_init>
	char inputval[INPUT_BUFFER_SIZE]; // Defining a buffer to accept the command and Process
	char *argv[ARGUMENT_BUFFER_SIZE]; // Defining a buffer to store Argument Vectors after tokenization
	int argc; //TO store Argument COunt
	printf("\nWelcome to SerialIO!\n");
 80015fc:	4b16      	ldr	r3, [pc, #88]	@ (8001658 <main+0x7c>)
 80015fe:	0018      	movs	r0, r3
 8001600:	f001 faa2 	bl	8002b48 <puts>
	enc_init(device_mac);
 8001604:	4b15      	ldr	r3, [pc, #84]	@ (800165c <main+0x80>)
 8001606:	0018      	movs	r0, r3
 8001608:	f000 fcee 	bl	8001fe8 <enc_init>
	//runWebServer(device_mac,device_ip);
	while (1) {

		printf("\n$$ ");
 800160c:	4b14      	ldr	r3, [pc, #80]	@ (8001660 <main+0x84>)
 800160e:	0018      	movs	r0, r3
 8001610:	f001 fa2a 	bl	8002a68 <iprintf>
		accumulate_line(inputval, INPUT_BUFFER_SIZE); //Takes character from Serial Terminal
 8001614:	2481      	movs	r4, #129	@ 0x81
 8001616:	00a4      	lsls	r4, r4, #2
 8001618:	193b      	adds	r3, r7, r4
 800161a:	2180      	movs	r1, #128	@ 0x80
 800161c:	0018      	movs	r0, r3
 800161e:	f7ff fe2f 	bl	8001280 <accumulate_line>
		argc = tokenize_line(inputval, argv, ARGUMENT_BUFFER_SIZE); // Takes array of string as input and returs Number of Arguments and buffer of argument vector
 8001622:	1d39      	adds	r1, r7, #4
 8001624:	193b      	adds	r3, r7, r4
 8001626:	2280      	movs	r2, #128	@ 0x80
 8001628:	0018      	movs	r0, r3
 800162a:	f7ff fea7 	bl	800137c <tokenize_line>
 800162e:	0003      	movs	r3, r0
 8001630:	21a1      	movs	r1, #161	@ 0xa1
 8001632:	0089      	lsls	r1, r1, #2
 8001634:	187a      	adds	r2, r7, r1
 8001636:	6013      	str	r3, [r2, #0]
		process_command(argc, argv); // Takes argument count and vector as input and processes the command accordingly
 8001638:	1d3a      	adds	r2, r7, #4
 800163a:	187b      	adds	r3, r7, r1
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	0011      	movs	r1, r2
 8001640:	0018      	movs	r0, r3
 8001642:	f7ff fec9 	bl	80013d8 <process_command>
		printf("\n$$ ");
 8001646:	46c0      	nop			@ (mov r8, r8)
 8001648:	e7e0      	b.n	800160c <main+0x30>
 800164a:	46c0      	nop			@ (mov r8, r8)
 800164c:	fffffd74 	.word	0xfffffd74
 8001650:	20000120 	.word	0x20000120
 8001654:	20000094 	.word	0x20000094
 8001658:	08004534 	.word	0x08004534
 800165c:	20000000 	.word	0x20000000
 8001660:	0800454c 	.word	0x0800454c

08001664 <SPI_Init>:
#include "spi.h"

void SPI_Init(void) {
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
	// Enable GPIOB clock
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8001668:	4b1b      	ldr	r3, [pc, #108]	@ (80016d8 <SPI_Init+0x74>)
 800166a:	695a      	ldr	r2, [r3, #20]
 800166c:	4b1a      	ldr	r3, [pc, #104]	@ (80016d8 <SPI_Init+0x74>)
 800166e:	2180      	movs	r1, #128	@ 0x80
 8001670:	02c9      	lsls	r1, r1, #11
 8001672:	430a      	orrs	r2, r1
 8001674:	615a      	str	r2, [r3, #20]

	// Configure CS, SCK, and MOSI as output
	GPIOB->MODER &= ~(GPIO_MODER_MODER12 | GPIO_MODER_MODER13
 8001676:	4b19      	ldr	r3, [pc, #100]	@ (80016dc <SPI_Init+0x78>)
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	4b18      	ldr	r3, [pc, #96]	@ (80016dc <SPI_Init+0x78>)
 800167c:	4918      	ldr	r1, [pc, #96]	@ (80016e0 <SPI_Init+0x7c>)
 800167e:	400a      	ands	r2, r1
 8001680:	601a      	str	r2, [r3, #0]
			| GPIO_MODER_MODER15); // Clear MODER bits
	GPIOB->MODER |= (GPIO_MODER_MODER12_0 | GPIO_MODER_MODER13_0
 8001682:	4b16      	ldr	r3, [pc, #88]	@ (80016dc <SPI_Init+0x78>)
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	4b15      	ldr	r3, [pc, #84]	@ (80016dc <SPI_Init+0x78>)
 8001688:	218a      	movs	r1, #138	@ 0x8a
 800168a:	05c9      	lsls	r1, r1, #23
 800168c:	430a      	orrs	r2, r1
 800168e:	601a      	str	r2, [r3, #0]
			| GPIO_MODER_MODER15_0); // Set as output

	// Configure MISO as input
	GPIOB->MODER &= ~GPIO_MODER_MODER14; // Set as input
 8001690:	4b12      	ldr	r3, [pc, #72]	@ (80016dc <SPI_Init+0x78>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	4b11      	ldr	r3, [pc, #68]	@ (80016dc <SPI_Init+0x78>)
 8001696:	4913      	ldr	r1, [pc, #76]	@ (80016e4 <SPI_Init+0x80>)
 8001698:	400a      	ands	r2, r1
 800169a:	601a      	str	r2, [r3, #0]

	// Set all pins to high-speed mode
	GPIOB->OSPEEDR |= (GPIO_OSPEEDR_OSPEEDR12 | GPIO_OSPEEDR_OSPEEDR13
 800169c:	4b0f      	ldr	r3, [pc, #60]	@ (80016dc <SPI_Init+0x78>)
 800169e:	689a      	ldr	r2, [r3, #8]
 80016a0:	4b0e      	ldr	r3, [pc, #56]	@ (80016dc <SPI_Init+0x78>)
 80016a2:	21ff      	movs	r1, #255	@ 0xff
 80016a4:	0609      	lsls	r1, r1, #24
 80016a6:	430a      	orrs	r2, r1
 80016a8:	609a      	str	r2, [r3, #8]
			| GPIO_OSPEEDR_OSPEEDR14 | GPIO_OSPEEDR_OSPEEDR15);

	// Set default states
	GPIOB->ODR |= SPI2_CS_PIN;    // CS High (inactive)
 80016aa:	4b0c      	ldr	r3, [pc, #48]	@ (80016dc <SPI_Init+0x78>)
 80016ac:	695a      	ldr	r2, [r3, #20]
 80016ae:	4b0b      	ldr	r3, [pc, #44]	@ (80016dc <SPI_Init+0x78>)
 80016b0:	2180      	movs	r1, #128	@ 0x80
 80016b2:	0149      	lsls	r1, r1, #5
 80016b4:	430a      	orrs	r2, r1
 80016b6:	615a      	str	r2, [r3, #20]
	GPIOB->ODR &= ~SPI2_SCK_PIN;  // SCK Low (idle)
 80016b8:	4b08      	ldr	r3, [pc, #32]	@ (80016dc <SPI_Init+0x78>)
 80016ba:	695a      	ldr	r2, [r3, #20]
 80016bc:	4b07      	ldr	r3, [pc, #28]	@ (80016dc <SPI_Init+0x78>)
 80016be:	490a      	ldr	r1, [pc, #40]	@ (80016e8 <SPI_Init+0x84>)
 80016c0:	400a      	ands	r2, r1
 80016c2:	615a      	str	r2, [r3, #20]
	GPIOB->ODR &= ~SPI2_MOSI_PIN; // MOSI Low (idle)
 80016c4:	4b05      	ldr	r3, [pc, #20]	@ (80016dc <SPI_Init+0x78>)
 80016c6:	695a      	ldr	r2, [r3, #20]
 80016c8:	4b04      	ldr	r3, [pc, #16]	@ (80016dc <SPI_Init+0x78>)
 80016ca:	4908      	ldr	r1, [pc, #32]	@ (80016ec <SPI_Init+0x88>)
 80016cc:	400a      	ands	r2, r1
 80016ce:	615a      	str	r2, [r3, #20]
}
 80016d0:	46c0      	nop			@ (mov r8, r8)
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	46c0      	nop			@ (mov r8, r8)
 80016d8:	40021000 	.word	0x40021000
 80016dc:	48000400 	.word	0x48000400
 80016e0:	30ffffff 	.word	0x30ffffff
 80016e4:	cfffffff 	.word	0xcfffffff
 80016e8:	ffffdfff 	.word	0xffffdfff
 80016ec:	ffff7fff 	.word	0xffff7fff

080016f0 <SPI_WriteByte>:

void SPI_WriteByte(uint8_t data) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	0002      	movs	r2, r0
 80016f8:	1dfb      	adds	r3, r7, #7
 80016fa:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 8; i++) {
 80016fc:	2300      	movs	r3, #0
 80016fe:	617b      	str	r3, [r7, #20]
 8001700:	e039      	b.n	8001776 <SPI_WriteByte+0x86>
		// Write the MSB to MOSI
		if (data & 0x80) {
 8001702:	1dfb      	adds	r3, r7, #7
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	b25b      	sxtb	r3, r3
 8001708:	2b00      	cmp	r3, #0
 800170a:	da07      	bge.n	800171c <SPI_WriteByte+0x2c>
			GPIOB->ODR |= SPI2_MOSI_PIN; // Set MOSI High
 800170c:	4b20      	ldr	r3, [pc, #128]	@ (8001790 <SPI_WriteByte+0xa0>)
 800170e:	695a      	ldr	r2, [r3, #20]
 8001710:	4b1f      	ldr	r3, [pc, #124]	@ (8001790 <SPI_WriteByte+0xa0>)
 8001712:	2180      	movs	r1, #128	@ 0x80
 8001714:	0209      	lsls	r1, r1, #8
 8001716:	430a      	orrs	r2, r1
 8001718:	615a      	str	r2, [r3, #20]
 800171a:	e005      	b.n	8001728 <SPI_WriteByte+0x38>
		} else {
			GPIOB->ODR &= ~SPI2_MOSI_PIN; // Set MOSI Low
 800171c:	4b1c      	ldr	r3, [pc, #112]	@ (8001790 <SPI_WriteByte+0xa0>)
 800171e:	695a      	ldr	r2, [r3, #20]
 8001720:	4b1b      	ldr	r3, [pc, #108]	@ (8001790 <SPI_WriteByte+0xa0>)
 8001722:	491c      	ldr	r1, [pc, #112]	@ (8001794 <SPI_WriteByte+0xa4>)
 8001724:	400a      	ands	r2, r1
 8001726:	615a      	str	r2, [r3, #20]
		}
		data <<= 1; // Shift to the next bit
 8001728:	1dfa      	adds	r2, r7, #7
 800172a:	1dfb      	adds	r3, r7, #7
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	18db      	adds	r3, r3, r3
 8001730:	7013      	strb	r3, [r2, #0]

		// Toggle SCK to clock the bit
		GPIOB->ODR |= SPI2_SCK_PIN;  // SCK High
 8001732:	4b17      	ldr	r3, [pc, #92]	@ (8001790 <SPI_WriteByte+0xa0>)
 8001734:	695a      	ldr	r2, [r3, #20]
 8001736:	4b16      	ldr	r3, [pc, #88]	@ (8001790 <SPI_WriteByte+0xa0>)
 8001738:	2180      	movs	r1, #128	@ 0x80
 800173a:	0189      	lsls	r1, r1, #6
 800173c:	430a      	orrs	r2, r1
 800173e:	615a      	str	r2, [r3, #20]
		//DELAY_SHORT();               // Small delay
		for (int i = 0; i < 16; i++)
 8001740:	2300      	movs	r3, #0
 8001742:	613b      	str	r3, [r7, #16]
 8001744:	e002      	b.n	800174c <SPI_WriteByte+0x5c>
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	3301      	adds	r3, #1
 800174a:	613b      	str	r3, [r7, #16]
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	2b0f      	cmp	r3, #15
 8001750:	ddf9      	ble.n	8001746 <SPI_WriteByte+0x56>
			;
		GPIOB->ODR &= ~SPI2_SCK_PIN; // SCK Low
 8001752:	4b0f      	ldr	r3, [pc, #60]	@ (8001790 <SPI_WriteByte+0xa0>)
 8001754:	695a      	ldr	r2, [r3, #20]
 8001756:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <SPI_WriteByte+0xa0>)
 8001758:	490f      	ldr	r1, [pc, #60]	@ (8001798 <SPI_WriteByte+0xa8>)
 800175a:	400a      	ands	r2, r1
 800175c:	615a      	str	r2, [r3, #20]
		//DELAY_SHORT();               // Small delay
		for (int i = 0; i < 16; i++)
 800175e:	2300      	movs	r3, #0
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	e002      	b.n	800176a <SPI_WriteByte+0x7a>
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	3301      	adds	r3, #1
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	2b0f      	cmp	r3, #15
 800176e:	ddf9      	ble.n	8001764 <SPI_WriteByte+0x74>
	for (int i = 0; i < 8; i++) {
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	3301      	adds	r3, #1
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	2b07      	cmp	r3, #7
 800177a:	ddc2      	ble.n	8001702 <SPI_WriteByte+0x12>
			;
	}
	GPIOB->ODR &= ~SPI2_MOSI_PIN; // MOSI Low (idle)
 800177c:	4b04      	ldr	r3, [pc, #16]	@ (8001790 <SPI_WriteByte+0xa0>)
 800177e:	695a      	ldr	r2, [r3, #20]
 8001780:	4b03      	ldr	r3, [pc, #12]	@ (8001790 <SPI_WriteByte+0xa0>)
 8001782:	4904      	ldr	r1, [pc, #16]	@ (8001794 <SPI_WriteByte+0xa4>)
 8001784:	400a      	ands	r2, r1
 8001786:	615a      	str	r2, [r3, #20]
}
 8001788:	46c0      	nop			@ (mov r8, r8)
 800178a:	46bd      	mov	sp, r7
 800178c:	b006      	add	sp, #24
 800178e:	bd80      	pop	{r7, pc}
 8001790:	48000400 	.word	0x48000400
 8001794:	ffff7fff 	.word	0xffff7fff
 8001798:	ffffdfff 	.word	0xffffdfff

0800179c <spi_set_autoinc>:
void spi_set_autoinc(void) {
 800179c:	b590      	push	{r4, r7, lr}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
	GPIOB->ODR &= ~SPI2_CS_PIN;
 80017a2:	4b1a      	ldr	r3, [pc, #104]	@ (800180c <spi_set_autoinc+0x70>)
 80017a4:	695a      	ldr	r2, [r3, #20]
 80017a6:	4b19      	ldr	r3, [pc, #100]	@ (800180c <spi_set_autoinc+0x70>)
 80017a8:	4919      	ldr	r1, [pc, #100]	@ (8001810 <spi_set_autoinc+0x74>)
 80017aa:	400a      	ands	r2, r1
 80017ac:	615a      	str	r2, [r3, #20]
	SPI_WriteByte(0x1E);
 80017ae:	201e      	movs	r0, #30
 80017b0:	f7ff ff9e 	bl	80016f0 <SPI_WriteByte>
	uint8_t data = SPI_ReadByte(); // Read the data from the SPI slave
 80017b4:	1dfc      	adds	r4, r7, #7
 80017b6:	f000 f9f3 	bl	8001ba0 <SPI_ReadByte>
 80017ba:	0003      	movs	r3, r0
 80017bc:	7023      	strb	r3, [r4, #0]
	GPIOB->ODR |= SPI2_CS_PIN;
 80017be:	4b13      	ldr	r3, [pc, #76]	@ (800180c <spi_set_autoinc+0x70>)
 80017c0:	695a      	ldr	r2, [r3, #20]
 80017c2:	4b12      	ldr	r3, [pc, #72]	@ (800180c <spi_set_autoinc+0x70>)
 80017c4:	2180      	movs	r1, #128	@ 0x80
 80017c6:	0149      	lsls	r1, r1, #5
 80017c8:	430a      	orrs	r2, r1
 80017ca:	615a      	str	r2, [r3, #20]
	data |= (1 << 7); // Set bit 7 of the data to 1
 80017cc:	1dfb      	adds	r3, r7, #7
 80017ce:	1dfa      	adds	r2, r7, #7
 80017d0:	7812      	ldrb	r2, [r2, #0]
 80017d2:	2180      	movs	r1, #128	@ 0x80
 80017d4:	4249      	negs	r1, r1
 80017d6:	430a      	orrs	r2, r1
 80017d8:	701a      	strb	r2, [r3, #0]
	GPIOB->ODR &= ~SPI2_CS_PIN;
 80017da:	4b0c      	ldr	r3, [pc, #48]	@ (800180c <spi_set_autoinc+0x70>)
 80017dc:	695a      	ldr	r2, [r3, #20]
 80017de:	4b0b      	ldr	r3, [pc, #44]	@ (800180c <spi_set_autoinc+0x70>)
 80017e0:	490b      	ldr	r1, [pc, #44]	@ (8001810 <spi_set_autoinc+0x74>)
 80017e2:	400a      	ands	r2, r1
 80017e4:	615a      	str	r2, [r3, #20]
	SPI_WriteByte(0x5E);      // Write ECON2 address
 80017e6:	205e      	movs	r0, #94	@ 0x5e
 80017e8:	f7ff ff82 	bl	80016f0 <SPI_WriteByte>
	SPI_WriteByte(data);      // Write the modified data with MSB set
 80017ec:	1dfb      	adds	r3, r7, #7
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	0018      	movs	r0, r3
 80017f2:	f7ff ff7d 	bl	80016f0 <SPI_WriteByte>
	GPIOB->ODR |= SPI2_CS_PIN;
 80017f6:	4b05      	ldr	r3, [pc, #20]	@ (800180c <spi_set_autoinc+0x70>)
 80017f8:	695a      	ldr	r2, [r3, #20]
 80017fa:	4b04      	ldr	r3, [pc, #16]	@ (800180c <spi_set_autoinc+0x70>)
 80017fc:	2180      	movs	r1, #128	@ 0x80
 80017fe:	0149      	lsls	r1, r1, #5
 8001800:	430a      	orrs	r2, r1
 8001802:	615a      	str	r2, [r3, #20]
}
 8001804:	46c0      	nop			@ (mov r8, r8)
 8001806:	46bd      	mov	sp, r7
 8001808:	b003      	add	sp, #12
 800180a:	bd90      	pop	{r4, r7, pc}
 800180c:	48000400 	.word	0x48000400
 8001810:	ffffefff 	.word	0xffffefff

08001814 <select_reg_bank>:
void select_reg_bank(uint8_t bank) {
 8001814:	b5b0      	push	{r4, r5, r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	0002      	movs	r2, r0
 800181c:	1dfb      	adds	r3, r7, #7
 800181e:	701a      	strb	r2, [r3, #0]
	GPIOB->ODR &= ~SPI2_CS_PIN;
 8001820:	4b36      	ldr	r3, [pc, #216]	@ (80018fc <select_reg_bank+0xe8>)
 8001822:	695a      	ldr	r2, [r3, #20]
 8001824:	4b35      	ldr	r3, [pc, #212]	@ (80018fc <select_reg_bank+0xe8>)
 8001826:	4936      	ldr	r1, [pc, #216]	@ (8001900 <select_reg_bank+0xec>)
 8001828:	400a      	ands	r2, r1
 800182a:	615a      	str	r2, [r3, #20]
	SPI_WriteByte(0X1F); // Send the address
 800182c:	201f      	movs	r0, #31
 800182e:	f7ff ff5f 	bl	80016f0 <SPI_WriteByte>
	uint8_t data = SPI_ReadByte(); // Read the data
 8001832:	250f      	movs	r5, #15
 8001834:	197c      	adds	r4, r7, r5
 8001836:	f000 f9b3 	bl	8001ba0 <SPI_ReadByte>
 800183a:	0003      	movs	r3, r0
 800183c:	7023      	strb	r3, [r4, #0]
	GPIOB->ODR |= SPI2_CS_PIN;
 800183e:	4b2f      	ldr	r3, [pc, #188]	@ (80018fc <select_reg_bank+0xe8>)
 8001840:	695a      	ldr	r2, [r3, #20]
 8001842:	4b2e      	ldr	r3, [pc, #184]	@ (80018fc <select_reg_bank+0xe8>)
 8001844:	2180      	movs	r1, #128	@ 0x80
 8001846:	0149      	lsls	r1, r1, #5
 8001848:	430a      	orrs	r2, r1
 800184a:	615a      	str	r2, [r3, #20]

	// Modify the last two bits of 'data' based on 'bank'
	data &= ~0x03; // Clear the last two bits
 800184c:	197b      	adds	r3, r7, r5
 800184e:	197a      	adds	r2, r7, r5
 8001850:	7812      	ldrb	r2, [r2, #0]
 8001852:	2103      	movs	r1, #3
 8001854:	438a      	bics	r2, r1
 8001856:	701a      	strb	r2, [r3, #0]
	switch (bank) {
 8001858:	1dfb      	adds	r3, r7, #7
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b03      	cmp	r3, #3
 800185e:	d01e      	beq.n	800189e <select_reg_bank+0x8a>
 8001860:	dc25      	bgt.n	80018ae <select_reg_bank+0x9a>
 8001862:	2b02      	cmp	r3, #2
 8001864:	d013      	beq.n	800188e <select_reg_bank+0x7a>
 8001866:	dc22      	bgt.n	80018ae <select_reg_bank+0x9a>
 8001868:	2b00      	cmp	r3, #0
 800186a:	d002      	beq.n	8001872 <select_reg_bank+0x5e>
 800186c:	2b01      	cmp	r3, #1
 800186e:	d006      	beq.n	800187e <select_reg_bank+0x6a>
 8001870:	e01d      	b.n	80018ae <select_reg_bank+0x9a>
	case 0:
		data |= 0x00; // Last two bits: 00
 8001872:	220f      	movs	r2, #15
 8001874:	18bb      	adds	r3, r7, r2
 8001876:	18ba      	adds	r2, r7, r2
 8001878:	7812      	ldrb	r2, [r2, #0]
 800187a:	701a      	strb	r2, [r3, #0]
		break;
 800187c:	e01b      	b.n	80018b6 <select_reg_bank+0xa2>
	case 1:
		data |= 0x01; // Last two bits: 01
 800187e:	220f      	movs	r2, #15
 8001880:	18bb      	adds	r3, r7, r2
 8001882:	18ba      	adds	r2, r7, r2
 8001884:	7812      	ldrb	r2, [r2, #0]
 8001886:	2101      	movs	r1, #1
 8001888:	430a      	orrs	r2, r1
 800188a:	701a      	strb	r2, [r3, #0]
		break;
 800188c:	e013      	b.n	80018b6 <select_reg_bank+0xa2>
	case 2:
		data |= 0x02; // Last two bits: 10
 800188e:	220f      	movs	r2, #15
 8001890:	18bb      	adds	r3, r7, r2
 8001892:	18ba      	adds	r2, r7, r2
 8001894:	7812      	ldrb	r2, [r2, #0]
 8001896:	2102      	movs	r1, #2
 8001898:	430a      	orrs	r2, r1
 800189a:	701a      	strb	r2, [r3, #0]
		break;
 800189c:	e00b      	b.n	80018b6 <select_reg_bank+0xa2>
	case 3:
		data |= 0x03; // Last two bits: 11
 800189e:	220f      	movs	r2, #15
 80018a0:	18bb      	adds	r3, r7, r2
 80018a2:	18ba      	adds	r2, r7, r2
 80018a4:	7812      	ldrb	r2, [r2, #0]
 80018a6:	2103      	movs	r1, #3
 80018a8:	430a      	orrs	r2, r1
 80018aa:	701a      	strb	r2, [r3, #0]
		break;
 80018ac:	e003      	b.n	80018b6 <select_reg_bank+0xa2>
	default:
		printf("wrong bank");
 80018ae:	4b15      	ldr	r3, [pc, #84]	@ (8001904 <select_reg_bank+0xf0>)
 80018b0:	0018      	movs	r0, r3
 80018b2:	f001 f8d9 	bl	8002a68 <iprintf>
	}

	for (int i = 0; i < 16; i++)
 80018b6:	2300      	movs	r3, #0
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	e002      	b.n	80018c2 <select_reg_bank+0xae>
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	3301      	adds	r3, #1
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	2b0f      	cmp	r3, #15
 80018c6:	ddf9      	ble.n	80018bc <select_reg_bank+0xa8>
		; // Delay

	GPIOB->ODR &= ~SPI2_CS_PIN;
 80018c8:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <select_reg_bank+0xe8>)
 80018ca:	695a      	ldr	r2, [r3, #20]
 80018cc:	4b0b      	ldr	r3, [pc, #44]	@ (80018fc <select_reg_bank+0xe8>)
 80018ce:	490c      	ldr	r1, [pc, #48]	@ (8001900 <select_reg_bank+0xec>)
 80018d0:	400a      	ands	r2, r1
 80018d2:	615a      	str	r2, [r3, #20]
	SPI_WriteByte(0x5F);
 80018d4:	205f      	movs	r0, #95	@ 0x5f
 80018d6:	f7ff ff0b 	bl	80016f0 <SPI_WriteByte>
	SPI_WriteByte(data); // Send the modified data
 80018da:	230f      	movs	r3, #15
 80018dc:	18fb      	adds	r3, r7, r3
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	0018      	movs	r0, r3
 80018e2:	f7ff ff05 	bl	80016f0 <SPI_WriteByte>
	GPIOB->ODR |= SPI2_CS_PIN;
 80018e6:	4b05      	ldr	r3, [pc, #20]	@ (80018fc <select_reg_bank+0xe8>)
 80018e8:	695a      	ldr	r2, [r3, #20]
 80018ea:	4b04      	ldr	r3, [pc, #16]	@ (80018fc <select_reg_bank+0xe8>)
 80018ec:	2180      	movs	r1, #128	@ 0x80
 80018ee:	0149      	lsls	r1, r1, #5
 80018f0:	430a      	orrs	r2, r1
 80018f2:	615a      	str	r2, [r3, #20]
}
 80018f4:	46c0      	nop			@ (mov r8, r8)
 80018f6:	46bd      	mov	sp, r7
 80018f8:	b004      	add	sp, #16
 80018fa:	bdb0      	pop	{r4, r5, r7, pc}
 80018fc:	48000400 	.word	0x48000400
 8001900:	ffffefff 	.word	0xffffefff
 8001904:	08004580 	.word	0x08004580

08001908 <spi_control_write>:

void spi_control_write(int reg_bank, uint8_t addr, uint8_t data) {
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	0008      	movs	r0, r1
 8001912:	0011      	movs	r1, r2
 8001914:	1cfb      	adds	r3, r7, #3
 8001916:	1c02      	adds	r2, r0, #0
 8001918:	701a      	strb	r2, [r3, #0]
 800191a:	1cbb      	adds	r3, r7, #2
 800191c:	1c0a      	adds	r2, r1, #0
 800191e:	701a      	strb	r2, [r3, #0]
	uint8_t opcode = 0x40;
 8001920:	200f      	movs	r0, #15
 8001922:	183b      	adds	r3, r7, r0
 8001924:	2240      	movs	r2, #64	@ 0x40
 8001926:	701a      	strb	r2, [r3, #0]
	addr = addr + opcode;
 8001928:	1cfb      	adds	r3, r7, #3
 800192a:	1cf9      	adds	r1, r7, #3
 800192c:	183a      	adds	r2, r7, r0
 800192e:	7809      	ldrb	r1, [r1, #0]
 8001930:	7812      	ldrb	r2, [r2, #0]
 8001932:	188a      	adds	r2, r1, r2
 8001934:	701a      	strb	r2, [r3, #0]
	select_reg_bank(reg_bank);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	b2db      	uxtb	r3, r3
 800193a:	0018      	movs	r0, r3
 800193c:	f7ff ff6a 	bl	8001814 <select_reg_bank>
	GPIOB->ODR &= ~SPI2_CS_PIN;
 8001940:	4b0d      	ldr	r3, [pc, #52]	@ (8001978 <spi_control_write+0x70>)
 8001942:	695a      	ldr	r2, [r3, #20]
 8001944:	4b0c      	ldr	r3, [pc, #48]	@ (8001978 <spi_control_write+0x70>)
 8001946:	490d      	ldr	r1, [pc, #52]	@ (800197c <spi_control_write+0x74>)
 8001948:	400a      	ands	r2, r1
 800194a:	615a      	str	r2, [r3, #20]
	SPI_WriteByte(addr);
 800194c:	1cfb      	adds	r3, r7, #3
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	0018      	movs	r0, r3
 8001952:	f7ff fecd 	bl	80016f0 <SPI_WriteByte>
	SPI_WriteByte(data);
 8001956:	1cbb      	adds	r3, r7, #2
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	0018      	movs	r0, r3
 800195c:	f7ff fec8 	bl	80016f0 <SPI_WriteByte>
	GPIOB->ODR |= SPI2_CS_PIN;
 8001960:	4b05      	ldr	r3, [pc, #20]	@ (8001978 <spi_control_write+0x70>)
 8001962:	695a      	ldr	r2, [r3, #20]
 8001964:	4b04      	ldr	r3, [pc, #16]	@ (8001978 <spi_control_write+0x70>)
 8001966:	2180      	movs	r1, #128	@ 0x80
 8001968:	0149      	lsls	r1, r1, #5
 800196a:	430a      	orrs	r2, r1
 800196c:	615a      	str	r2, [r3, #20]
}
 800196e:	46c0      	nop			@ (mov r8, r8)
 8001970:	46bd      	mov	sp, r7
 8001972:	b004      	add	sp, #16
 8001974:	bd80      	pop	{r7, pc}
 8001976:	46c0      	nop			@ (mov r8, r8)
 8001978:	48000400 	.word	0x48000400
 800197c:	ffffefff 	.word	0xffffefff

08001980 <buffer_init>:

void buffer_init(uint16_t start_address, uint16_t end_address) {
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	0002      	movs	r2, r0
 8001988:	1dbb      	adds	r3, r7, #6
 800198a:	801a      	strh	r2, [r3, #0]
 800198c:	1d3b      	adds	r3, r7, #4
 800198e:	1c0a      	adds	r2, r1, #0
 8001990:	801a      	strh	r2, [r3, #0]
	//uint16_t end_address = start_address + size - 1;

	if (start_address > 0x1FFF || end_address > 0x1FFF) {
 8001992:	1dbb      	adds	r3, r7, #6
 8001994:	881a      	ldrh	r2, [r3, #0]
 8001996:	2380      	movs	r3, #128	@ 0x80
 8001998:	019b      	lsls	r3, r3, #6
 800199a:	429a      	cmp	r2, r3
 800199c:	d205      	bcs.n	80019aa <buffer_init+0x2a>
 800199e:	1d3b      	adds	r3, r7, #4
 80019a0:	881a      	ldrh	r2, [r3, #0]
 80019a2:	2380      	movs	r3, #128	@ 0x80
 80019a4:	019b      	lsls	r3, r3, #6
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d308      	bcc.n	80019bc <buffer_init+0x3c>
		printf("\nInvalid Buffer Range: Start 0x%04X, End 0x%04X\n",
 80019aa:	1dbb      	adds	r3, r7, #6
 80019ac:	8819      	ldrh	r1, [r3, #0]
 80019ae:	1d3b      	adds	r3, r7, #4
 80019b0:	881a      	ldrh	r2, [r3, #0]
 80019b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001a60 <buffer_init+0xe0>)
 80019b4:	0018      	movs	r0, r3
 80019b6:	f001 f857 	bl	8002a68 <iprintf>
				start_address, end_address);
		return;
 80019ba:	e04d      	b.n	8001a58 <buffer_init+0xd8>
	}

	// Ensure start and end addresses are even
	start_address &= ~1;  // Align to even address
 80019bc:	1dbb      	adds	r3, r7, #6
 80019be:	1dba      	adds	r2, r7, #6
 80019c0:	8812      	ldrh	r2, [r2, #0]
 80019c2:	2101      	movs	r1, #1
 80019c4:	438a      	bics	r2, r1
 80019c6:	801a      	strh	r2, [r3, #0]
	//end_address;    // Align to even address

	// Write ERXST (start) and ERXND (end) registers
	spi_control_write(0, 0x00, (uint8_t) (start_address & 0xFF)); // ERDPTL
 80019c8:	1dbb      	adds	r3, r7, #6
 80019ca:	881b      	ldrh	r3, [r3, #0]
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	001a      	movs	r2, r3
 80019d0:	2100      	movs	r1, #0
 80019d2:	2000      	movs	r0, #0
 80019d4:	f7ff ff98 	bl	8001908 <spi_control_write>
	spi_control_write(0, 0x01, (uint8_t) (start_address >> 8)); // ERDPTH
 80019d8:	1dbb      	adds	r3, r7, #6
 80019da:	881b      	ldrh	r3, [r3, #0]
 80019dc:	0a1b      	lsrs	r3, r3, #8
 80019de:	b29b      	uxth	r3, r3
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	001a      	movs	r2, r3
 80019e4:	2101      	movs	r1, #1
 80019e6:	2000      	movs	r0, #0
 80019e8:	f7ff ff8e 	bl	8001908 <spi_control_write>
	spi_control_write(0, 0x08, (uint8_t) (start_address & 0xFF)); // ERXSTL
 80019ec:	1dbb      	adds	r3, r7, #6
 80019ee:	881b      	ldrh	r3, [r3, #0]
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	001a      	movs	r2, r3
 80019f4:	2108      	movs	r1, #8
 80019f6:	2000      	movs	r0, #0
 80019f8:	f7ff ff86 	bl	8001908 <spi_control_write>
	spi_control_write(0, 0x09, (uint8_t) (start_address >> 8)); // ERXSTH
 80019fc:	1dbb      	adds	r3, r7, #6
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	0a1b      	lsrs	r3, r3, #8
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	001a      	movs	r2, r3
 8001a08:	2109      	movs	r1, #9
 8001a0a:	2000      	movs	r0, #0
 8001a0c:	f7ff ff7c 	bl	8001908 <spi_control_write>
	spi_control_write(0, 0x0A, (uint8_t) (end_address & 0xFF)); // ERXNDL
 8001a10:	1d3b      	adds	r3, r7, #4
 8001a12:	881b      	ldrh	r3, [r3, #0]
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	001a      	movs	r2, r3
 8001a18:	210a      	movs	r1, #10
 8001a1a:	2000      	movs	r0, #0
 8001a1c:	f7ff ff74 	bl	8001908 <spi_control_write>
	spi_control_write(0, 0x0B, (uint8_t) (end_address >> 8)); // ERXNDH
 8001a20:	1d3b      	adds	r3, r7, #4
 8001a22:	881b      	ldrh	r3, [r3, #0]
 8001a24:	0a1b      	lsrs	r3, r3, #8
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	001a      	movs	r2, r3
 8001a2c:	210b      	movs	r1, #11
 8001a2e:	2000      	movs	r0, #0
 8001a30:	f7ff ff6a 	bl	8001908 <spi_control_write>
	//spi_control_write(0, 0x0C, (uint8_t) (end_address & 0xFF)); // ERXRDPTL
	//spi_control_write(0, 0x0D, (uint8_t) (end_address >> 8)); // ERXRDPTH
	spi_control_write(0, 0x0C, 0X00); // ERXRDPTL
 8001a34:	2200      	movs	r2, #0
 8001a36:	210c      	movs	r1, #12
 8001a38:	2000      	movs	r0, #0
 8001a3a:	f7ff ff65 	bl	8001908 <spi_control_write>
	spi_control_write(0, 0x0D,0X00); // ERXRDPTH
 8001a3e:	2200      	movs	r2, #0
 8001a40:	210d      	movs	r1, #13
 8001a42:	2000      	movs	r0, #0
 8001a44:	f7ff ff60 	bl	8001908 <spi_control_write>
	printf("\nBuffer Initialized: Start 0x%04X, End 0x%04X\n", start_address,
 8001a48:	1dbb      	adds	r3, r7, #6
 8001a4a:	8819      	ldrh	r1, [r3, #0]
 8001a4c:	1d3b      	adds	r3, r7, #4
 8001a4e:	881a      	ldrh	r2, [r3, #0]
 8001a50:	4b04      	ldr	r3, [pc, #16]	@ (8001a64 <buffer_init+0xe4>)
 8001a52:	0018      	movs	r0, r3
 8001a54:	f001 f808 	bl	8002a68 <iprintf>
			end_address);
}
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	b002      	add	sp, #8
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	46c0      	nop			@ (mov r8, r8)
 8001a60:	0800458c 	.word	0x0800458c
 8001a64:	080045c0 	.word	0x080045c0

08001a68 <spi_buffer_write>:

	printf("\nBuffer Initialized: Start 0x%04X, End 0x%04X\n", start_address,
			end_address);
}

void spi_buffer_write(int num_bytes, uint16_t start_address, uint8_t *data_ptr) {
 8001a68:	b5b0      	push	{r4, r5, r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	607a      	str	r2, [r7, #4]
 8001a72:	230a      	movs	r3, #10
 8001a74:	18fb      	adds	r3, r7, r3
 8001a76:	1c0a      	adds	r2, r1, #0
 8001a78:	801a      	strh	r2, [r3, #0]
	if (num_bytes < 1) {
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	dc06      	bgt.n	8001a8e <spi_buffer_write+0x26>
		printf("\n\rInvalid number of bytes: %d\n\r", num_bytes);
 8001a80:	68fa      	ldr	r2, [r7, #12]
 8001a82:	4b40      	ldr	r3, [pc, #256]	@ (8001b84 <spi_buffer_write+0x11c>)
 8001a84:	0011      	movs	r1, r2
 8001a86:	0018      	movs	r0, r3
 8001a88:	f000 ffee 	bl	8002a68 <iprintf>
		return;
 8001a8c:	e077      	b.n	8001b7e <spi_buffer_write+0x116>
	}
	if (start_address > 0x1FFF) {
 8001a8e:	210a      	movs	r1, #10
 8001a90:	187b      	adds	r3, r7, r1
 8001a92:	881a      	ldrh	r2, [r3, #0]
 8001a94:	2380      	movs	r3, #128	@ 0x80
 8001a96:	019b      	lsls	r3, r3, #6
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d307      	bcc.n	8001aac <spi_buffer_write+0x44>
		printf("\n\rInvalid address: %04X\n\r", start_address);
 8001a9c:	187b      	adds	r3, r7, r1
 8001a9e:	881a      	ldrh	r2, [r3, #0]
 8001aa0:	4b39      	ldr	r3, [pc, #228]	@ (8001b88 <spi_buffer_write+0x120>)
 8001aa2:	0011      	movs	r1, r2
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	f000 ffdf 	bl	8002a68 <iprintf>
		return;
 8001aaa:	e068      	b.n	8001b7e <spi_buffer_write+0x116>
	}
	if (start_address < TX_BUFFER_START
			|| (start_address + num_bytes) > TX_BUFFER_END) {
 8001aac:	210a      	movs	r1, #10
 8001aae:	187b      	adds	r3, r7, r1
 8001ab0:	881a      	ldrh	r2, [r3, #0]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	18d2      	adds	r2, r2, r3
	if (start_address < TX_BUFFER_START
 8001ab6:	2380      	movs	r3, #128	@ 0x80
 8001ab8:	011b      	lsls	r3, r3, #4
 8001aba:	429a      	cmp	r2, r3
 8001abc:	db07      	blt.n	8001ace <spi_buffer_write+0x66>
		printf("\nInvalid TX Address: Start 0x%04X, Size %d\n", start_address,
 8001abe:	187b      	adds	r3, r7, r1
 8001ac0:	8819      	ldrh	r1, [r3, #0]
 8001ac2:	68fa      	ldr	r2, [r7, #12]
 8001ac4:	4b31      	ldr	r3, [pc, #196]	@ (8001b8c <spi_buffer_write+0x124>)
 8001ac6:	0018      	movs	r0, r3
 8001ac8:	f000 ffce 	bl	8002a68 <iprintf>
				num_bytes);
		return;
 8001acc:	e057      	b.n	8001b7e <spi_buffer_write+0x116>
	}
	//buffer_init(0000,start_address-2);
	if (num_bytes > 1) {
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	dd01      	ble.n	8001ad8 <spi_buffer_write+0x70>
		spi_set_autoinc();
 8001ad4:	f7ff fe62 	bl	800179c <spi_set_autoinc>
	}
	uint8_t higher_byte = (uint8_t) ((start_address >> 8) & 0xFF);
 8001ad8:	240a      	movs	r4, #10
 8001ada:	193b      	adds	r3, r7, r4
 8001adc:	881b      	ldrh	r3, [r3, #0]
 8001ade:	0a1b      	lsrs	r3, r3, #8
 8001ae0:	b29a      	uxth	r2, r3
 8001ae2:	2113      	movs	r1, #19
 8001ae4:	187b      	adds	r3, r7, r1
 8001ae6:	701a      	strb	r2, [r3, #0]
	uint8_t lower_byte = (uint8_t) (start_address & 0xFF);
 8001ae8:	2512      	movs	r5, #18
 8001aea:	197b      	adds	r3, r7, r5
 8001aec:	193a      	adds	r2, r7, r4
 8001aee:	8812      	ldrh	r2, [r2, #0]
 8001af0:	701a      	strb	r2, [r3, #0]

	spi_control_write(0, 0x03, higher_byte); // High byte
 8001af2:	187b      	adds	r3, r7, r1
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	001a      	movs	r2, r3
 8001af8:	2103      	movs	r1, #3
 8001afa:	2000      	movs	r0, #0
 8001afc:	f7ff ff04 	bl	8001908 <spi_control_write>
	spi_control_write(0, 0x02, lower_byte); //
 8001b00:	197b      	adds	r3, r7, r5
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	001a      	movs	r2, r3
 8001b06:	2102      	movs	r1, #2
 8001b08:	2000      	movs	r0, #0
 8001b0a:	f7ff fefd 	bl	8001908 <spi_control_write>

	uint8_t opcode = 0x7A; // Write buffer memory command
 8001b0e:	2011      	movs	r0, #17
 8001b10:	183b      	adds	r3, r7, r0
 8001b12:	227a      	movs	r2, #122	@ 0x7a
 8001b14:	701a      	strb	r2, [r3, #0]
	GPIOB->ODR &= ~SPI2_CS_PIN; // Pull CS Low
 8001b16:	4b1e      	ldr	r3, [pc, #120]	@ (8001b90 <spi_buffer_write+0x128>)
 8001b18:	695a      	ldr	r2, [r3, #20]
 8001b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001b90 <spi_buffer_write+0x128>)
 8001b1c:	491d      	ldr	r1, [pc, #116]	@ (8001b94 <spi_buffer_write+0x12c>)
 8001b1e:	400a      	ands	r2, r1
 8001b20:	615a      	str	r2, [r3, #20]
	SPI_WriteByte(opcode);
 8001b22:	183b      	adds	r3, r7, r0
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	0018      	movs	r0, r3
 8001b28:	f7ff fde2 	bl	80016f0 <SPI_WriteByte>
	printf("Writing %d bytes to buffer starting at address 0x%04X:\n\r",
 8001b2c:	193b      	adds	r3, r7, r4
 8001b2e:	881a      	ldrh	r2, [r3, #0]
 8001b30:	68f9      	ldr	r1, [r7, #12]
 8001b32:	4b19      	ldr	r3, [pc, #100]	@ (8001b98 <spi_buffer_write+0x130>)
 8001b34:	0018      	movs	r0, r3
 8001b36:	f000 ff97 	bl	8002a68 <iprintf>
			num_bytes, start_address);
	for (int i = 0; i < num_bytes; i++) {
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]
 8001b3e:	e013      	b.n	8001b68 <spi_buffer_write+0x100>
		printf("Byte %d: 0x%02X\n\r", i + 1, *data_ptr); // Print each byte
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	1c59      	adds	r1, r3, #1
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	001a      	movs	r2, r3
 8001b4a:	4b14      	ldr	r3, [pc, #80]	@ (8001b9c <spi_buffer_write+0x134>)
 8001b4c:	0018      	movs	r0, r3
 8001b4e:	f000 ff8b 	bl	8002a68 <iprintf>
		SPI_WriteByte(*data_ptr); // Send data
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	0018      	movs	r0, r3
 8001b58:	f7ff fdca 	bl	80016f0 <SPI_WriteByte>
		data_ptr++;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < num_bytes; i++) {
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	3301      	adds	r3, #1
 8001b66:	617b      	str	r3, [r7, #20]
 8001b68:	697a      	ldr	r2, [r7, #20]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	dbe7      	blt.n	8001b40 <spi_buffer_write+0xd8>
	}
	GPIOB->ODR |= SPI2_CS_PIN; // Pull CS High
 8001b70:	4b07      	ldr	r3, [pc, #28]	@ (8001b90 <spi_buffer_write+0x128>)
 8001b72:	695a      	ldr	r2, [r3, #20]
 8001b74:	4b06      	ldr	r3, [pc, #24]	@ (8001b90 <spi_buffer_write+0x128>)
 8001b76:	2180      	movs	r1, #128	@ 0x80
 8001b78:	0149      	lsls	r1, r1, #5
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	615a      	str	r2, [r3, #20]
}
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	b006      	add	sp, #24
 8001b82:	bdb0      	pop	{r4, r5, r7, pc}
 8001b84:	080045f0 	.word	0x080045f0
 8001b88:	08004610 	.word	0x08004610
 8001b8c:	0800462c 	.word	0x0800462c
 8001b90:	48000400 	.word	0x48000400
 8001b94:	ffffefff 	.word	0xffffefff
 8001b98:	08004658 	.word	0x08004658
 8001b9c:	08004694 	.word	0x08004694

08001ba0 <SPI_ReadByte>:

uint8_t SPI_ReadByte(void) {
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
	uint8_t received_data = 0;
 8001ba6:	230f      	movs	r3, #15
 8001ba8:	18fb      	adds	r3, r7, r3
 8001baa:	2200      	movs	r2, #0
 8001bac:	701a      	strb	r2, [r3, #0]

	for (int i = 0; i < 8; i++) {
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60bb      	str	r3, [r7, #8]
 8001bb2:	e034      	b.n	8001c1e <SPI_ReadByte+0x7e>
		received_data <<= 1; // Make room for the next bit
 8001bb4:	230f      	movs	r3, #15
 8001bb6:	18fa      	adds	r2, r7, r3
 8001bb8:	18fb      	adds	r3, r7, r3
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	18db      	adds	r3, r3, r3
 8001bbe:	7013      	strb	r3, [r2, #0]

		// Toggle SCK to clock the bit
		GPIOB->ODR |= SPI2_SCK_PIN;  // SCK High
 8001bc0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c34 <SPI_ReadByte+0x94>)
 8001bc2:	695a      	ldr	r2, [r3, #20]
 8001bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c34 <SPI_ReadByte+0x94>)
 8001bc6:	2180      	movs	r1, #128	@ 0x80
 8001bc8:	0189      	lsls	r1, r1, #6
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	615a      	str	r2, [r3, #20]
		//DELAY_SHORT();               // Small delay
		for (int i = 0; i < 16; i++)
 8001bce:	2300      	movs	r3, #0
 8001bd0:	607b      	str	r3, [r7, #4]
 8001bd2:	e002      	b.n	8001bda <SPI_ReadByte+0x3a>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	607b      	str	r3, [r7, #4]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2b0f      	cmp	r3, #15
 8001bde:	ddf9      	ble.n	8001bd4 <SPI_ReadByte+0x34>
			;

		// Read the bit from MISO
		if (GPIOB->IDR & SPI2_MISO_PIN) {
 8001be0:	4b14      	ldr	r3, [pc, #80]	@ (8001c34 <SPI_ReadByte+0x94>)
 8001be2:	691a      	ldr	r2, [r3, #16]
 8001be4:	2380      	movs	r3, #128	@ 0x80
 8001be6:	01db      	lsls	r3, r3, #7
 8001be8:	4013      	ands	r3, r2
 8001bea:	d006      	beq.n	8001bfa <SPI_ReadByte+0x5a>
			received_data |= 0x01; // Set the LSB
 8001bec:	220f      	movs	r2, #15
 8001bee:	18bb      	adds	r3, r7, r2
 8001bf0:	18ba      	adds	r2, r7, r2
 8001bf2:	7812      	ldrb	r2, [r2, #0]
 8001bf4:	2101      	movs	r1, #1
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	701a      	strb	r2, [r3, #0]
		}

		GPIOB->ODR &= ~SPI2_SCK_PIN; // SCK Low
 8001bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001c34 <SPI_ReadByte+0x94>)
 8001bfc:	695a      	ldr	r2, [r3, #20]
 8001bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001c34 <SPI_ReadByte+0x94>)
 8001c00:	490d      	ldr	r1, [pc, #52]	@ (8001c38 <SPI_ReadByte+0x98>)
 8001c02:	400a      	ands	r2, r1
 8001c04:	615a      	str	r2, [r3, #20]
		//DELAY_SHORT();               // Small delay
		for (int i = 0; i < 16; i++)
 8001c06:	2300      	movs	r3, #0
 8001c08:	603b      	str	r3, [r7, #0]
 8001c0a:	e002      	b.n	8001c12 <SPI_ReadByte+0x72>
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	603b      	str	r3, [r7, #0]
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	2b0f      	cmp	r3, #15
 8001c16:	ddf9      	ble.n	8001c0c <SPI_ReadByte+0x6c>
	for (int i = 0; i < 8; i++) {
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	60bb      	str	r3, [r7, #8]
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	2b07      	cmp	r3, #7
 8001c22:	ddc7      	ble.n	8001bb4 <SPI_ReadByte+0x14>
			;
	}

	return received_data;
 8001c24:	230f      	movs	r3, #15
 8001c26:	18fb      	adds	r3, r7, r3
 8001c28:	781b      	ldrb	r3, [r3, #0]
}
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	b004      	add	sp, #16
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	46c0      	nop			@ (mov r8, r8)
 8001c34:	48000400 	.word	0x48000400
 8001c38:	ffffdfff 	.word	0xffffdfff

08001c3c <spi_buffer_read>:

uint16_t spi_buffer_read(int num_bytes, uint16_t start_address,
		uint8_t *data_ptr) {
 8001c3c:	b5b0      	push	{r4, r5, r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	607a      	str	r2, [r7, #4]
 8001c46:	230a      	movs	r3, #10
 8001c48:	18fb      	adds	r3, r7, r3
 8001c4a:	1c0a      	adds	r2, r1, #0
 8001c4c:	801a      	strh	r2, [r3, #0]
	if (num_bytes < 1) {
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	dc07      	bgt.n	8001c64 <spi_buffer_read+0x28>
		printf("\n\rInvalid number of bytes: %d\n\r", num_bytes);
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	4b47      	ldr	r3, [pc, #284]	@ (8001d74 <spi_buffer_read+0x138>)
 8001c58:	0011      	movs	r1, r2
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	f000 ff04 	bl	8002a68 <iprintf>
		return 0;
 8001c60:	2300      	movs	r3, #0
 8001c62:	e083      	b.n	8001d6c <spi_buffer_read+0x130>
	}
	if (start_address > 0x1FFF) {
 8001c64:	210a      	movs	r1, #10
 8001c66:	187b      	adds	r3, r7, r1
 8001c68:	881a      	ldrh	r2, [r3, #0]
 8001c6a:	2380      	movs	r3, #128	@ 0x80
 8001c6c:	019b      	lsls	r3, r3, #6
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d308      	bcc.n	8001c84 <spi_buffer_read+0x48>
		printf("\n\rInvalid address: %04X\n\r", start_address);
 8001c72:	187b      	adds	r3, r7, r1
 8001c74:	881a      	ldrh	r2, [r3, #0]
 8001c76:	4b40      	ldr	r3, [pc, #256]	@ (8001d78 <spi_buffer_read+0x13c>)
 8001c78:	0011      	movs	r1, r2
 8001c7a:	0018      	movs	r0, r3
 8001c7c:	f000 fef4 	bl	8002a68 <iprintf>
		return 0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	e073      	b.n	8001d6c <spi_buffer_read+0x130>
	}

	if (start_address < RX_BUFFER_START
 8001c84:	210a      	movs	r1, #10
 8001c86:	187b      	adds	r3, r7, r1
 8001c88:	881a      	ldrh	r2, [r3, #0]
 8001c8a:	2380      	movs	r3, #128	@ 0x80
 8001c8c:	011b      	lsls	r3, r3, #4
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d307      	bcc.n	8001ca2 <spi_buffer_read+0x66>
			|| (start_address + num_bytes) > RX_BUFFER_END) {
 8001c92:	187b      	adds	r3, r7, r1
 8001c94:	881a      	ldrh	r2, [r3, #0]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	18d2      	adds	r2, r2, r3
 8001c9a:	2380      	movs	r3, #128	@ 0x80
 8001c9c:	019b      	lsls	r3, r3, #6
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	db09      	blt.n	8001cb6 <spi_buffer_read+0x7a>
		printf("\nInvalid RX Address: Start 0x%04X, Size %d\n", start_address,
 8001ca2:	230a      	movs	r3, #10
 8001ca4:	18fb      	adds	r3, r7, r3
 8001ca6:	8819      	ldrh	r1, [r3, #0]
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	4b34      	ldr	r3, [pc, #208]	@ (8001d7c <spi_buffer_read+0x140>)
 8001cac:	0018      	movs	r0, r3
 8001cae:	f000 fedb 	bl	8002a68 <iprintf>
				num_bytes);
		return 0;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	e05a      	b.n	8001d6c <spi_buffer_read+0x130>
	}

	if (num_bytes > 1) {
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	dd01      	ble.n	8001cc0 <spi_buffer_read+0x84>
		spi_set_autoinc();
 8001cbc:	f7ff fd6e 	bl	800179c <spi_set_autoinc>
	}
	//buffer_init(start_address,start_address+num_bytes);
	uint8_t higher_byte = (uint8_t) ((start_address >> 8) & 0xFF);
 8001cc0:	240a      	movs	r4, #10
 8001cc2:	193b      	adds	r3, r7, r4
 8001cc4:	881b      	ldrh	r3, [r3, #0]
 8001cc6:	0a1b      	lsrs	r3, r3, #8
 8001cc8:	b29a      	uxth	r2, r3
 8001cca:	2113      	movs	r1, #19
 8001ccc:	187b      	adds	r3, r7, r1
 8001cce:	701a      	strb	r2, [r3, #0]
	uint8_t lower_byte = (uint8_t) (start_address & 0xFF);
 8001cd0:	2512      	movs	r5, #18
 8001cd2:	197b      	adds	r3, r7, r5
 8001cd4:	193a      	adds	r2, r7, r4
 8001cd6:	8812      	ldrh	r2, [r2, #0]
 8001cd8:	701a      	strb	r2, [r3, #0]
	spi_control_write(0, 0x01, higher_byte); // ERDPTH
 8001cda:	187b      	adds	r3, r7, r1
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	001a      	movs	r2, r3
 8001ce0:	2101      	movs	r1, #1
 8001ce2:	2000      	movs	r0, #0
 8001ce4:	f7ff fe10 	bl	8001908 <spi_control_write>
	spi_control_write(0, 0x00, lower_byte); // ERDPTL
 8001ce8:	197b      	adds	r3, r7, r5
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	001a      	movs	r2, r3
 8001cee:	2100      	movs	r1, #0
 8001cf0:	2000      	movs	r0, #0
 8001cf2:	f7ff fe09 	bl	8001908 <spi_control_write>
	printf("Reading %d bytes from buffer starting at address 0x%04X:\n\r",
 8001cf6:	193b      	adds	r3, r7, r4
 8001cf8:	881a      	ldrh	r2, [r3, #0]
 8001cfa:	68f9      	ldr	r1, [r7, #12]
 8001cfc:	4b20      	ldr	r3, [pc, #128]	@ (8001d80 <spi_buffer_read+0x144>)
 8001cfe:	0018      	movs	r0, r3
 8001d00:	f000 feb2 	bl	8002a68 <iprintf>
			num_bytes, start_address);
	uint8_t opcode = 0x3A; // Read buffer memory command
 8001d04:	2011      	movs	r0, #17
 8001d06:	183b      	adds	r3, r7, r0
 8001d08:	223a      	movs	r2, #58	@ 0x3a
 8001d0a:	701a      	strb	r2, [r3, #0]
	GPIOB->ODR &= ~SPI2_CS_PIN; // Pull CS Low
 8001d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001d84 <spi_buffer_read+0x148>)
 8001d0e:	695a      	ldr	r2, [r3, #20]
 8001d10:	4b1c      	ldr	r3, [pc, #112]	@ (8001d84 <spi_buffer_read+0x148>)
 8001d12:	491d      	ldr	r1, [pc, #116]	@ (8001d88 <spi_buffer_read+0x14c>)
 8001d14:	400a      	ands	r2, r1
 8001d16:	615a      	str	r2, [r3, #20]
	SPI_WriteByte(opcode);
 8001d18:	183b      	adds	r3, r7, r0
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	0018      	movs	r0, r3
 8001d1e:	f7ff fce7 	bl	80016f0 <SPI_WriteByte>
	for (int i = 0; i < num_bytes; i++) {
 8001d22:	2300      	movs	r3, #0
 8001d24:	617b      	str	r3, [r7, #20]
 8001d26:	e014      	b.n	8001d52 <spi_buffer_read+0x116>
		*data_ptr = SPI_ReadByte(); // Read data
 8001d28:	f7ff ff3a 	bl	8001ba0 <SPI_ReadByte>
 8001d2c:	0003      	movs	r3, r0
 8001d2e:	001a      	movs	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	701a      	strb	r2, [r3, #0]
		printf("Byte %d: 0x%02X\n\r", i + 1, *data_ptr); // Print each byte
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	1c59      	adds	r1, r3, #1
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	001a      	movs	r2, r3
 8001d3e:	4b13      	ldr	r3, [pc, #76]	@ (8001d8c <spi_buffer_read+0x150>)
 8001d40:	0018      	movs	r0, r3
 8001d42:	f000 fe91 	bl	8002a68 <iprintf>
		data_ptr++;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < num_bytes; i++) {
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	617b      	str	r3, [r7, #20]
 8001d52:	697a      	ldr	r2, [r7, #20]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	dbe6      	blt.n	8001d28 <spi_buffer_read+0xec>
	}
	GPIOB->ODR |= SPI2_CS_PIN; // Pull CS High
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d84 <spi_buffer_read+0x148>)
 8001d5c:	695a      	ldr	r2, [r3, #20]
 8001d5e:	4b09      	ldr	r3, [pc, #36]	@ (8001d84 <spi_buffer_read+0x148>)
 8001d60:	2180      	movs	r1, #128	@ 0x80
 8001d62:	0149      	lsls	r1, r1, #5
 8001d64:	430a      	orrs	r2, r1
 8001d66:	615a      	str	r2, [r3, #20]
	return (uint16_t) num_bytes;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	b29b      	uxth	r3, r3
}
 8001d6c:	0018      	movs	r0, r3
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	b006      	add	sp, #24
 8001d72:	bdb0      	pop	{r4, r5, r7, pc}
 8001d74:	080045f0 	.word	0x080045f0
 8001d78:	08004610 	.word	0x08004610
 8001d7c:	080046a8 	.word	0x080046a8
 8001d80:	080046d4 	.word	0x080046d4
 8001d84:	48000400 	.word	0x48000400
 8001d88:	ffffefff 	.word	0xffffefff
 8001d8c:	08004694 	.word	0x08004694

08001d90 <mac_spi_read>:

uint8_t mac_spi_read(uint8_t addr, uint8_t bank) {
 8001d90:	b5b0      	push	{r4, r5, r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	0002      	movs	r2, r0
 8001d98:	1dfb      	adds	r3, r7, #7
 8001d9a:	701a      	strb	r2, [r3, #0]
 8001d9c:	1dbb      	adds	r3, r7, #6
 8001d9e:	1c0a      	adds	r2, r1, #0
 8001da0:	701a      	strb	r2, [r3, #0]
	if (addr > 0x1F) {
 8001da2:	1dfb      	adds	r3, r7, #7
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	2b1f      	cmp	r3, #31
 8001da8:	d905      	bls.n	8001db6 <mac_spi_read+0x26>
		printf("\nInvalid address: MAC register address range [0, 0x1F]\n");
 8001daa:	4b18      	ldr	r3, [pc, #96]	@ (8001e0c <mac_spi_read+0x7c>)
 8001dac:	0018      	movs	r0, r3
 8001dae:	f000 fecb 	bl	8002b48 <puts>
		return 0;
 8001db2:	2300      	movs	r3, #0
 8001db4:	e026      	b.n	8001e04 <mac_spi_read+0x74>
	}

	select_reg_bank(bank);
 8001db6:	1dbb      	adds	r3, r7, #6
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	0018      	movs	r0, r3
 8001dbc:	f7ff fd2a 	bl	8001814 <select_reg_bank>
	// Pull CS Low
	GPIOB->ODR &= ~SPI2_CS_PIN;
 8001dc0:	4b13      	ldr	r3, [pc, #76]	@ (8001e10 <mac_spi_read+0x80>)
 8001dc2:	695a      	ldr	r2, [r3, #20]
 8001dc4:	4b12      	ldr	r3, [pc, #72]	@ (8001e10 <mac_spi_read+0x80>)
 8001dc6:	4913      	ldr	r1, [pc, #76]	@ (8001e14 <mac_spi_read+0x84>)
 8001dc8:	400a      	ands	r2, r1
 8001dca:	615a      	str	r2, [r3, #20]

	// Send address and read data
	SPI_WriteByte(addr);           // Send the address
 8001dcc:	1dfb      	adds	r3, r7, #7
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	0018      	movs	r0, r3
 8001dd2:	f7ff fc8d 	bl	80016f0 <SPI_WriteByte>
	//SPI_ReadByte();
	uint8_t data = SPI_ReadByte(); // Read the data
 8001dd6:	250f      	movs	r5, #15
 8001dd8:	197c      	adds	r4, r7, r5
 8001dda:	f7ff fee1 	bl	8001ba0 <SPI_ReadByte>
 8001dde:	0003      	movs	r3, r0
 8001de0:	7023      	strb	r3, [r4, #0]

	// Pull CS High
	GPIOB->ODR |= SPI2_CS_PIN;
 8001de2:	4b0b      	ldr	r3, [pc, #44]	@ (8001e10 <mac_spi_read+0x80>)
 8001de4:	695a      	ldr	r2, [r3, #20]
 8001de6:	4b0a      	ldr	r3, [pc, #40]	@ (8001e10 <mac_spi_read+0x80>)
 8001de8:	2180      	movs	r1, #128	@ 0x80
 8001dea:	0149      	lsls	r1, r1, #5
 8001dec:	430a      	orrs	r2, r1
 8001dee:	615a      	str	r2, [r3, #20]
	printf("Read: Address 0x%02X, Data 0x%02X\n", addr, data);
 8001df0:	1dfb      	adds	r3, r7, #7
 8001df2:	7819      	ldrb	r1, [r3, #0]
 8001df4:	197b      	adds	r3, r7, r5
 8001df6:	781a      	ldrb	r2, [r3, #0]
 8001df8:	4b07      	ldr	r3, [pc, #28]	@ (8001e18 <mac_spi_read+0x88>)
 8001dfa:	0018      	movs	r0, r3
 8001dfc:	f000 fe34 	bl	8002a68 <iprintf>

	return data;
 8001e00:	197b      	adds	r3, r7, r5
 8001e02:	781b      	ldrb	r3, [r3, #0]
}
 8001e04:	0018      	movs	r0, r3
 8001e06:	46bd      	mov	sp, r7
 8001e08:	b004      	add	sp, #16
 8001e0a:	bdb0      	pop	{r4, r5, r7, pc}
 8001e0c:	08004710 	.word	0x08004710
 8001e10:	48000400 	.word	0x48000400
 8001e14:	ffffefff 	.word	0xffffefff
 8001e18:	08004748 	.word	0x08004748

08001e1c <busy_wait>:

void busy_wait(void) {
 8001e1c:	b590      	push	{r4, r7, lr}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
	uint8_t data = mac_spi_read(0x0A, 3); // Read ESTAT register (bank 3)
 8001e22:	1dfc      	adds	r4, r7, #7
 8001e24:	2103      	movs	r1, #3
 8001e26:	200a      	movs	r0, #10
 8001e28:	f7ff ffb2 	bl	8001d90 <mac_spi_read>
 8001e2c:	0003      	movs	r3, r0
 8001e2e:	7023      	strb	r3, [r4, #0]
	while (data & 0x01) {                 // Wait until BUSY bit clears
 8001e30:	e006      	b.n	8001e40 <busy_wait+0x24>
		data = mac_spi_read(0x0A, 3);
 8001e32:	1dfc      	adds	r4, r7, #7
 8001e34:	2103      	movs	r1, #3
 8001e36:	200a      	movs	r0, #10
 8001e38:	f7ff ffaa 	bl	8001d90 <mac_spi_read>
 8001e3c:	0003      	movs	r3, r0
 8001e3e:	7023      	strb	r3, [r4, #0]
	while (data & 0x01) {                 // Wait until BUSY bit clears
 8001e40:	1dfb      	adds	r3, r7, #7
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2201      	movs	r2, #1
 8001e46:	4013      	ands	r3, r2
 8001e48:	d1f3      	bne.n	8001e32 <busy_wait+0x16>
	}
}
 8001e4a:	46c0      	nop			@ (mov r8, r8)
 8001e4c:	46c0      	nop			@ (mov r8, r8)
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	b003      	add	sp, #12
 8001e52:	bd90      	pop	{r4, r7, pc}

08001e54 <phy_spi_read>:
uint16_t phy_spi_read(uint8_t addr) {
 8001e54:	b590      	push	{r4, r7, lr}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	0002      	movs	r2, r0
 8001e5c:	1dfb      	adds	r3, r7, #7
 8001e5e:	701a      	strb	r2, [r3, #0]
	spi_control_write(2, 0x14, addr);
 8001e60:	1dfb      	adds	r3, r7, #7
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	001a      	movs	r2, r3
 8001e66:	2114      	movs	r1, #20
 8001e68:	2002      	movs	r0, #2
 8001e6a:	f7ff fd4d 	bl	8001908 <spi_control_write>
	spi_control_write(2, 0x12, 1);				//MICMD.MIIRD bit set
 8001e6e:	2201      	movs	r2, #1
 8001e70:	2112      	movs	r1, #18
 8001e72:	2002      	movs	r0, #2
 8001e74:	f7ff fd48 	bl	8001908 <spi_control_write>

	busy_wait();
 8001e78:	f7ff ffd0 	bl	8001e1c <busy_wait>

	spi_control_write(2, 0x12, 0);				//MICMD.MIIRD bit cleared
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	2112      	movs	r1, #18
 8001e80:	2002      	movs	r0, #2
 8001e82:	f7ff fd41 	bl	8001908 <spi_control_write>

	uint16_t data_LSB = mac_spi_read(0x18, 2);
 8001e86:	2102      	movs	r1, #2
 8001e88:	2018      	movs	r0, #24
 8001e8a:	f7ff ff81 	bl	8001d90 <mac_spi_read>
 8001e8e:	0003      	movs	r3, r0
 8001e90:	001a      	movs	r2, r3
 8001e92:	240e      	movs	r4, #14
 8001e94:	193b      	adds	r3, r7, r4
 8001e96:	801a      	strh	r2, [r3, #0]
	uint16_t data_MSB = mac_spi_read(0x19, 2);
 8001e98:	2102      	movs	r1, #2
 8001e9a:	2019      	movs	r0, #25
 8001e9c:	f7ff ff78 	bl	8001d90 <mac_spi_read>
 8001ea0:	0003      	movs	r3, r0
 8001ea2:	001a      	movs	r2, r3
 8001ea4:	210c      	movs	r1, #12
 8001ea6:	187b      	adds	r3, r7, r1
 8001ea8:	801a      	strh	r2, [r3, #0]

	uint16_t data = (data_MSB << 8) + data_LSB;
 8001eaa:	187b      	adds	r3, r7, r1
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	021b      	lsls	r3, r3, #8
 8001eb0:	b299      	uxth	r1, r3
 8001eb2:	200a      	movs	r0, #10
 8001eb4:	183b      	adds	r3, r7, r0
 8001eb6:	193a      	adds	r2, r7, r4
 8001eb8:	8812      	ldrh	r2, [r2, #0]
 8001eba:	188a      	adds	r2, r1, r2
 8001ebc:	801a      	strh	r2, [r3, #0]
	printf("PHY Read: Address 0x%02X, Data 0x%04X\n\r", addr, data);
 8001ebe:	1dfb      	adds	r3, r7, #7
 8001ec0:	7819      	ldrb	r1, [r3, #0]
 8001ec2:	0004      	movs	r4, r0
 8001ec4:	183b      	adds	r3, r7, r0
 8001ec6:	881a      	ldrh	r2, [r3, #0]
 8001ec8:	4b04      	ldr	r3, [pc, #16]	@ (8001edc <phy_spi_read+0x88>)
 8001eca:	0018      	movs	r0, r3
 8001ecc:	f000 fdcc 	bl	8002a68 <iprintf>
	return data;
 8001ed0:	193b      	adds	r3, r7, r4
 8001ed2:	881b      	ldrh	r3, [r3, #0]
}
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	b005      	add	sp, #20
 8001eda:	bd90      	pop	{r4, r7, pc}
 8001edc:	0800476c 	.word	0x0800476c

08001ee0 <phy_spi_write>:

void phy_spi_write(uint8_t addr, uint16_t data) {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	0002      	movs	r2, r0
 8001ee8:	1dfb      	adds	r3, r7, #7
 8001eea:	701a      	strb	r2, [r3, #0]
 8001eec:	1d3b      	adds	r3, r7, #4
 8001eee:	1c0a      	adds	r2, r1, #0
 8001ef0:	801a      	strh	r2, [r3, #0]
	spi_control_write(2, 0x14, addr);
 8001ef2:	1dfb      	adds	r3, r7, #7
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	001a      	movs	r2, r3
 8001ef8:	2114      	movs	r1, #20
 8001efa:	2002      	movs	r0, #2
 8001efc:	f7ff fd04 	bl	8001908 <spi_control_write>
	spi_control_write(2, 0x16, (uint8_t) (data & 0xFF));
 8001f00:	1d3b      	adds	r3, r7, #4
 8001f02:	881b      	ldrh	r3, [r3, #0]
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	001a      	movs	r2, r3
 8001f08:	2116      	movs	r1, #22
 8001f0a:	2002      	movs	r0, #2
 8001f0c:	f7ff fcfc 	bl	8001908 <spi_control_write>
	spi_control_write(2, 0x17, (uint8_t) ((data >> 8) & 0xFF));
 8001f10:	1d3b      	adds	r3, r7, #4
 8001f12:	881b      	ldrh	r3, [r3, #0]
 8001f14:	0a1b      	lsrs	r3, r3, #8
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	001a      	movs	r2, r3
 8001f1c:	2117      	movs	r1, #23
 8001f1e:	2002      	movs	r0, #2
 8001f20:	f7ff fcf2 	bl	8001908 <spi_control_write>
	printf("PHY Write: Address 0x%02X, Data 0x%04X\n\r", addr, data);
 8001f24:	1dfb      	adds	r3, r7, #7
 8001f26:	7819      	ldrb	r1, [r3, #0]
 8001f28:	1d3b      	adds	r3, r7, #4
 8001f2a:	881a      	ldrh	r2, [r3, #0]
 8001f2c:	4b03      	ldr	r3, [pc, #12]	@ (8001f3c <phy_spi_write+0x5c>)
 8001f2e:	0018      	movs	r0, r3
 8001f30:	f000 fd9a 	bl	8002a68 <iprintf>
}
 8001f34:	46c0      	nop			@ (mov r8, r8)
 8001f36:	46bd      	mov	sp, r7
 8001f38:	b002      	add	sp, #8
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	08004794 	.word	0x08004794

08001f40 <eth_spi_read>:

uint8_t eth_spi_read(uint8_t addr, uint8_t bank) {
 8001f40:	b5b0      	push	{r4, r5, r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	0002      	movs	r2, r0
 8001f48:	1dfb      	adds	r3, r7, #7
 8001f4a:	701a      	strb	r2, [r3, #0]
 8001f4c:	1dbb      	adds	r3, r7, #6
 8001f4e:	1c0a      	adds	r2, r1, #0
 8001f50:	701a      	strb	r2, [r3, #0]
	if (addr > 0x1F) {
 8001f52:	1dfb      	adds	r3, r7, #7
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	2b1f      	cmp	r3, #31
 8001f58:	d903      	bls.n	8001f62 <eth_spi_read+0x22>
		printf("\nInvalid address: MAC register address range [0, 0x1F]\n");
 8001f5a:	4b13      	ldr	r3, [pc, #76]	@ (8001fa8 <eth_spi_read+0x68>)
 8001f5c:	0018      	movs	r0, r3
 8001f5e:	f000 fdf3 	bl	8002b48 <puts>
	}

	select_reg_bank(bank);
 8001f62:	1dbb      	adds	r3, r7, #6
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	0018      	movs	r0, r3
 8001f68:	f7ff fc54 	bl	8001814 <select_reg_bank>
	// Pull CS Low
	GPIOB->ODR &= ~SPI2_CS_PIN;
 8001f6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001fac <eth_spi_read+0x6c>)
 8001f6e:	695a      	ldr	r2, [r3, #20]
 8001f70:	4b0e      	ldr	r3, [pc, #56]	@ (8001fac <eth_spi_read+0x6c>)
 8001f72:	490f      	ldr	r1, [pc, #60]	@ (8001fb0 <eth_spi_read+0x70>)
 8001f74:	400a      	ands	r2, r1
 8001f76:	615a      	str	r2, [r3, #20]

	// Send address and read data
	SPI_WriteByte(addr);           // Send the address
 8001f78:	1dfb      	adds	r3, r7, #7
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	0018      	movs	r0, r3
 8001f7e:	f7ff fbb7 	bl	80016f0 <SPI_WriteByte>
	//SPI_ReadByte();
	uint8_t data = SPI_ReadByte(); // Read the data
 8001f82:	250f      	movs	r5, #15
 8001f84:	197c      	adds	r4, r7, r5
 8001f86:	f7ff fe0b 	bl	8001ba0 <SPI_ReadByte>
 8001f8a:	0003      	movs	r3, r0
 8001f8c:	7023      	strb	r3, [r4, #0]

	// Pull CS High
	GPIOB->ODR |= SPI2_CS_PIN;
 8001f8e:	4b07      	ldr	r3, [pc, #28]	@ (8001fac <eth_spi_read+0x6c>)
 8001f90:	695a      	ldr	r2, [r3, #20]
 8001f92:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <eth_spi_read+0x6c>)
 8001f94:	2180      	movs	r1, #128	@ 0x80
 8001f96:	0149      	lsls	r1, r1, #5
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	615a      	str	r2, [r3, #20]

	return data;
 8001f9c:	197b      	adds	r3, r7, r5
 8001f9e:	781b      	ldrb	r3, [r3, #0]
}
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	b004      	add	sp, #16
 8001fa6:	bdb0      	pop	{r4, r5, r7, pc}
 8001fa8:	08004710 	.word	0x08004710
 8001fac:	48000400 	.word	0x48000400
 8001fb0:	ffffefff 	.word	0xffffefff

08001fb4 <enc_reset>:

void enc_reset(void) {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
	GPIOB->ODR &= ~SPI2_CS_PIN;
 8001fb8:	4b09      	ldr	r3, [pc, #36]	@ (8001fe0 <enc_reset+0x2c>)
 8001fba:	695a      	ldr	r2, [r3, #20]
 8001fbc:	4b08      	ldr	r3, [pc, #32]	@ (8001fe0 <enc_reset+0x2c>)
 8001fbe:	4909      	ldr	r1, [pc, #36]	@ (8001fe4 <enc_reset+0x30>)
 8001fc0:	400a      	ands	r2, r1
 8001fc2:	615a      	str	r2, [r3, #20]

	SPI_WriteByte(0XFF);
 8001fc4:	20ff      	movs	r0, #255	@ 0xff
 8001fc6:	f7ff fb93 	bl	80016f0 <SPI_WriteByte>

	GPIOB->ODR |= SPI2_CS_PIN;
 8001fca:	4b05      	ldr	r3, [pc, #20]	@ (8001fe0 <enc_reset+0x2c>)
 8001fcc:	695a      	ldr	r2, [r3, #20]
 8001fce:	4b04      	ldr	r3, [pc, #16]	@ (8001fe0 <enc_reset+0x2c>)
 8001fd0:	2180      	movs	r1, #128	@ 0x80
 8001fd2:	0149      	lsls	r1, r1, #5
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	615a      	str	r2, [r3, #20]

}
 8001fd8:	46c0      	nop			@ (mov r8, r8)
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	46c0      	nop			@ (mov r8, r8)
 8001fe0:	48000400 	.word	0x48000400
 8001fe4:	ffffefff 	.word	0xffffefff

08001fe8 <enc_init>:
	SPI_WriteByte(opcode);
	SPI_WriteByte(mask);          // Clear the specified bits
	GPIOB->ODR |= SPI2_CS_PIN;    // Pull CS High
}

void enc_init(const uint8_t *mac) {
 8001fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fea:	b089      	sub	sp, #36	@ 0x24
 8001fec:	af04      	add	r7, sp, #16
 8001fee:	6078      	str	r0, [r7, #4]
	// Perform a system reset
	enc_reset();
 8001ff0:	f7ff ffe0 	bl	8001fb4 <enc_reset>

	// Wait for the ENC28J60 to stabilize (poll CLKRDY bit in ESTAT register)
	while (!(mac_spi_read(0x1D, 0) & 0x01))
 8001ff4:	46c0      	nop			@ (mov r8, r8)
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	201d      	movs	r0, #29
 8001ffa:	f7ff fec9 	bl	8001d90 <mac_spi_read>
 8001ffe:	0003      	movs	r3, r0
 8002000:	001a      	movs	r2, r3
 8002002:	2301      	movs	r3, #1
 8002004:	4013      	ands	r3, r2
 8002006:	d0f6      	beq.n	8001ff6 <enc_init+0xe>
		; // ESTAT.CLKRDY

	// Split Memory: Reserve RX and TX buffers
	uint16_t rx_start = RX_BUFFER_START;
 8002008:	210e      	movs	r1, #14
 800200a:	187b      	adds	r3, r7, r1
 800200c:	2280      	movs	r2, #128	@ 0x80
 800200e:	0112      	lsls	r2, r2, #4
 8002010:	801a      	strh	r2, [r3, #0]
	uint16_t rx_end = RX_BUFFER_END;
 8002012:	200c      	movs	r0, #12
 8002014:	183b      	adds	r3, r7, r0
 8002016:	4a5e      	ldr	r2, [pc, #376]	@ (8002190 <enc_init+0x1a8>)
 8002018:	801a      	strh	r2, [r3, #0]

	// Initialize RX Buffer
	buffer_init(rx_start, rx_end);
 800201a:	183b      	adds	r3, r7, r0
 800201c:	881a      	ldrh	r2, [r3, #0]
 800201e:	187b      	adds	r3, r7, r1
 8002020:	881b      	ldrh	r3, [r3, #0]
 8002022:	0011      	movs	r1, r2
 8002024:	0018      	movs	r0, r3
 8002026:	f7ff fcab 	bl	8001980 <buffer_init>

	// Enable MAC Receive
	//spi_control_write(2, 0x00, 0x0D); // MACON1: Enable RX (MARXEN), TXPAUS, RXPAUS

	// Configure MACON3 for padding, CRC, and frame length
	spi_control_write(2, 0x02, 0x70); // MACON3: Padding, CRC, and frame length checking enabled37
 800202a:	2270      	movs	r2, #112	@ 0x70
 800202c:	2102      	movs	r1, #2
 800202e:	2002      	movs	r0, #2
 8002030:	f7ff fc6a 	bl	8001908 <spi_control_write>
	spi_control_write(2, 0x03, 0x40); // MACON4: IEEE compliance00
 8002034:	2240      	movs	r2, #64	@ 0x40
 8002036:	2103      	movs	r1, #3
 8002038:	2002      	movs	r0, #2
 800203a:	f7ff fc65 	bl	8001908 <spi_control_write>

	// Set maximum frame length (1518 bytes for standard Ethernet)
	spi_control_write(2, 0x0A, 0xEE); // MAMXFLL
 800203e:	22ee      	movs	r2, #238	@ 0xee
 8002040:	210a      	movs	r1, #10
 8002042:	2002      	movs	r0, #2
 8002044:	f7ff fc60 	bl	8001908 <spi_control_write>
	spi_control_write(2, 0x0B, 0x05); // MAMXFLH
 8002048:	2205      	movs	r2, #5
 800204a:	210b      	movs	r1, #11
 800204c:	2002      	movs	r0, #2
 800204e:	f7ff fc5b 	bl	8001908 <spi_control_write>

	// Configure Inter-Packet Gap
	spi_control_write(2, 0x04, 0x12); // MABBIPG: Back-to-back gap (Full Duplex)
 8002052:	2212      	movs	r2, #18
 8002054:	2104      	movs	r1, #4
 8002056:	2002      	movs	r0, #2
 8002058:	f7ff fc56 	bl	8001908 <spi_control_write>
	spi_control_write(2, 0x06, 0x12); // MAIPGL: Non-back-to-back gap
 800205c:	2212      	movs	r2, #18
 800205e:	2106      	movs	r1, #6
 8002060:	2002      	movs	r0, #2
 8002062:	f7ff fc51 	bl	8001908 <spi_control_write>
	spi_control_write(2, 0x07, 0x0C); // MAIPGH: Non-back-to-back gap (Half Duplex)
 8002066:	220c      	movs	r2, #12
 8002068:	2107      	movs	r1, #7
 800206a:	2002      	movs	r0, #2
 800206c:	f7ff fc4c 	bl	8001908 <spi_control_write>

	// Configure MAC Address (write in reverse order)
	spi_control_write(3, 0x01, mac[4]); // MAADR6
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	3304      	adds	r3, #4
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	001a      	movs	r2, r3
 8002078:	2101      	movs	r1, #1
 800207a:	2003      	movs	r0, #3
 800207c:	f7ff fc44 	bl	8001908 <spi_control_write>
	spi_control_write(3, 0x00, mac[5]); // MAADR5
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	3305      	adds	r3, #5
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	001a      	movs	r2, r3
 8002088:	2100      	movs	r1, #0
 800208a:	2003      	movs	r0, #3
 800208c:	f7ff fc3c 	bl	8001908 <spi_control_write>
	spi_control_write(3, 0x03, mac[2]); // MAADR4
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	3302      	adds	r3, #2
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	001a      	movs	r2, r3
 8002098:	2103      	movs	r1, #3
 800209a:	2003      	movs	r0, #3
 800209c:	f7ff fc34 	bl	8001908 <spi_control_write>
	spi_control_write(3, 0x02, mac[3]); // MAADR3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	3303      	adds	r3, #3
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	001a      	movs	r2, r3
 80020a8:	2102      	movs	r1, #2
 80020aa:	2003      	movs	r0, #3
 80020ac:	f7ff fc2c 	bl	8001908 <spi_control_write>
	spi_control_write(3, 0x05, mac[0]); // MAADR2
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	001a      	movs	r2, r3
 80020b6:	2105      	movs	r1, #5
 80020b8:	2003      	movs	r0, #3
 80020ba:	f7ff fc25 	bl	8001908 <spi_control_write>
	spi_control_write(3, 0x04, mac[1]); // MAADR1
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	3301      	adds	r3, #1
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	001a      	movs	r2, r3
 80020c6:	2104      	movs	r1, #4
 80020c8:	2003      	movs	r0, #3
 80020ca:	f7ff fc1d 	bl	8001908 <spi_control_write>


	spi_control_write(1, 0x18, 0x00);//unicast filter funcationality register
 80020ce:	2200      	movs	r2, #0
 80020d0:	2118      	movs	r1, #24
 80020d2:	2001      	movs	r0, #1
 80020d4:	f7ff fc18 	bl	8001908 <spi_control_write>
	uint8_t read_macon3 = mac_spi_read(0x03,2);
 80020d8:	250b      	movs	r5, #11
 80020da:	197c      	adds	r4, r7, r5
 80020dc:	2102      	movs	r1, #2
 80020de:	2003      	movs	r0, #3
 80020e0:	f7ff fe56 	bl	8001d90 <mac_spi_read>
 80020e4:	0003      	movs	r3, r0
 80020e6:	7023      	strb	r3, [r4, #0]
	spi_control_write(2, 0x03, (read_macon3|(1<<0)));
 80020e8:	197b      	adds	r3, r7, r5
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	2201      	movs	r2, #1
 80020ee:	4313      	orrs	r3, r2
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	001a      	movs	r2, r3
 80020f4:	2103      	movs	r1, #3
 80020f6:	2002      	movs	r0, #2
 80020f8:	f7ff fc06 	bl	8001908 <spi_control_write>
	uint8_t read_macon1 = mac_spi_read(0x00,2); //mac enable for reception
 80020fc:	250a      	movs	r5, #10
 80020fe:	197c      	adds	r4, r7, r5
 8002100:	2102      	movs	r1, #2
 8002102:	2000      	movs	r0, #0
 8002104:	f7ff fe44 	bl	8001d90 <mac_spi_read>
 8002108:	0003      	movs	r3, r0
 800210a:	7023      	strb	r3, [r4, #0]
	spi_control_write(2, 0x00, (read_macon1|(1<<0)));//mac enable for reception
 800210c:	197b      	adds	r3, r7, r5
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2201      	movs	r2, #1
 8002112:	4313      	orrs	r3, r2
 8002114:	b2db      	uxtb	r3, r3
 8002116:	001a      	movs	r2, r3
 8002118:	2100      	movs	r1, #0
 800211a:	2002      	movs	r0, #2
 800211c:	f7ff fbf4 	bl	8001908 <spi_control_write>
	phy_spi_write(0x00, 0x0100);
 8002120:	2380      	movs	r3, #128	@ 0x80
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	0019      	movs	r1, r3
 8002126:	2000      	movs	r0, #0
 8002128:	f7ff feda 	bl	8001ee0 <phy_spi_write>

	// Configure PHY LEDs for activity indication
	phy_spi_write(0x14, 0x3422); // PHLCON: LEDA=Link/Activity, LEDB=RX/TX Activity
 800212c:	4b19      	ldr	r3, [pc, #100]	@ (8002194 <enc_init+0x1ac>)
 800212e:	0019      	movs	r1, r3
 8002130:	2014      	movs	r0, #20
 8002132:	f7ff fed5 	bl	8001ee0 <phy_spi_write>
	spi_control_write(0,0X1F,0X04);// reception enable bit
 8002136:	2204      	movs	r2, #4
 8002138:	211f      	movs	r1, #31
 800213a:	2000      	movs	r0, #0
 800213c:	f7ff fbe4 	bl	8001908 <spi_control_write>
	printf("\nENC28J60 Initialization Complete.\n");
 8002140:	4b15      	ldr	r3, [pc, #84]	@ (8002198 <enc_init+0x1b0>)
 8002142:	0018      	movs	r0, r3
 8002144:	f000 fd00 	bl	8002b48 <puts>
	printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\n", mac[0], mac[1],
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	001c      	movs	r4, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	3301      	adds	r3, #1
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	001d      	movs	r5, r3
			mac[2], mac[3], mac[4], mac[5]);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	3302      	adds	r3, #2
 800215a:	781b      	ldrb	r3, [r3, #0]
	printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\n", mac[0], mac[1],
 800215c:	001e      	movs	r6, r3
			mac[2], mac[3], mac[4], mac[5]);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3303      	adds	r3, #3
 8002162:	781b      	ldrb	r3, [r3, #0]
	printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\n", mac[0], mac[1],
 8002164:	001a      	movs	r2, r3
			mac[2], mac[3], mac[4], mac[5]);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	3304      	adds	r3, #4
 800216a:	781b      	ldrb	r3, [r3, #0]
	printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\n", mac[0], mac[1],
 800216c:	0019      	movs	r1, r3
			mac[2], mac[3], mac[4], mac[5]);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	3305      	adds	r3, #5
 8002172:	781b      	ldrb	r3, [r3, #0]
	printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\n", mac[0], mac[1],
 8002174:	4809      	ldr	r0, [pc, #36]	@ (800219c <enc_init+0x1b4>)
 8002176:	9302      	str	r3, [sp, #8]
 8002178:	9101      	str	r1, [sp, #4]
 800217a:	9200      	str	r2, [sp, #0]
 800217c:	0033      	movs	r3, r6
 800217e:	002a      	movs	r2, r5
 8002180:	0021      	movs	r1, r4
 8002182:	f000 fc71 	bl	8002a68 <iprintf>
}
 8002186:	46c0      	nop			@ (mov r8, r8)
 8002188:	46bd      	mov	sp, r7
 800218a:	b005      	add	sp, #20
 800218c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800218e:	46c0      	nop			@ (mov r8, r8)
 8002190:	00001fff 	.word	0x00001fff
 8002194:	00003422 	.word	0x00003422
 8002198:	080047c0 	.word	0x080047c0
 800219c:	080047e4 	.word	0x080047e4

080021a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  return 1;
 80021a4:	2301      	movs	r3, #1
}
 80021a6:	0018      	movs	r0, r3
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <_kill>:

int _kill(int pid, int sig)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021b6:	f000 ff67 	bl	8003088 <__errno>
 80021ba:	0003      	movs	r3, r0
 80021bc:	2216      	movs	r2, #22
 80021be:	601a      	str	r2, [r3, #0]
  return -1;
 80021c0:	2301      	movs	r3, #1
 80021c2:	425b      	negs	r3, r3
}
 80021c4:	0018      	movs	r0, r3
 80021c6:	46bd      	mov	sp, r7
 80021c8:	b002      	add	sp, #8
 80021ca:	bd80      	pop	{r7, pc}

080021cc <_exit>:

void _exit (int status)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021d4:	2301      	movs	r3, #1
 80021d6:	425a      	negs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	0011      	movs	r1, r2
 80021dc:	0018      	movs	r0, r3
 80021de:	f7ff ffe5 	bl	80021ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80021e2:	46c0      	nop			@ (mov r8, r8)
 80021e4:	e7fd      	b.n	80021e2 <_exit+0x16>

080021e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b086      	sub	sp, #24
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	60f8      	str	r0, [r7, #12]
 80021ee:	60b9      	str	r1, [r7, #8]
 80021f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f2:	2300      	movs	r3, #0
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	e00a      	b.n	800220e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021f8:	f000 f890 	bl	800231c <__io_getchar>
 80021fc:	0001      	movs	r1, r0
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	1c5a      	adds	r2, r3, #1
 8002202:	60ba      	str	r2, [r7, #8]
 8002204:	b2ca      	uxtb	r2, r1
 8002206:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	3301      	adds	r3, #1
 800220c:	617b      	str	r3, [r7, #20]
 800220e:	697a      	ldr	r2, [r7, #20]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	429a      	cmp	r2, r3
 8002214:	dbf0      	blt.n	80021f8 <_read+0x12>
  }

  return len;
 8002216:	687b      	ldr	r3, [r7, #4]
}
 8002218:	0018      	movs	r0, r3
 800221a:	46bd      	mov	sp, r7
 800221c:	b006      	add	sp, #24
 800221e:	bd80      	pop	{r7, pc}

08002220 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800222c:	2300      	movs	r3, #0
 800222e:	617b      	str	r3, [r7, #20]
 8002230:	e009      	b.n	8002246 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	1c5a      	adds	r2, r3, #1
 8002236:	60ba      	str	r2, [r7, #8]
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	0018      	movs	r0, r3
 800223c:	f000 f886 	bl	800234c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	3301      	adds	r3, #1
 8002244:	617b      	str	r3, [r7, #20]
 8002246:	697a      	ldr	r2, [r7, #20]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	429a      	cmp	r2, r3
 800224c:	dbf1      	blt.n	8002232 <_write+0x12>
  }
  return len;
 800224e:	687b      	ldr	r3, [r7, #4]
}
 8002250:	0018      	movs	r0, r3
 8002252:	46bd      	mov	sp, r7
 8002254:	b006      	add	sp, #24
 8002256:	bd80      	pop	{r7, pc}

08002258 <_close>:

int _close(int file)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002260:	2301      	movs	r3, #1
 8002262:	425b      	negs	r3, r3
}
 8002264:	0018      	movs	r0, r3
 8002266:	46bd      	mov	sp, r7
 8002268:	b002      	add	sp, #8
 800226a:	bd80      	pop	{r7, pc}

0800226c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	2280      	movs	r2, #128	@ 0x80
 800227a:	0192      	lsls	r2, r2, #6
 800227c:	605a      	str	r2, [r3, #4]
  return 0;
 800227e:	2300      	movs	r3, #0
}
 8002280:	0018      	movs	r0, r3
 8002282:	46bd      	mov	sp, r7
 8002284:	b002      	add	sp, #8
 8002286:	bd80      	pop	{r7, pc}

08002288 <_isatty>:

int _isatty(int file)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002290:	2301      	movs	r3, #1
}
 8002292:	0018      	movs	r0, r3
 8002294:	46bd      	mov	sp, r7
 8002296:	b002      	add	sp, #8
 8002298:	bd80      	pop	{r7, pc}

0800229a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b084      	sub	sp, #16
 800229e:	af00      	add	r7, sp, #0
 80022a0:	60f8      	str	r0, [r7, #12]
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	0018      	movs	r0, r3
 80022aa:	46bd      	mov	sp, r7
 80022ac:	b004      	add	sp, #16
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b086      	sub	sp, #24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022b8:	4a14      	ldr	r2, [pc, #80]	@ (800230c <_sbrk+0x5c>)
 80022ba:	4b15      	ldr	r3, [pc, #84]	@ (8002310 <_sbrk+0x60>)
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022c4:	4b13      	ldr	r3, [pc, #76]	@ (8002314 <_sbrk+0x64>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d102      	bne.n	80022d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022cc:	4b11      	ldr	r3, [pc, #68]	@ (8002314 <_sbrk+0x64>)
 80022ce:	4a12      	ldr	r2, [pc, #72]	@ (8002318 <_sbrk+0x68>)
 80022d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022d2:	4b10      	ldr	r3, [pc, #64]	@ (8002314 <_sbrk+0x64>)
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	18d3      	adds	r3, r2, r3
 80022da:	693a      	ldr	r2, [r7, #16]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d207      	bcs.n	80022f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022e0:	f000 fed2 	bl	8003088 <__errno>
 80022e4:	0003      	movs	r3, r0
 80022e6:	220c      	movs	r2, #12
 80022e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022ea:	2301      	movs	r3, #1
 80022ec:	425b      	negs	r3, r3
 80022ee:	e009      	b.n	8002304 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022f0:	4b08      	ldr	r3, [pc, #32]	@ (8002314 <_sbrk+0x64>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022f6:	4b07      	ldr	r3, [pc, #28]	@ (8002314 <_sbrk+0x64>)
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	18d2      	adds	r2, r2, r3
 80022fe:	4b05      	ldr	r3, [pc, #20]	@ (8002314 <_sbrk+0x64>)
 8002300:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002302:	68fb      	ldr	r3, [r7, #12]
}
 8002304:	0018      	movs	r0, r3
 8002306:	46bd      	mov	sp, r7
 8002308:	b006      	add	sp, #24
 800230a:	bd80      	pop	{r7, pc}
 800230c:	20008000 	.word	0x20008000
 8002310:	00000400 	.word	0x00000400
 8002314:	200001ac 	.word	0x200001ac
 8002318:	20000300 	.word	0x20000300

0800231c <__io_getchar>:
 *
 * Returns:
 * either received char or -1 if not
 */
int __io_getchar(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
	char ch;
	if(cbfifo_dequeue(&fiforx, &ch, 1)==1)
 8002322:	1df9      	adds	r1, r7, #7
 8002324:	4b08      	ldr	r3, [pc, #32]	@ (8002348 <__io_getchar+0x2c>)
 8002326:	2201      	movs	r2, #1
 8002328:	0018      	movs	r0, r3
 800232a:	f7fe f97f 	bl	800062c <cbfifo_dequeue>
 800232e:	0003      	movs	r3, r0
 8002330:	2b01      	cmp	r3, #1
 8002332:	d102      	bne.n	800233a <__io_getchar+0x1e>
	{
		return ch;
 8002334:	1dfb      	adds	r3, r7, #7
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	e001      	b.n	800233e <__io_getchar+0x22>
	}
	else
	{
		return -1;
 800233a:	2301      	movs	r3, #1
 800233c:	425b      	negs	r3, r3
	}
}
 800233e:	0018      	movs	r0, r3
 8002340:	46bd      	mov	sp, r7
 8002342:	b002      	add	sp, #8
 8002344:	bd80      	pop	{r7, pc}
 8002346:	46c0      	nop			@ (mov r8, r8)
 8002348:	20000120 	.word	0x20000120

0800234c <__io_putchar>:
 *
 * Returns:
 *  either received 1 or -1(if transmission not successful)
 */
int __io_putchar(int ch)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
	while (cbfifo_length(&fifotx) >= 127);
 8002354:	46c0      	nop			@ (mov r8, r8)
 8002356:	4b0f      	ldr	r3, [pc, #60]	@ (8002394 <__io_putchar+0x48>)
 8002358:	0018      	movs	r0, r3
 800235a:	f7fe f9af 	bl	80006bc <cbfifo_length>
 800235e:	0003      	movs	r3, r0
 8002360:	2b7e      	cmp	r3, #126	@ 0x7e
 8002362:	d8f8      	bhi.n	8002356 <__io_putchar+0xa>
	if(cbfifo_enqueue(&fifotx,&ch,1)==1)
 8002364:	1d39      	adds	r1, r7, #4
 8002366:	4b0b      	ldr	r3, [pc, #44]	@ (8002394 <__io_putchar+0x48>)
 8002368:	2201      	movs	r2, #1
 800236a:	0018      	movs	r0, r3
 800236c:	f7fe f90f 	bl	800058e <cbfifo_enqueue>
 8002370:	0003      	movs	r3, r0
 8002372:	2b01      	cmp	r3, #1
 8002374:	d107      	bne.n	8002386 <__io_putchar+0x3a>
	{
		USART2->CR1 |= USART_CR1_TXEIE;
 8002376:	4b08      	ldr	r3, [pc, #32]	@ (8002398 <__io_putchar+0x4c>)
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	4b07      	ldr	r3, [pc, #28]	@ (8002398 <__io_putchar+0x4c>)
 800237c:	2180      	movs	r1, #128	@ 0x80
 800237e:	430a      	orrs	r2, r1
 8002380:	601a      	str	r2, [r3, #0]
		return 1;
 8002382:	2301      	movs	r3, #1
 8002384:	e001      	b.n	800238a <__io_putchar+0x3e>
	}
	else
	{
		return -1;
 8002386:	2301      	movs	r3, #1
 8002388:	425b      	negs	r3, r3
	}
}
 800238a:	0018      	movs	r0, r3
 800238c:	46bd      	mov	sp, r7
 800238e:	b002      	add	sp, #8
 8002390:	bd80      	pop	{r7, pc}
 8002392:	46c0      	nop			@ (mov r8, r8)
 8002394:	20000094 	.word	0x20000094
 8002398:	40004400 	.word	0x40004400

0800239c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800239c:	480e      	ldr	r0, [pc, #56]	@ (80023d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800239e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80023a0:	f000 f866 	bl	8002470 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  ldr r0, =_sdata
 80023a4:	480d      	ldr	r0, [pc, #52]	@ (80023dc <LoopForever+0x6>)
  ldr r1, =_edata
 80023a6:	490e      	ldr	r1, [pc, #56]	@ (80023e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023a8:	4a0e      	ldr	r2, [pc, #56]	@ (80023e4 <LoopForever+0xe>)
  movs r3, #0
 80023aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023ac:	e002      	b.n	80023b4 <LoopCopyDataInit>

080023ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023b2:	3304      	adds	r3, #4

080023b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023b8:	d3f9      	bcc.n	80023ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023ba:	4a0b      	ldr	r2, [pc, #44]	@ (80023e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80023bc:	4c0b      	ldr	r4, [pc, #44]	@ (80023ec <LoopForever+0x16>)
  movs r3, #0
 80023be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023c0:	e001      	b.n	80023c6 <LoopFillZerobss>

080023c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023c4:	3204      	adds	r2, #4

080023c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023c8:	d3fb      	bcc.n	80023c2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80023ca:	f000 fe63 	bl	8003094 <__libc_init_array>
/* LP - Update system core clocks */
  bl SystemCoreClockUpdate
 80023ce:	f000 f895 	bl	80024fc <SystemCoreClockUpdate>
/* Call the application's entry point.*/
  bl main
 80023d2:	f7ff f903 	bl	80015dc <main>

080023d6 <LoopForever>:

LoopForever:
  b LoopForever
 80023d6:	e7fe      	b.n	80023d6 <LoopForever>
  ldr   r0, =_estack
 80023d8:	20008000 	.word	0x20008000
/* Copy the data segment initializers from flash to SRAM */  ldr r0, =_sdata
 80023dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023e0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80023e4:	08004a88 	.word	0x08004a88
  ldr r2, =_sbss
 80023e8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80023ec:	200002fc 	.word	0x200002fc

080023f0 <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023f0:	e7fe      	b.n	80023f0 <ADC_COMP_IRQHandler>
	...

080023f4 <Set_Clocks_To_48MHz>:
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002464 <Set_Clocks_To_48MHz+0x70>)
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	4b19      	ldr	r3, [pc, #100]	@ (8002464 <Set_Clocks_To_48MHz+0x70>)
 80023fe:	2101      	movs	r1, #1
 8002400:	430a      	orrs	r2, r1
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	4b18      	ldr	r3, [pc, #96]	@ (8002468 <Set_Clocks_To_48MHz+0x74>)
 8002406:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002408:	4b17      	ldr	r3, [pc, #92]	@ (8002468 <Set_Clocks_To_48MHz+0x74>)
 800240a:	2180      	movs	r1, #128	@ 0x80
 800240c:	0249      	lsls	r1, r1, #9
 800240e:	430a      	orrs	r2, r1
 8002410:	635a      	str	r2, [r3, #52]	@ 0x34
 8002412:	46c0      	nop			@ (mov r8, r8)
 8002414:	4b14      	ldr	r3, [pc, #80]	@ (8002468 <Set_Clocks_To_48MHz+0x74>)
 8002416:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002418:	2380      	movs	r3, #128	@ 0x80
 800241a:	029b      	lsls	r3, r3, #10
 800241c:	4013      	ands	r3, r2
 800241e:	d0f9      	beq.n	8002414 <Set_Clocks_To_48MHz+0x20>
 8002420:	4b11      	ldr	r3, [pc, #68]	@ (8002468 <Set_Clocks_To_48MHz+0x74>)
 8002422:	685a      	ldr	r2, [r3, #4]
 8002424:	4b10      	ldr	r3, [pc, #64]	@ (8002468 <Set_Clocks_To_48MHz+0x74>)
 8002426:	21f0      	movs	r1, #240	@ 0xf0
 8002428:	438a      	bics	r2, r1
 800242a:	605a      	str	r2, [r3, #4]
 800242c:	4b0e      	ldr	r3, [pc, #56]	@ (8002468 <Set_Clocks_To_48MHz+0x74>)
 800242e:	685a      	ldr	r2, [r3, #4]
 8002430:	4b0d      	ldr	r3, [pc, #52]	@ (8002468 <Set_Clocks_To_48MHz+0x74>)
 8002432:	2103      	movs	r1, #3
 8002434:	430a      	orrs	r2, r1
 8002436:	605a      	str	r2, [r3, #4]
 8002438:	46c0      	nop			@ (mov r8, r8)
 800243a:	4b0b      	ldr	r3, [pc, #44]	@ (8002468 <Set_Clocks_To_48MHz+0x74>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	089a      	lsrs	r2, r3, #2
 8002440:	4b09      	ldr	r3, [pc, #36]	@ (8002468 <Set_Clocks_To_48MHz+0x74>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	4053      	eors	r3, r2
 8002446:	2203      	movs	r2, #3
 8002448:	4013      	ands	r3, r2
 800244a:	d1f6      	bne.n	800243a <Set_Clocks_To_48MHz+0x46>
 800244c:	4b06      	ldr	r3, [pc, #24]	@ (8002468 <Set_Clocks_To_48MHz+0x74>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	4a06      	ldr	r2, [pc, #24]	@ (800246c <Set_Clocks_To_48MHz+0x78>)
 8002452:	401a      	ands	r2, r3
 8002454:	4b04      	ldr	r3, [pc, #16]	@ (8002468 <Set_Clocks_To_48MHz+0x74>)
 8002456:	2180      	movs	r1, #128	@ 0x80
 8002458:	00c9      	lsls	r1, r1, #3
 800245a:	430a      	orrs	r2, r1
 800245c:	605a      	str	r2, [r3, #4]
 800245e:	46c0      	nop			@ (mov r8, r8)
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	40022000 	.word	0x40022000
 8002468:	40021000 	.word	0x40021000
 800246c:	fffff8ff 	.word	0xfffff8ff

08002470 <SystemInit>:
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
 8002474:	4b1b      	ldr	r3, [pc, #108]	@ (80024e4 <SystemInit+0x74>)
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	4b1a      	ldr	r3, [pc, #104]	@ (80024e4 <SystemInit+0x74>)
 800247a:	2101      	movs	r1, #1
 800247c:	430a      	orrs	r2, r1
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	4b18      	ldr	r3, [pc, #96]	@ (80024e4 <SystemInit+0x74>)
 8002482:	685a      	ldr	r2, [r3, #4]
 8002484:	4b17      	ldr	r3, [pc, #92]	@ (80024e4 <SystemInit+0x74>)
 8002486:	4918      	ldr	r1, [pc, #96]	@ (80024e8 <SystemInit+0x78>)
 8002488:	400a      	ands	r2, r1
 800248a:	605a      	str	r2, [r3, #4]
 800248c:	4b15      	ldr	r3, [pc, #84]	@ (80024e4 <SystemInit+0x74>)
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	4b14      	ldr	r3, [pc, #80]	@ (80024e4 <SystemInit+0x74>)
 8002492:	4916      	ldr	r1, [pc, #88]	@ (80024ec <SystemInit+0x7c>)
 8002494:	400a      	ands	r2, r1
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	4b12      	ldr	r3, [pc, #72]	@ (80024e4 <SystemInit+0x74>)
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	4b11      	ldr	r3, [pc, #68]	@ (80024e4 <SystemInit+0x74>)
 800249e:	4914      	ldr	r1, [pc, #80]	@ (80024f0 <SystemInit+0x80>)
 80024a0:	400a      	ands	r2, r1
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	4b0f      	ldr	r3, [pc, #60]	@ (80024e4 <SystemInit+0x74>)
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	4b0e      	ldr	r3, [pc, #56]	@ (80024e4 <SystemInit+0x74>)
 80024aa:	4912      	ldr	r1, [pc, #72]	@ (80024f4 <SystemInit+0x84>)
 80024ac:	400a      	ands	r2, r1
 80024ae:	605a      	str	r2, [r3, #4]
 80024b0:	4b0c      	ldr	r3, [pc, #48]	@ (80024e4 <SystemInit+0x74>)
 80024b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024b4:	4b0b      	ldr	r3, [pc, #44]	@ (80024e4 <SystemInit+0x74>)
 80024b6:	210f      	movs	r1, #15
 80024b8:	438a      	bics	r2, r1
 80024ba:	62da      	str	r2, [r3, #44]	@ 0x2c
 80024bc:	4b09      	ldr	r3, [pc, #36]	@ (80024e4 <SystemInit+0x74>)
 80024be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024c0:	4b08      	ldr	r3, [pc, #32]	@ (80024e4 <SystemInit+0x74>)
 80024c2:	490d      	ldr	r1, [pc, #52]	@ (80024f8 <SystemInit+0x88>)
 80024c4:	400a      	ands	r2, r1
 80024c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80024c8:	4b06      	ldr	r3, [pc, #24]	@ (80024e4 <SystemInit+0x74>)
 80024ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024cc:	4b05      	ldr	r3, [pc, #20]	@ (80024e4 <SystemInit+0x74>)
 80024ce:	2101      	movs	r1, #1
 80024d0:	438a      	bics	r2, r1
 80024d2:	635a      	str	r2, [r3, #52]	@ 0x34
 80024d4:	4b03      	ldr	r3, [pc, #12]	@ (80024e4 <SystemInit+0x74>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	609a      	str	r2, [r3, #8]
 80024da:	f7ff ff8b 	bl	80023f4 <Set_Clocks_To_48MHz>
 80024de:	46c0      	nop			@ (mov r8, r8)
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	40021000 	.word	0x40021000
 80024e8:	08ffb80c 	.word	0x08ffb80c
 80024ec:	fef6ffff 	.word	0xfef6ffff
 80024f0:	fffbffff 	.word	0xfffbffff
 80024f4:	ffc0ffff 	.word	0xffc0ffff
 80024f8:	fff0feac 	.word	0xfff0feac

080024fc <SystemCoreClockUpdate>:
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	2300      	movs	r3, #0
 8002504:	60fb      	str	r3, [r7, #12]
 8002506:	2300      	movs	r3, #0
 8002508:	60bb      	str	r3, [r7, #8]
 800250a:	2300      	movs	r3, #0
 800250c:	607b      	str	r3, [r7, #4]
 800250e:	2300      	movs	r3, #0
 8002510:	603b      	str	r3, [r7, #0]
 8002512:	4b3d      	ldr	r3, [pc, #244]	@ (8002608 <SystemCoreClockUpdate+0x10c>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	220c      	movs	r2, #12
 8002518:	4013      	ands	r3, r2
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2b0c      	cmp	r3, #12
 8002520:	d00f      	beq.n	8002542 <SystemCoreClockUpdate+0x46>
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2b0c      	cmp	r3, #12
 8002526:	d859      	bhi.n	80025dc <SystemCoreClockUpdate+0xe0>
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2b08      	cmp	r3, #8
 800252c:	d015      	beq.n	800255a <SystemCoreClockUpdate+0x5e>
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2b08      	cmp	r3, #8
 8002532:	d853      	bhi.n	80025dc <SystemCoreClockUpdate+0xe0>
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d007      	beq.n	800254a <SystemCoreClockUpdate+0x4e>
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2b04      	cmp	r3, #4
 800253e:	d008      	beq.n	8002552 <SystemCoreClockUpdate+0x56>
 8002540:	e04c      	b.n	80025dc <SystemCoreClockUpdate+0xe0>
 8002542:	4b32      	ldr	r3, [pc, #200]	@ (800260c <SystemCoreClockUpdate+0x110>)
 8002544:	4a32      	ldr	r2, [pc, #200]	@ (8002610 <SystemCoreClockUpdate+0x114>)
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	e04c      	b.n	80025e4 <SystemCoreClockUpdate+0xe8>
 800254a:	4b30      	ldr	r3, [pc, #192]	@ (800260c <SystemCoreClockUpdate+0x110>)
 800254c:	4a31      	ldr	r2, [pc, #196]	@ (8002614 <SystemCoreClockUpdate+0x118>)
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	e048      	b.n	80025e4 <SystemCoreClockUpdate+0xe8>
 8002552:	4b2e      	ldr	r3, [pc, #184]	@ (800260c <SystemCoreClockUpdate+0x110>)
 8002554:	4a2f      	ldr	r2, [pc, #188]	@ (8002614 <SystemCoreClockUpdate+0x118>)
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	e044      	b.n	80025e4 <SystemCoreClockUpdate+0xe8>
 800255a:	4b2b      	ldr	r3, [pc, #172]	@ (8002608 <SystemCoreClockUpdate+0x10c>)
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	23f0      	movs	r3, #240	@ 0xf0
 8002560:	039b      	lsls	r3, r3, #14
 8002562:	4013      	ands	r3, r2
 8002564:	60bb      	str	r3, [r7, #8]
 8002566:	4b28      	ldr	r3, [pc, #160]	@ (8002608 <SystemCoreClockUpdate+0x10c>)
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	23c0      	movs	r3, #192	@ 0xc0
 800256c:	025b      	lsls	r3, r3, #9
 800256e:	4013      	ands	r3, r2
 8002570:	607b      	str	r3, [r7, #4]
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	0c9b      	lsrs	r3, r3, #18
 8002576:	3302      	adds	r3, #2
 8002578:	60bb      	str	r3, [r7, #8]
 800257a:	4b23      	ldr	r3, [pc, #140]	@ (8002608 <SystemCoreClockUpdate+0x10c>)
 800257c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800257e:	220f      	movs	r2, #15
 8002580:	4013      	ands	r3, r2
 8002582:	3301      	adds	r3, #1
 8002584:	603b      	str	r3, [r7, #0]
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	2380      	movs	r3, #128	@ 0x80
 800258a:	025b      	lsls	r3, r3, #9
 800258c:	429a      	cmp	r2, r3
 800258e:	d10a      	bne.n	80025a6 <SystemCoreClockUpdate+0xaa>
 8002590:	6839      	ldr	r1, [r7, #0]
 8002592:	4820      	ldr	r0, [pc, #128]	@ (8002614 <SystemCoreClockUpdate+0x118>)
 8002594:	f7fd fdca 	bl	800012c <__udivsi3>
 8002598:	0003      	movs	r3, r0
 800259a:	001a      	movs	r2, r3
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	435a      	muls	r2, r3
 80025a0:	4b1a      	ldr	r3, [pc, #104]	@ (800260c <SystemCoreClockUpdate+0x110>)
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	e01e      	b.n	80025e4 <SystemCoreClockUpdate+0xe8>
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	23c0      	movs	r3, #192	@ 0xc0
 80025aa:	025b      	lsls	r3, r3, #9
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d10a      	bne.n	80025c6 <SystemCoreClockUpdate+0xca>
 80025b0:	6839      	ldr	r1, [r7, #0]
 80025b2:	4817      	ldr	r0, [pc, #92]	@ (8002610 <SystemCoreClockUpdate+0x114>)
 80025b4:	f7fd fdba 	bl	800012c <__udivsi3>
 80025b8:	0003      	movs	r3, r0
 80025ba:	001a      	movs	r2, r3
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	435a      	muls	r2, r3
 80025c0:	4b12      	ldr	r3, [pc, #72]	@ (800260c <SystemCoreClockUpdate+0x110>)
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	e00e      	b.n	80025e4 <SystemCoreClockUpdate+0xe8>
 80025c6:	6839      	ldr	r1, [r7, #0]
 80025c8:	4812      	ldr	r0, [pc, #72]	@ (8002614 <SystemCoreClockUpdate+0x118>)
 80025ca:	f7fd fdaf 	bl	800012c <__udivsi3>
 80025ce:	0003      	movs	r3, r0
 80025d0:	001a      	movs	r2, r3
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	435a      	muls	r2, r3
 80025d6:	4b0d      	ldr	r3, [pc, #52]	@ (800260c <SystemCoreClockUpdate+0x110>)
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	e003      	b.n	80025e4 <SystemCoreClockUpdate+0xe8>
 80025dc:	4b0b      	ldr	r3, [pc, #44]	@ (800260c <SystemCoreClockUpdate+0x110>)
 80025de:	4a0d      	ldr	r2, [pc, #52]	@ (8002614 <SystemCoreClockUpdate+0x118>)
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	46c0      	nop			@ (mov r8, r8)
 80025e4:	4b08      	ldr	r3, [pc, #32]	@ (8002608 <SystemCoreClockUpdate+0x10c>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	091b      	lsrs	r3, r3, #4
 80025ea:	220f      	movs	r2, #15
 80025ec:	4013      	ands	r3, r2
 80025ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002618 <SystemCoreClockUpdate+0x11c>)
 80025f0:	5cd3      	ldrb	r3, [r2, r3]
 80025f2:	60fb      	str	r3, [r7, #12]
 80025f4:	4b05      	ldr	r3, [pc, #20]	@ (800260c <SystemCoreClockUpdate+0x110>)
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	40da      	lsrs	r2, r3
 80025fc:	4b03      	ldr	r3, [pc, #12]	@ (800260c <SystemCoreClockUpdate+0x110>)
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	46c0      	nop			@ (mov r8, r8)
 8002602:	46bd      	mov	sp, r7
 8002604:	b004      	add	sp, #16
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40021000 	.word	0x40021000
 800260c:	20000018 	.word	0x20000018
 8002610:	02dc6c00 	.word	0x02dc6c00
 8002614:	007a1200 	.word	0x007a1200
 8002618:	0800488c 	.word	0x0800488c

0800261c <atoi>:
 800261c:	b510      	push	{r4, lr}
 800261e:	220a      	movs	r2, #10
 8002620:	2100      	movs	r1, #0
 8002622:	f000 f947 	bl	80028b4 <strtol>
 8002626:	bd10      	pop	{r4, pc}

08002628 <malloc>:
 8002628:	b510      	push	{r4, lr}
 800262a:	4b03      	ldr	r3, [pc, #12]	@ (8002638 <malloc+0x10>)
 800262c:	0001      	movs	r1, r0
 800262e:	6818      	ldr	r0, [r3, #0]
 8002630:	f000 f826 	bl	8002680 <_malloc_r>
 8002634:	bd10      	pop	{r4, pc}
 8002636:	46c0      	nop			@ (mov r8, r8)
 8002638:	20000028 	.word	0x20000028

0800263c <sbrk_aligned>:
 800263c:	b570      	push	{r4, r5, r6, lr}
 800263e:	4e0f      	ldr	r6, [pc, #60]	@ (800267c <sbrk_aligned+0x40>)
 8002640:	000d      	movs	r5, r1
 8002642:	6831      	ldr	r1, [r6, #0]
 8002644:	0004      	movs	r4, r0
 8002646:	2900      	cmp	r1, #0
 8002648:	d102      	bne.n	8002650 <sbrk_aligned+0x14>
 800264a:	f000 fcf7 	bl	800303c <_sbrk_r>
 800264e:	6030      	str	r0, [r6, #0]
 8002650:	0029      	movs	r1, r5
 8002652:	0020      	movs	r0, r4
 8002654:	f000 fcf2 	bl	800303c <_sbrk_r>
 8002658:	1c43      	adds	r3, r0, #1
 800265a:	d103      	bne.n	8002664 <sbrk_aligned+0x28>
 800265c:	2501      	movs	r5, #1
 800265e:	426d      	negs	r5, r5
 8002660:	0028      	movs	r0, r5
 8002662:	bd70      	pop	{r4, r5, r6, pc}
 8002664:	2303      	movs	r3, #3
 8002666:	1cc5      	adds	r5, r0, #3
 8002668:	439d      	bics	r5, r3
 800266a:	42a8      	cmp	r0, r5
 800266c:	d0f8      	beq.n	8002660 <sbrk_aligned+0x24>
 800266e:	1a29      	subs	r1, r5, r0
 8002670:	0020      	movs	r0, r4
 8002672:	f000 fce3 	bl	800303c <_sbrk_r>
 8002676:	3001      	adds	r0, #1
 8002678:	d1f2      	bne.n	8002660 <sbrk_aligned+0x24>
 800267a:	e7ef      	b.n	800265c <sbrk_aligned+0x20>
 800267c:	200001b0 	.word	0x200001b0

08002680 <_malloc_r>:
 8002680:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002682:	2203      	movs	r2, #3
 8002684:	1ccb      	adds	r3, r1, #3
 8002686:	4393      	bics	r3, r2
 8002688:	3308      	adds	r3, #8
 800268a:	0005      	movs	r5, r0
 800268c:	001f      	movs	r7, r3
 800268e:	2b0c      	cmp	r3, #12
 8002690:	d234      	bcs.n	80026fc <_malloc_r+0x7c>
 8002692:	270c      	movs	r7, #12
 8002694:	42b9      	cmp	r1, r7
 8002696:	d833      	bhi.n	8002700 <_malloc_r+0x80>
 8002698:	0028      	movs	r0, r5
 800269a:	f000 f871 	bl	8002780 <__malloc_lock>
 800269e:	4e37      	ldr	r6, [pc, #220]	@ (800277c <_malloc_r+0xfc>)
 80026a0:	6833      	ldr	r3, [r6, #0]
 80026a2:	001c      	movs	r4, r3
 80026a4:	2c00      	cmp	r4, #0
 80026a6:	d12f      	bne.n	8002708 <_malloc_r+0x88>
 80026a8:	0039      	movs	r1, r7
 80026aa:	0028      	movs	r0, r5
 80026ac:	f7ff ffc6 	bl	800263c <sbrk_aligned>
 80026b0:	0004      	movs	r4, r0
 80026b2:	1c43      	adds	r3, r0, #1
 80026b4:	d15f      	bne.n	8002776 <_malloc_r+0xf6>
 80026b6:	6834      	ldr	r4, [r6, #0]
 80026b8:	9400      	str	r4, [sp, #0]
 80026ba:	9b00      	ldr	r3, [sp, #0]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d14a      	bne.n	8002756 <_malloc_r+0xd6>
 80026c0:	2c00      	cmp	r4, #0
 80026c2:	d052      	beq.n	800276a <_malloc_r+0xea>
 80026c4:	6823      	ldr	r3, [r4, #0]
 80026c6:	0028      	movs	r0, r5
 80026c8:	18e3      	adds	r3, r4, r3
 80026ca:	9900      	ldr	r1, [sp, #0]
 80026cc:	9301      	str	r3, [sp, #4]
 80026ce:	f000 fcb5 	bl	800303c <_sbrk_r>
 80026d2:	9b01      	ldr	r3, [sp, #4]
 80026d4:	4283      	cmp	r3, r0
 80026d6:	d148      	bne.n	800276a <_malloc_r+0xea>
 80026d8:	6823      	ldr	r3, [r4, #0]
 80026da:	0028      	movs	r0, r5
 80026dc:	1aff      	subs	r7, r7, r3
 80026de:	0039      	movs	r1, r7
 80026e0:	f7ff ffac 	bl	800263c <sbrk_aligned>
 80026e4:	3001      	adds	r0, #1
 80026e6:	d040      	beq.n	800276a <_malloc_r+0xea>
 80026e8:	6823      	ldr	r3, [r4, #0]
 80026ea:	19db      	adds	r3, r3, r7
 80026ec:	6023      	str	r3, [r4, #0]
 80026ee:	6833      	ldr	r3, [r6, #0]
 80026f0:	685a      	ldr	r2, [r3, #4]
 80026f2:	2a00      	cmp	r2, #0
 80026f4:	d133      	bne.n	800275e <_malloc_r+0xde>
 80026f6:	9b00      	ldr	r3, [sp, #0]
 80026f8:	6033      	str	r3, [r6, #0]
 80026fa:	e019      	b.n	8002730 <_malloc_r+0xb0>
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	dac9      	bge.n	8002694 <_malloc_r+0x14>
 8002700:	230c      	movs	r3, #12
 8002702:	602b      	str	r3, [r5, #0]
 8002704:	2000      	movs	r0, #0
 8002706:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002708:	6821      	ldr	r1, [r4, #0]
 800270a:	1bc9      	subs	r1, r1, r7
 800270c:	d420      	bmi.n	8002750 <_malloc_r+0xd0>
 800270e:	290b      	cmp	r1, #11
 8002710:	d90a      	bls.n	8002728 <_malloc_r+0xa8>
 8002712:	19e2      	adds	r2, r4, r7
 8002714:	6027      	str	r7, [r4, #0]
 8002716:	42a3      	cmp	r3, r4
 8002718:	d104      	bne.n	8002724 <_malloc_r+0xa4>
 800271a:	6032      	str	r2, [r6, #0]
 800271c:	6863      	ldr	r3, [r4, #4]
 800271e:	6011      	str	r1, [r2, #0]
 8002720:	6053      	str	r3, [r2, #4]
 8002722:	e005      	b.n	8002730 <_malloc_r+0xb0>
 8002724:	605a      	str	r2, [r3, #4]
 8002726:	e7f9      	b.n	800271c <_malloc_r+0x9c>
 8002728:	6862      	ldr	r2, [r4, #4]
 800272a:	42a3      	cmp	r3, r4
 800272c:	d10e      	bne.n	800274c <_malloc_r+0xcc>
 800272e:	6032      	str	r2, [r6, #0]
 8002730:	0028      	movs	r0, r5
 8002732:	f000 f82d 	bl	8002790 <__malloc_unlock>
 8002736:	0020      	movs	r0, r4
 8002738:	2207      	movs	r2, #7
 800273a:	300b      	adds	r0, #11
 800273c:	1d23      	adds	r3, r4, #4
 800273e:	4390      	bics	r0, r2
 8002740:	1ac2      	subs	r2, r0, r3
 8002742:	4298      	cmp	r0, r3
 8002744:	d0df      	beq.n	8002706 <_malloc_r+0x86>
 8002746:	1a1b      	subs	r3, r3, r0
 8002748:	50a3      	str	r3, [r4, r2]
 800274a:	e7dc      	b.n	8002706 <_malloc_r+0x86>
 800274c:	605a      	str	r2, [r3, #4]
 800274e:	e7ef      	b.n	8002730 <_malloc_r+0xb0>
 8002750:	0023      	movs	r3, r4
 8002752:	6864      	ldr	r4, [r4, #4]
 8002754:	e7a6      	b.n	80026a4 <_malloc_r+0x24>
 8002756:	9c00      	ldr	r4, [sp, #0]
 8002758:	6863      	ldr	r3, [r4, #4]
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	e7ad      	b.n	80026ba <_malloc_r+0x3a>
 800275e:	001a      	movs	r2, r3
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	42a3      	cmp	r3, r4
 8002764:	d1fb      	bne.n	800275e <_malloc_r+0xde>
 8002766:	2300      	movs	r3, #0
 8002768:	e7da      	b.n	8002720 <_malloc_r+0xa0>
 800276a:	230c      	movs	r3, #12
 800276c:	0028      	movs	r0, r5
 800276e:	602b      	str	r3, [r5, #0]
 8002770:	f000 f80e 	bl	8002790 <__malloc_unlock>
 8002774:	e7c6      	b.n	8002704 <_malloc_r+0x84>
 8002776:	6007      	str	r7, [r0, #0]
 8002778:	e7da      	b.n	8002730 <_malloc_r+0xb0>
 800277a:	46c0      	nop			@ (mov r8, r8)
 800277c:	200001b4 	.word	0x200001b4

08002780 <__malloc_lock>:
 8002780:	b510      	push	{r4, lr}
 8002782:	4802      	ldr	r0, [pc, #8]	@ (800278c <__malloc_lock+0xc>)
 8002784:	f000 fcab 	bl	80030de <__retarget_lock_acquire_recursive>
 8002788:	bd10      	pop	{r4, pc}
 800278a:	46c0      	nop			@ (mov r8, r8)
 800278c:	200002f8 	.word	0x200002f8

08002790 <__malloc_unlock>:
 8002790:	b510      	push	{r4, lr}
 8002792:	4802      	ldr	r0, [pc, #8]	@ (800279c <__malloc_unlock+0xc>)
 8002794:	f000 fca4 	bl	80030e0 <__retarget_lock_release_recursive>
 8002798:	bd10      	pop	{r4, pc}
 800279a:	46c0      	nop			@ (mov r8, r8)
 800279c:	200002f8 	.word	0x200002f8

080027a0 <_strtol_l.constprop.0>:
 80027a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027a2:	b085      	sub	sp, #20
 80027a4:	0017      	movs	r7, r2
 80027a6:	001e      	movs	r6, r3
 80027a8:	9003      	str	r0, [sp, #12]
 80027aa:	9101      	str	r1, [sp, #4]
 80027ac:	2b24      	cmp	r3, #36	@ 0x24
 80027ae:	d844      	bhi.n	800283a <_strtol_l.constprop.0+0x9a>
 80027b0:	000c      	movs	r4, r1
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d041      	beq.n	800283a <_strtol_l.constprop.0+0x9a>
 80027b6:	4b3d      	ldr	r3, [pc, #244]	@ (80028ac <_strtol_l.constprop.0+0x10c>)
 80027b8:	2208      	movs	r2, #8
 80027ba:	469c      	mov	ip, r3
 80027bc:	0023      	movs	r3, r4
 80027be:	4661      	mov	r1, ip
 80027c0:	781d      	ldrb	r5, [r3, #0]
 80027c2:	3401      	adds	r4, #1
 80027c4:	5d48      	ldrb	r0, [r1, r5]
 80027c6:	0001      	movs	r1, r0
 80027c8:	4011      	ands	r1, r2
 80027ca:	4210      	tst	r0, r2
 80027cc:	d1f6      	bne.n	80027bc <_strtol_l.constprop.0+0x1c>
 80027ce:	2d2d      	cmp	r5, #45	@ 0x2d
 80027d0:	d13a      	bne.n	8002848 <_strtol_l.constprop.0+0xa8>
 80027d2:	7825      	ldrb	r5, [r4, #0]
 80027d4:	1c9c      	adds	r4, r3, #2
 80027d6:	2301      	movs	r3, #1
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	2210      	movs	r2, #16
 80027dc:	0033      	movs	r3, r6
 80027de:	4393      	bics	r3, r2
 80027e0:	d109      	bne.n	80027f6 <_strtol_l.constprop.0+0x56>
 80027e2:	2d30      	cmp	r5, #48	@ 0x30
 80027e4:	d136      	bne.n	8002854 <_strtol_l.constprop.0+0xb4>
 80027e6:	2120      	movs	r1, #32
 80027e8:	7823      	ldrb	r3, [r4, #0]
 80027ea:	438b      	bics	r3, r1
 80027ec:	2b58      	cmp	r3, #88	@ 0x58
 80027ee:	d131      	bne.n	8002854 <_strtol_l.constprop.0+0xb4>
 80027f0:	0016      	movs	r6, r2
 80027f2:	7865      	ldrb	r5, [r4, #1]
 80027f4:	3402      	adds	r4, #2
 80027f6:	4a2e      	ldr	r2, [pc, #184]	@ (80028b0 <_strtol_l.constprop.0+0x110>)
 80027f8:	9b00      	ldr	r3, [sp, #0]
 80027fa:	4694      	mov	ip, r2
 80027fc:	4463      	add	r3, ip
 80027fe:	0031      	movs	r1, r6
 8002800:	0018      	movs	r0, r3
 8002802:	9302      	str	r3, [sp, #8]
 8002804:	f7fd fd18 	bl	8000238 <__aeabi_uidivmod>
 8002808:	2200      	movs	r2, #0
 800280a:	4684      	mov	ip, r0
 800280c:	0010      	movs	r0, r2
 800280e:	002b      	movs	r3, r5
 8002810:	3b30      	subs	r3, #48	@ 0x30
 8002812:	2b09      	cmp	r3, #9
 8002814:	d825      	bhi.n	8002862 <_strtol_l.constprop.0+0xc2>
 8002816:	001d      	movs	r5, r3
 8002818:	42ae      	cmp	r6, r5
 800281a:	dd31      	ble.n	8002880 <_strtol_l.constprop.0+0xe0>
 800281c:	1c53      	adds	r3, r2, #1
 800281e:	d009      	beq.n	8002834 <_strtol_l.constprop.0+0x94>
 8002820:	2201      	movs	r2, #1
 8002822:	4252      	negs	r2, r2
 8002824:	4584      	cmp	ip, r0
 8002826:	d305      	bcc.n	8002834 <_strtol_l.constprop.0+0x94>
 8002828:	d101      	bne.n	800282e <_strtol_l.constprop.0+0x8e>
 800282a:	42a9      	cmp	r1, r5
 800282c:	db25      	blt.n	800287a <_strtol_l.constprop.0+0xda>
 800282e:	2201      	movs	r2, #1
 8002830:	4370      	muls	r0, r6
 8002832:	1828      	adds	r0, r5, r0
 8002834:	7825      	ldrb	r5, [r4, #0]
 8002836:	3401      	adds	r4, #1
 8002838:	e7e9      	b.n	800280e <_strtol_l.constprop.0+0x6e>
 800283a:	f000 fc25 	bl	8003088 <__errno>
 800283e:	2316      	movs	r3, #22
 8002840:	6003      	str	r3, [r0, #0]
 8002842:	2000      	movs	r0, #0
 8002844:	b005      	add	sp, #20
 8002846:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002848:	9100      	str	r1, [sp, #0]
 800284a:	2d2b      	cmp	r5, #43	@ 0x2b
 800284c:	d1c5      	bne.n	80027da <_strtol_l.constprop.0+0x3a>
 800284e:	7825      	ldrb	r5, [r4, #0]
 8002850:	1c9c      	adds	r4, r3, #2
 8002852:	e7c2      	b.n	80027da <_strtol_l.constprop.0+0x3a>
 8002854:	2e00      	cmp	r6, #0
 8002856:	d1ce      	bne.n	80027f6 <_strtol_l.constprop.0+0x56>
 8002858:	3608      	adds	r6, #8
 800285a:	2d30      	cmp	r5, #48	@ 0x30
 800285c:	d0cb      	beq.n	80027f6 <_strtol_l.constprop.0+0x56>
 800285e:	3602      	adds	r6, #2
 8002860:	e7c9      	b.n	80027f6 <_strtol_l.constprop.0+0x56>
 8002862:	002b      	movs	r3, r5
 8002864:	3b41      	subs	r3, #65	@ 0x41
 8002866:	2b19      	cmp	r3, #25
 8002868:	d801      	bhi.n	800286e <_strtol_l.constprop.0+0xce>
 800286a:	3d37      	subs	r5, #55	@ 0x37
 800286c:	e7d4      	b.n	8002818 <_strtol_l.constprop.0+0x78>
 800286e:	002b      	movs	r3, r5
 8002870:	3b61      	subs	r3, #97	@ 0x61
 8002872:	2b19      	cmp	r3, #25
 8002874:	d804      	bhi.n	8002880 <_strtol_l.constprop.0+0xe0>
 8002876:	3d57      	subs	r5, #87	@ 0x57
 8002878:	e7ce      	b.n	8002818 <_strtol_l.constprop.0+0x78>
 800287a:	2201      	movs	r2, #1
 800287c:	4252      	negs	r2, r2
 800287e:	e7d9      	b.n	8002834 <_strtol_l.constprop.0+0x94>
 8002880:	1c53      	adds	r3, r2, #1
 8002882:	d108      	bne.n	8002896 <_strtol_l.constprop.0+0xf6>
 8002884:	2322      	movs	r3, #34	@ 0x22
 8002886:	9a03      	ldr	r2, [sp, #12]
 8002888:	9802      	ldr	r0, [sp, #8]
 800288a:	6013      	str	r3, [r2, #0]
 800288c:	2f00      	cmp	r7, #0
 800288e:	d0d9      	beq.n	8002844 <_strtol_l.constprop.0+0xa4>
 8002890:	1e63      	subs	r3, r4, #1
 8002892:	9301      	str	r3, [sp, #4]
 8002894:	e007      	b.n	80028a6 <_strtol_l.constprop.0+0x106>
 8002896:	9b00      	ldr	r3, [sp, #0]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d000      	beq.n	800289e <_strtol_l.constprop.0+0xfe>
 800289c:	4240      	negs	r0, r0
 800289e:	2f00      	cmp	r7, #0
 80028a0:	d0d0      	beq.n	8002844 <_strtol_l.constprop.0+0xa4>
 80028a2:	2a00      	cmp	r2, #0
 80028a4:	d1f4      	bne.n	8002890 <_strtol_l.constprop.0+0xf0>
 80028a6:	9b01      	ldr	r3, [sp, #4]
 80028a8:	603b      	str	r3, [r7, #0]
 80028aa:	e7cb      	b.n	8002844 <_strtol_l.constprop.0+0xa4>
 80028ac:	0800489d 	.word	0x0800489d
 80028b0:	7fffffff 	.word	0x7fffffff

080028b4 <strtol>:
 80028b4:	b510      	push	{r4, lr}
 80028b6:	4c04      	ldr	r4, [pc, #16]	@ (80028c8 <strtol+0x14>)
 80028b8:	0013      	movs	r3, r2
 80028ba:	000a      	movs	r2, r1
 80028bc:	0001      	movs	r1, r0
 80028be:	6820      	ldr	r0, [r4, #0]
 80028c0:	f7ff ff6e 	bl	80027a0 <_strtol_l.constprop.0>
 80028c4:	bd10      	pop	{r4, pc}
 80028c6:	46c0      	nop			@ (mov r8, r8)
 80028c8:	20000028 	.word	0x20000028

080028cc <std>:
 80028cc:	2300      	movs	r3, #0
 80028ce:	b510      	push	{r4, lr}
 80028d0:	0004      	movs	r4, r0
 80028d2:	6003      	str	r3, [r0, #0]
 80028d4:	6043      	str	r3, [r0, #4]
 80028d6:	6083      	str	r3, [r0, #8]
 80028d8:	8181      	strh	r1, [r0, #12]
 80028da:	6643      	str	r3, [r0, #100]	@ 0x64
 80028dc:	81c2      	strh	r2, [r0, #14]
 80028de:	6103      	str	r3, [r0, #16]
 80028e0:	6143      	str	r3, [r0, #20]
 80028e2:	6183      	str	r3, [r0, #24]
 80028e4:	0019      	movs	r1, r3
 80028e6:	2208      	movs	r2, #8
 80028e8:	305c      	adds	r0, #92	@ 0x5c
 80028ea:	f000 fad9 	bl	8002ea0 <memset>
 80028ee:	4b0b      	ldr	r3, [pc, #44]	@ (800291c <std+0x50>)
 80028f0:	6224      	str	r4, [r4, #32]
 80028f2:	6263      	str	r3, [r4, #36]	@ 0x24
 80028f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002920 <std+0x54>)
 80028f6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80028f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002924 <std+0x58>)
 80028fa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80028fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002928 <std+0x5c>)
 80028fe:	6323      	str	r3, [r4, #48]	@ 0x30
 8002900:	4b0a      	ldr	r3, [pc, #40]	@ (800292c <std+0x60>)
 8002902:	429c      	cmp	r4, r3
 8002904:	d005      	beq.n	8002912 <std+0x46>
 8002906:	4b0a      	ldr	r3, [pc, #40]	@ (8002930 <std+0x64>)
 8002908:	429c      	cmp	r4, r3
 800290a:	d002      	beq.n	8002912 <std+0x46>
 800290c:	4b09      	ldr	r3, [pc, #36]	@ (8002934 <std+0x68>)
 800290e:	429c      	cmp	r4, r3
 8002910:	d103      	bne.n	800291a <std+0x4e>
 8002912:	0020      	movs	r0, r4
 8002914:	3058      	adds	r0, #88	@ 0x58
 8002916:	f000 fbe1 	bl	80030dc <__retarget_lock_init_recursive>
 800291a:	bd10      	pop	{r4, pc}
 800291c:	08002cc9 	.word	0x08002cc9
 8002920:	08002cf1 	.word	0x08002cf1
 8002924:	08002d29 	.word	0x08002d29
 8002928:	08002d55 	.word	0x08002d55
 800292c:	200001b8 	.word	0x200001b8
 8002930:	20000220 	.word	0x20000220
 8002934:	20000288 	.word	0x20000288

08002938 <stdio_exit_handler>:
 8002938:	b510      	push	{r4, lr}
 800293a:	4a03      	ldr	r2, [pc, #12]	@ (8002948 <stdio_exit_handler+0x10>)
 800293c:	4903      	ldr	r1, [pc, #12]	@ (800294c <stdio_exit_handler+0x14>)
 800293e:	4804      	ldr	r0, [pc, #16]	@ (8002950 <stdio_exit_handler+0x18>)
 8002940:	f000 f86c 	bl	8002a1c <_fwalk_sglue>
 8002944:	bd10      	pop	{r4, pc}
 8002946:	46c0      	nop			@ (mov r8, r8)
 8002948:	2000001c 	.word	0x2000001c
 800294c:	08003845 	.word	0x08003845
 8002950:	2000002c 	.word	0x2000002c

08002954 <cleanup_stdio>:
 8002954:	6841      	ldr	r1, [r0, #4]
 8002956:	4b0b      	ldr	r3, [pc, #44]	@ (8002984 <cleanup_stdio+0x30>)
 8002958:	b510      	push	{r4, lr}
 800295a:	0004      	movs	r4, r0
 800295c:	4299      	cmp	r1, r3
 800295e:	d001      	beq.n	8002964 <cleanup_stdio+0x10>
 8002960:	f000 ff70 	bl	8003844 <_fflush_r>
 8002964:	68a1      	ldr	r1, [r4, #8]
 8002966:	4b08      	ldr	r3, [pc, #32]	@ (8002988 <cleanup_stdio+0x34>)
 8002968:	4299      	cmp	r1, r3
 800296a:	d002      	beq.n	8002972 <cleanup_stdio+0x1e>
 800296c:	0020      	movs	r0, r4
 800296e:	f000 ff69 	bl	8003844 <_fflush_r>
 8002972:	68e1      	ldr	r1, [r4, #12]
 8002974:	4b05      	ldr	r3, [pc, #20]	@ (800298c <cleanup_stdio+0x38>)
 8002976:	4299      	cmp	r1, r3
 8002978:	d002      	beq.n	8002980 <cleanup_stdio+0x2c>
 800297a:	0020      	movs	r0, r4
 800297c:	f000 ff62 	bl	8003844 <_fflush_r>
 8002980:	bd10      	pop	{r4, pc}
 8002982:	46c0      	nop			@ (mov r8, r8)
 8002984:	200001b8 	.word	0x200001b8
 8002988:	20000220 	.word	0x20000220
 800298c:	20000288 	.word	0x20000288

08002990 <global_stdio_init.part.0>:
 8002990:	b510      	push	{r4, lr}
 8002992:	4b09      	ldr	r3, [pc, #36]	@ (80029b8 <global_stdio_init.part.0+0x28>)
 8002994:	4a09      	ldr	r2, [pc, #36]	@ (80029bc <global_stdio_init.part.0+0x2c>)
 8002996:	2104      	movs	r1, #4
 8002998:	601a      	str	r2, [r3, #0]
 800299a:	4809      	ldr	r0, [pc, #36]	@ (80029c0 <global_stdio_init.part.0+0x30>)
 800299c:	2200      	movs	r2, #0
 800299e:	f7ff ff95 	bl	80028cc <std>
 80029a2:	2201      	movs	r2, #1
 80029a4:	2109      	movs	r1, #9
 80029a6:	4807      	ldr	r0, [pc, #28]	@ (80029c4 <global_stdio_init.part.0+0x34>)
 80029a8:	f7ff ff90 	bl	80028cc <std>
 80029ac:	2202      	movs	r2, #2
 80029ae:	2112      	movs	r1, #18
 80029b0:	4805      	ldr	r0, [pc, #20]	@ (80029c8 <global_stdio_init.part.0+0x38>)
 80029b2:	f7ff ff8b 	bl	80028cc <std>
 80029b6:	bd10      	pop	{r4, pc}
 80029b8:	200002f0 	.word	0x200002f0
 80029bc:	08002939 	.word	0x08002939
 80029c0:	200001b8 	.word	0x200001b8
 80029c4:	20000220 	.word	0x20000220
 80029c8:	20000288 	.word	0x20000288

080029cc <__sfp_lock_acquire>:
 80029cc:	b510      	push	{r4, lr}
 80029ce:	4802      	ldr	r0, [pc, #8]	@ (80029d8 <__sfp_lock_acquire+0xc>)
 80029d0:	f000 fb85 	bl	80030de <__retarget_lock_acquire_recursive>
 80029d4:	bd10      	pop	{r4, pc}
 80029d6:	46c0      	nop			@ (mov r8, r8)
 80029d8:	200002f9 	.word	0x200002f9

080029dc <__sfp_lock_release>:
 80029dc:	b510      	push	{r4, lr}
 80029de:	4802      	ldr	r0, [pc, #8]	@ (80029e8 <__sfp_lock_release+0xc>)
 80029e0:	f000 fb7e 	bl	80030e0 <__retarget_lock_release_recursive>
 80029e4:	bd10      	pop	{r4, pc}
 80029e6:	46c0      	nop			@ (mov r8, r8)
 80029e8:	200002f9 	.word	0x200002f9

080029ec <__sinit>:
 80029ec:	b510      	push	{r4, lr}
 80029ee:	0004      	movs	r4, r0
 80029f0:	f7ff ffec 	bl	80029cc <__sfp_lock_acquire>
 80029f4:	6a23      	ldr	r3, [r4, #32]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d002      	beq.n	8002a00 <__sinit+0x14>
 80029fa:	f7ff ffef 	bl	80029dc <__sfp_lock_release>
 80029fe:	bd10      	pop	{r4, pc}
 8002a00:	4b04      	ldr	r3, [pc, #16]	@ (8002a14 <__sinit+0x28>)
 8002a02:	6223      	str	r3, [r4, #32]
 8002a04:	4b04      	ldr	r3, [pc, #16]	@ (8002a18 <__sinit+0x2c>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d1f6      	bne.n	80029fa <__sinit+0xe>
 8002a0c:	f7ff ffc0 	bl	8002990 <global_stdio_init.part.0>
 8002a10:	e7f3      	b.n	80029fa <__sinit+0xe>
 8002a12:	46c0      	nop			@ (mov r8, r8)
 8002a14:	08002955 	.word	0x08002955
 8002a18:	200002f0 	.word	0x200002f0

08002a1c <_fwalk_sglue>:
 8002a1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002a1e:	0014      	movs	r4, r2
 8002a20:	2600      	movs	r6, #0
 8002a22:	9000      	str	r0, [sp, #0]
 8002a24:	9101      	str	r1, [sp, #4]
 8002a26:	68a5      	ldr	r5, [r4, #8]
 8002a28:	6867      	ldr	r7, [r4, #4]
 8002a2a:	3f01      	subs	r7, #1
 8002a2c:	d504      	bpl.n	8002a38 <_fwalk_sglue+0x1c>
 8002a2e:	6824      	ldr	r4, [r4, #0]
 8002a30:	2c00      	cmp	r4, #0
 8002a32:	d1f8      	bne.n	8002a26 <_fwalk_sglue+0xa>
 8002a34:	0030      	movs	r0, r6
 8002a36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002a38:	89ab      	ldrh	r3, [r5, #12]
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d908      	bls.n	8002a50 <_fwalk_sglue+0x34>
 8002a3e:	220e      	movs	r2, #14
 8002a40:	5eab      	ldrsh	r3, [r5, r2]
 8002a42:	3301      	adds	r3, #1
 8002a44:	d004      	beq.n	8002a50 <_fwalk_sglue+0x34>
 8002a46:	0029      	movs	r1, r5
 8002a48:	9800      	ldr	r0, [sp, #0]
 8002a4a:	9b01      	ldr	r3, [sp, #4]
 8002a4c:	4798      	blx	r3
 8002a4e:	4306      	orrs	r6, r0
 8002a50:	3568      	adds	r5, #104	@ 0x68
 8002a52:	e7ea      	b.n	8002a2a <_fwalk_sglue+0xe>

08002a54 <getchar>:
 8002a54:	b510      	push	{r4, lr}
 8002a56:	4b03      	ldr	r3, [pc, #12]	@ (8002a64 <getchar+0x10>)
 8002a58:	6818      	ldr	r0, [r3, #0]
 8002a5a:	6841      	ldr	r1, [r0, #4]
 8002a5c:	f000 ff2e 	bl	80038bc <_getc_r>
 8002a60:	bd10      	pop	{r4, pc}
 8002a62:	46c0      	nop			@ (mov r8, r8)
 8002a64:	20000028 	.word	0x20000028

08002a68 <iprintf>:
 8002a68:	b40f      	push	{r0, r1, r2, r3}
 8002a6a:	b507      	push	{r0, r1, r2, lr}
 8002a6c:	4905      	ldr	r1, [pc, #20]	@ (8002a84 <iprintf+0x1c>)
 8002a6e:	ab04      	add	r3, sp, #16
 8002a70:	6808      	ldr	r0, [r1, #0]
 8002a72:	cb04      	ldmia	r3!, {r2}
 8002a74:	6881      	ldr	r1, [r0, #8]
 8002a76:	9301      	str	r3, [sp, #4]
 8002a78:	f000 fbc4 	bl	8003204 <_vfiprintf_r>
 8002a7c:	b003      	add	sp, #12
 8002a7e:	bc08      	pop	{r3}
 8002a80:	b004      	add	sp, #16
 8002a82:	4718      	bx	r3
 8002a84:	20000028 	.word	0x20000028

08002a88 <putchar>:
 8002a88:	b510      	push	{r4, lr}
 8002a8a:	4b03      	ldr	r3, [pc, #12]	@ (8002a98 <putchar+0x10>)
 8002a8c:	0001      	movs	r1, r0
 8002a8e:	6818      	ldr	r0, [r3, #0]
 8002a90:	6882      	ldr	r2, [r0, #8]
 8002a92:	f000 ffac 	bl	80039ee <_putc_r>
 8002a96:	bd10      	pop	{r4, pc}
 8002a98:	20000028 	.word	0x20000028

08002a9c <_puts_r>:
 8002a9c:	6a03      	ldr	r3, [r0, #32]
 8002a9e:	b570      	push	{r4, r5, r6, lr}
 8002aa0:	0005      	movs	r5, r0
 8002aa2:	000e      	movs	r6, r1
 8002aa4:	6884      	ldr	r4, [r0, #8]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d101      	bne.n	8002aae <_puts_r+0x12>
 8002aaa:	f7ff ff9f 	bl	80029ec <__sinit>
 8002aae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002ab0:	07db      	lsls	r3, r3, #31
 8002ab2:	d405      	bmi.n	8002ac0 <_puts_r+0x24>
 8002ab4:	89a3      	ldrh	r3, [r4, #12]
 8002ab6:	059b      	lsls	r3, r3, #22
 8002ab8:	d402      	bmi.n	8002ac0 <_puts_r+0x24>
 8002aba:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002abc:	f000 fb0f 	bl	80030de <__retarget_lock_acquire_recursive>
 8002ac0:	89a3      	ldrh	r3, [r4, #12]
 8002ac2:	071b      	lsls	r3, r3, #28
 8002ac4:	d502      	bpl.n	8002acc <_puts_r+0x30>
 8002ac6:	6923      	ldr	r3, [r4, #16]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d11f      	bne.n	8002b0c <_puts_r+0x70>
 8002acc:	0021      	movs	r1, r4
 8002ace:	0028      	movs	r0, r5
 8002ad0:	f000 f988 	bl	8002de4 <__swsetup_r>
 8002ad4:	2800      	cmp	r0, #0
 8002ad6:	d019      	beq.n	8002b0c <_puts_r+0x70>
 8002ad8:	2501      	movs	r5, #1
 8002ada:	426d      	negs	r5, r5
 8002adc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002ade:	07db      	lsls	r3, r3, #31
 8002ae0:	d405      	bmi.n	8002aee <_puts_r+0x52>
 8002ae2:	89a3      	ldrh	r3, [r4, #12]
 8002ae4:	059b      	lsls	r3, r3, #22
 8002ae6:	d402      	bmi.n	8002aee <_puts_r+0x52>
 8002ae8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002aea:	f000 faf9 	bl	80030e0 <__retarget_lock_release_recursive>
 8002aee:	0028      	movs	r0, r5
 8002af0:	bd70      	pop	{r4, r5, r6, pc}
 8002af2:	3601      	adds	r6, #1
 8002af4:	60a3      	str	r3, [r4, #8]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	da04      	bge.n	8002b04 <_puts_r+0x68>
 8002afa:	69a2      	ldr	r2, [r4, #24]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	dc16      	bgt.n	8002b2e <_puts_r+0x92>
 8002b00:	290a      	cmp	r1, #10
 8002b02:	d014      	beq.n	8002b2e <_puts_r+0x92>
 8002b04:	6823      	ldr	r3, [r4, #0]
 8002b06:	1c5a      	adds	r2, r3, #1
 8002b08:	6022      	str	r2, [r4, #0]
 8002b0a:	7019      	strb	r1, [r3, #0]
 8002b0c:	68a3      	ldr	r3, [r4, #8]
 8002b0e:	7831      	ldrb	r1, [r6, #0]
 8002b10:	3b01      	subs	r3, #1
 8002b12:	2900      	cmp	r1, #0
 8002b14:	d1ed      	bne.n	8002af2 <_puts_r+0x56>
 8002b16:	60a3      	str	r3, [r4, #8]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	da0f      	bge.n	8002b3c <_puts_r+0xa0>
 8002b1c:	0022      	movs	r2, r4
 8002b1e:	0028      	movs	r0, r5
 8002b20:	310a      	adds	r1, #10
 8002b22:	f000 f91d 	bl	8002d60 <__swbuf_r>
 8002b26:	3001      	adds	r0, #1
 8002b28:	d0d6      	beq.n	8002ad8 <_puts_r+0x3c>
 8002b2a:	250a      	movs	r5, #10
 8002b2c:	e7d6      	b.n	8002adc <_puts_r+0x40>
 8002b2e:	0022      	movs	r2, r4
 8002b30:	0028      	movs	r0, r5
 8002b32:	f000 f915 	bl	8002d60 <__swbuf_r>
 8002b36:	3001      	adds	r0, #1
 8002b38:	d1e8      	bne.n	8002b0c <_puts_r+0x70>
 8002b3a:	e7cd      	b.n	8002ad8 <_puts_r+0x3c>
 8002b3c:	6823      	ldr	r3, [r4, #0]
 8002b3e:	1c5a      	adds	r2, r3, #1
 8002b40:	6022      	str	r2, [r4, #0]
 8002b42:	220a      	movs	r2, #10
 8002b44:	701a      	strb	r2, [r3, #0]
 8002b46:	e7f0      	b.n	8002b2a <_puts_r+0x8e>

08002b48 <puts>:
 8002b48:	b510      	push	{r4, lr}
 8002b4a:	4b03      	ldr	r3, [pc, #12]	@ (8002b58 <puts+0x10>)
 8002b4c:	0001      	movs	r1, r0
 8002b4e:	6818      	ldr	r0, [r3, #0]
 8002b50:	f7ff ffa4 	bl	8002a9c <_puts_r>
 8002b54:	bd10      	pop	{r4, pc}
 8002b56:	46c0      	nop			@ (mov r8, r8)
 8002b58:	20000028 	.word	0x20000028

08002b5c <setvbuf>:
 8002b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b5e:	001d      	movs	r5, r3
 8002b60:	4b57      	ldr	r3, [pc, #348]	@ (8002cc0 <setvbuf+0x164>)
 8002b62:	b085      	sub	sp, #20
 8002b64:	681e      	ldr	r6, [r3, #0]
 8002b66:	0004      	movs	r4, r0
 8002b68:	000f      	movs	r7, r1
 8002b6a:	9200      	str	r2, [sp, #0]
 8002b6c:	2e00      	cmp	r6, #0
 8002b6e:	d005      	beq.n	8002b7c <setvbuf+0x20>
 8002b70:	6a33      	ldr	r3, [r6, #32]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d102      	bne.n	8002b7c <setvbuf+0x20>
 8002b76:	0030      	movs	r0, r6
 8002b78:	f7ff ff38 	bl	80029ec <__sinit>
 8002b7c:	9b00      	ldr	r3, [sp, #0]
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d005      	beq.n	8002b8e <setvbuf+0x32>
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d900      	bls.n	8002b88 <setvbuf+0x2c>
 8002b86:	e097      	b.n	8002cb8 <setvbuf+0x15c>
 8002b88:	2d00      	cmp	r5, #0
 8002b8a:	da00      	bge.n	8002b8e <setvbuf+0x32>
 8002b8c:	e094      	b.n	8002cb8 <setvbuf+0x15c>
 8002b8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002b90:	07db      	lsls	r3, r3, #31
 8002b92:	d405      	bmi.n	8002ba0 <setvbuf+0x44>
 8002b94:	89a3      	ldrh	r3, [r4, #12]
 8002b96:	059b      	lsls	r3, r3, #22
 8002b98:	d402      	bmi.n	8002ba0 <setvbuf+0x44>
 8002b9a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002b9c:	f000 fa9f 	bl	80030de <__retarget_lock_acquire_recursive>
 8002ba0:	0021      	movs	r1, r4
 8002ba2:	0030      	movs	r0, r6
 8002ba4:	f000 fe4e 	bl	8003844 <_fflush_r>
 8002ba8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002baa:	2900      	cmp	r1, #0
 8002bac:	d008      	beq.n	8002bc0 <setvbuf+0x64>
 8002bae:	0023      	movs	r3, r4
 8002bb0:	3344      	adds	r3, #68	@ 0x44
 8002bb2:	4299      	cmp	r1, r3
 8002bb4:	d002      	beq.n	8002bbc <setvbuf+0x60>
 8002bb6:	0030      	movs	r0, r6
 8002bb8:	f000 fab2 	bl	8003120 <_free_r>
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	6363      	str	r3, [r4, #52]	@ 0x34
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	61a3      	str	r3, [r4, #24]
 8002bc4:	6063      	str	r3, [r4, #4]
 8002bc6:	89a3      	ldrh	r3, [r4, #12]
 8002bc8:	061b      	lsls	r3, r3, #24
 8002bca:	d503      	bpl.n	8002bd4 <setvbuf+0x78>
 8002bcc:	0030      	movs	r0, r6
 8002bce:	6921      	ldr	r1, [r4, #16]
 8002bd0:	f000 faa6 	bl	8003120 <_free_r>
 8002bd4:	89a3      	ldrh	r3, [r4, #12]
 8002bd6:	4a3b      	ldr	r2, [pc, #236]	@ (8002cc4 <setvbuf+0x168>)
 8002bd8:	4013      	ands	r3, r2
 8002bda:	81a3      	strh	r3, [r4, #12]
 8002bdc:	9b00      	ldr	r3, [sp, #0]
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d060      	beq.n	8002ca4 <setvbuf+0x148>
 8002be2:	ab03      	add	r3, sp, #12
 8002be4:	0021      	movs	r1, r4
 8002be6:	0030      	movs	r0, r6
 8002be8:	aa02      	add	r2, sp, #8
 8002bea:	f000 fe95 	bl	8003918 <__swhatbuf_r>
 8002bee:	89a3      	ldrh	r3, [r4, #12]
 8002bf0:	4303      	orrs	r3, r0
 8002bf2:	81a3      	strh	r3, [r4, #12]
 8002bf4:	2d00      	cmp	r5, #0
 8002bf6:	d124      	bne.n	8002c42 <setvbuf+0xe6>
 8002bf8:	9d02      	ldr	r5, [sp, #8]
 8002bfa:	0028      	movs	r0, r5
 8002bfc:	f7ff fd14 	bl	8002628 <malloc>
 8002c00:	9501      	str	r5, [sp, #4]
 8002c02:	1e07      	subs	r7, r0, #0
 8002c04:	d148      	bne.n	8002c98 <setvbuf+0x13c>
 8002c06:	9b02      	ldr	r3, [sp, #8]
 8002c08:	9301      	str	r3, [sp, #4]
 8002c0a:	42ab      	cmp	r3, r5
 8002c0c:	d13f      	bne.n	8002c8e <setvbuf+0x132>
 8002c0e:	2501      	movs	r5, #1
 8002c10:	426d      	negs	r5, r5
 8002c12:	220c      	movs	r2, #12
 8002c14:	5ea3      	ldrsh	r3, [r4, r2]
 8002c16:	2202      	movs	r2, #2
 8002c18:	431a      	orrs	r2, r3
 8002c1a:	81a2      	strh	r2, [r4, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	60a2      	str	r2, [r4, #8]
 8002c20:	0022      	movs	r2, r4
 8002c22:	3247      	adds	r2, #71	@ 0x47
 8002c24:	6022      	str	r2, [r4, #0]
 8002c26:	6122      	str	r2, [r4, #16]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8002c2c:	6162      	str	r2, [r4, #20]
 8002c2e:	4211      	tst	r1, r2
 8002c30:	d104      	bne.n	8002c3c <setvbuf+0xe0>
 8002c32:	059b      	lsls	r3, r3, #22
 8002c34:	d402      	bmi.n	8002c3c <setvbuf+0xe0>
 8002c36:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c38:	f000 fa52 	bl	80030e0 <__retarget_lock_release_recursive>
 8002c3c:	0028      	movs	r0, r5
 8002c3e:	b005      	add	sp, #20
 8002c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c42:	2f00      	cmp	r7, #0
 8002c44:	d0d9      	beq.n	8002bfa <setvbuf+0x9e>
 8002c46:	6a33      	ldr	r3, [r6, #32]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d102      	bne.n	8002c52 <setvbuf+0xf6>
 8002c4c:	0030      	movs	r0, r6
 8002c4e:	f7ff fecd 	bl	80029ec <__sinit>
 8002c52:	9b00      	ldr	r3, [sp, #0]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d103      	bne.n	8002c60 <setvbuf+0x104>
 8002c58:	89a3      	ldrh	r3, [r4, #12]
 8002c5a:	9a00      	ldr	r2, [sp, #0]
 8002c5c:	431a      	orrs	r2, r3
 8002c5e:	81a2      	strh	r2, [r4, #12]
 8002c60:	220c      	movs	r2, #12
 8002c62:	5ea3      	ldrsh	r3, [r4, r2]
 8002c64:	2208      	movs	r2, #8
 8002c66:	0019      	movs	r1, r3
 8002c68:	6027      	str	r7, [r4, #0]
 8002c6a:	6127      	str	r7, [r4, #16]
 8002c6c:	6165      	str	r5, [r4, #20]
 8002c6e:	4011      	ands	r1, r2
 8002c70:	4213      	tst	r3, r2
 8002c72:	d01b      	beq.n	8002cac <setvbuf+0x150>
 8002c74:	07da      	lsls	r2, r3, #31
 8002c76:	d517      	bpl.n	8002ca8 <setvbuf+0x14c>
 8002c78:	2200      	movs	r2, #0
 8002c7a:	426d      	negs	r5, r5
 8002c7c:	60a2      	str	r2, [r4, #8]
 8002c7e:	61a5      	str	r5, [r4, #24]
 8002c80:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002c82:	07d2      	lsls	r2, r2, #31
 8002c84:	d401      	bmi.n	8002c8a <setvbuf+0x12e>
 8002c86:	059b      	lsls	r3, r3, #22
 8002c88:	d512      	bpl.n	8002cb0 <setvbuf+0x154>
 8002c8a:	2500      	movs	r5, #0
 8002c8c:	e7d6      	b.n	8002c3c <setvbuf+0xe0>
 8002c8e:	9801      	ldr	r0, [sp, #4]
 8002c90:	f7ff fcca 	bl	8002628 <malloc>
 8002c94:	1e07      	subs	r7, r0, #0
 8002c96:	d0ba      	beq.n	8002c0e <setvbuf+0xb2>
 8002c98:	2380      	movs	r3, #128	@ 0x80
 8002c9a:	89a2      	ldrh	r2, [r4, #12]
 8002c9c:	9d01      	ldr	r5, [sp, #4]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	81a3      	strh	r3, [r4, #12]
 8002ca2:	e7d0      	b.n	8002c46 <setvbuf+0xea>
 8002ca4:	2500      	movs	r5, #0
 8002ca6:	e7b4      	b.n	8002c12 <setvbuf+0xb6>
 8002ca8:	60a5      	str	r5, [r4, #8]
 8002caa:	e7e9      	b.n	8002c80 <setvbuf+0x124>
 8002cac:	60a1      	str	r1, [r4, #8]
 8002cae:	e7e7      	b.n	8002c80 <setvbuf+0x124>
 8002cb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002cb2:	f000 fa15 	bl	80030e0 <__retarget_lock_release_recursive>
 8002cb6:	e7e8      	b.n	8002c8a <setvbuf+0x12e>
 8002cb8:	2501      	movs	r5, #1
 8002cba:	426d      	negs	r5, r5
 8002cbc:	e7be      	b.n	8002c3c <setvbuf+0xe0>
 8002cbe:	46c0      	nop			@ (mov r8, r8)
 8002cc0:	20000028 	.word	0x20000028
 8002cc4:	fffff35c 	.word	0xfffff35c

08002cc8 <__sread>:
 8002cc8:	b570      	push	{r4, r5, r6, lr}
 8002cca:	000c      	movs	r4, r1
 8002ccc:	250e      	movs	r5, #14
 8002cce:	5f49      	ldrsh	r1, [r1, r5]
 8002cd0:	f000 f9a0 	bl	8003014 <_read_r>
 8002cd4:	2800      	cmp	r0, #0
 8002cd6:	db03      	blt.n	8002ce0 <__sread+0x18>
 8002cd8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002cda:	181b      	adds	r3, r3, r0
 8002cdc:	6563      	str	r3, [r4, #84]	@ 0x54
 8002cde:	bd70      	pop	{r4, r5, r6, pc}
 8002ce0:	89a3      	ldrh	r3, [r4, #12]
 8002ce2:	4a02      	ldr	r2, [pc, #8]	@ (8002cec <__sread+0x24>)
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	81a3      	strh	r3, [r4, #12]
 8002ce8:	e7f9      	b.n	8002cde <__sread+0x16>
 8002cea:	46c0      	nop			@ (mov r8, r8)
 8002cec:	ffffefff 	.word	0xffffefff

08002cf0 <__swrite>:
 8002cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cf2:	001f      	movs	r7, r3
 8002cf4:	898b      	ldrh	r3, [r1, #12]
 8002cf6:	0005      	movs	r5, r0
 8002cf8:	000c      	movs	r4, r1
 8002cfa:	0016      	movs	r6, r2
 8002cfc:	05db      	lsls	r3, r3, #23
 8002cfe:	d505      	bpl.n	8002d0c <__swrite+0x1c>
 8002d00:	230e      	movs	r3, #14
 8002d02:	5ec9      	ldrsh	r1, [r1, r3]
 8002d04:	2200      	movs	r2, #0
 8002d06:	2302      	movs	r3, #2
 8002d08:	f000 f970 	bl	8002fec <_lseek_r>
 8002d0c:	89a3      	ldrh	r3, [r4, #12]
 8002d0e:	4a05      	ldr	r2, [pc, #20]	@ (8002d24 <__swrite+0x34>)
 8002d10:	0028      	movs	r0, r5
 8002d12:	4013      	ands	r3, r2
 8002d14:	81a3      	strh	r3, [r4, #12]
 8002d16:	0032      	movs	r2, r6
 8002d18:	230e      	movs	r3, #14
 8002d1a:	5ee1      	ldrsh	r1, [r4, r3]
 8002d1c:	003b      	movs	r3, r7
 8002d1e:	f000 f99f 	bl	8003060 <_write_r>
 8002d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d24:	ffffefff 	.word	0xffffefff

08002d28 <__sseek>:
 8002d28:	b570      	push	{r4, r5, r6, lr}
 8002d2a:	000c      	movs	r4, r1
 8002d2c:	250e      	movs	r5, #14
 8002d2e:	5f49      	ldrsh	r1, [r1, r5]
 8002d30:	f000 f95c 	bl	8002fec <_lseek_r>
 8002d34:	89a3      	ldrh	r3, [r4, #12]
 8002d36:	1c42      	adds	r2, r0, #1
 8002d38:	d103      	bne.n	8002d42 <__sseek+0x1a>
 8002d3a:	4a05      	ldr	r2, [pc, #20]	@ (8002d50 <__sseek+0x28>)
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	81a3      	strh	r3, [r4, #12]
 8002d40:	bd70      	pop	{r4, r5, r6, pc}
 8002d42:	2280      	movs	r2, #128	@ 0x80
 8002d44:	0152      	lsls	r2, r2, #5
 8002d46:	4313      	orrs	r3, r2
 8002d48:	81a3      	strh	r3, [r4, #12]
 8002d4a:	6560      	str	r0, [r4, #84]	@ 0x54
 8002d4c:	e7f8      	b.n	8002d40 <__sseek+0x18>
 8002d4e:	46c0      	nop			@ (mov r8, r8)
 8002d50:	ffffefff 	.word	0xffffefff

08002d54 <__sclose>:
 8002d54:	b510      	push	{r4, lr}
 8002d56:	230e      	movs	r3, #14
 8002d58:	5ec9      	ldrsh	r1, [r1, r3]
 8002d5a:	f000 f935 	bl	8002fc8 <_close_r>
 8002d5e:	bd10      	pop	{r4, pc}

08002d60 <__swbuf_r>:
 8002d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d62:	0006      	movs	r6, r0
 8002d64:	000d      	movs	r5, r1
 8002d66:	0014      	movs	r4, r2
 8002d68:	2800      	cmp	r0, #0
 8002d6a:	d004      	beq.n	8002d76 <__swbuf_r+0x16>
 8002d6c:	6a03      	ldr	r3, [r0, #32]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d101      	bne.n	8002d76 <__swbuf_r+0x16>
 8002d72:	f7ff fe3b 	bl	80029ec <__sinit>
 8002d76:	69a3      	ldr	r3, [r4, #24]
 8002d78:	60a3      	str	r3, [r4, #8]
 8002d7a:	89a3      	ldrh	r3, [r4, #12]
 8002d7c:	071b      	lsls	r3, r3, #28
 8002d7e:	d502      	bpl.n	8002d86 <__swbuf_r+0x26>
 8002d80:	6923      	ldr	r3, [r4, #16]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d109      	bne.n	8002d9a <__swbuf_r+0x3a>
 8002d86:	0021      	movs	r1, r4
 8002d88:	0030      	movs	r0, r6
 8002d8a:	f000 f82b 	bl	8002de4 <__swsetup_r>
 8002d8e:	2800      	cmp	r0, #0
 8002d90:	d003      	beq.n	8002d9a <__swbuf_r+0x3a>
 8002d92:	2501      	movs	r5, #1
 8002d94:	426d      	negs	r5, r5
 8002d96:	0028      	movs	r0, r5
 8002d98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d9a:	6923      	ldr	r3, [r4, #16]
 8002d9c:	6820      	ldr	r0, [r4, #0]
 8002d9e:	b2ef      	uxtb	r7, r5
 8002da0:	1ac0      	subs	r0, r0, r3
 8002da2:	6963      	ldr	r3, [r4, #20]
 8002da4:	b2ed      	uxtb	r5, r5
 8002da6:	4283      	cmp	r3, r0
 8002da8:	dc05      	bgt.n	8002db6 <__swbuf_r+0x56>
 8002daa:	0021      	movs	r1, r4
 8002dac:	0030      	movs	r0, r6
 8002dae:	f000 fd49 	bl	8003844 <_fflush_r>
 8002db2:	2800      	cmp	r0, #0
 8002db4:	d1ed      	bne.n	8002d92 <__swbuf_r+0x32>
 8002db6:	68a3      	ldr	r3, [r4, #8]
 8002db8:	3001      	adds	r0, #1
 8002dba:	3b01      	subs	r3, #1
 8002dbc:	60a3      	str	r3, [r4, #8]
 8002dbe:	6823      	ldr	r3, [r4, #0]
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	6022      	str	r2, [r4, #0]
 8002dc4:	701f      	strb	r7, [r3, #0]
 8002dc6:	6963      	ldr	r3, [r4, #20]
 8002dc8:	4283      	cmp	r3, r0
 8002dca:	d004      	beq.n	8002dd6 <__swbuf_r+0x76>
 8002dcc:	89a3      	ldrh	r3, [r4, #12]
 8002dce:	07db      	lsls	r3, r3, #31
 8002dd0:	d5e1      	bpl.n	8002d96 <__swbuf_r+0x36>
 8002dd2:	2d0a      	cmp	r5, #10
 8002dd4:	d1df      	bne.n	8002d96 <__swbuf_r+0x36>
 8002dd6:	0021      	movs	r1, r4
 8002dd8:	0030      	movs	r0, r6
 8002dda:	f000 fd33 	bl	8003844 <_fflush_r>
 8002dde:	2800      	cmp	r0, #0
 8002de0:	d0d9      	beq.n	8002d96 <__swbuf_r+0x36>
 8002de2:	e7d6      	b.n	8002d92 <__swbuf_r+0x32>

08002de4 <__swsetup_r>:
 8002de4:	4b2d      	ldr	r3, [pc, #180]	@ (8002e9c <__swsetup_r+0xb8>)
 8002de6:	b570      	push	{r4, r5, r6, lr}
 8002de8:	0005      	movs	r5, r0
 8002dea:	6818      	ldr	r0, [r3, #0]
 8002dec:	000c      	movs	r4, r1
 8002dee:	2800      	cmp	r0, #0
 8002df0:	d004      	beq.n	8002dfc <__swsetup_r+0x18>
 8002df2:	6a03      	ldr	r3, [r0, #32]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d101      	bne.n	8002dfc <__swsetup_r+0x18>
 8002df8:	f7ff fdf8 	bl	80029ec <__sinit>
 8002dfc:	230c      	movs	r3, #12
 8002dfe:	5ee2      	ldrsh	r2, [r4, r3]
 8002e00:	0713      	lsls	r3, r2, #28
 8002e02:	d423      	bmi.n	8002e4c <__swsetup_r+0x68>
 8002e04:	06d3      	lsls	r3, r2, #27
 8002e06:	d407      	bmi.n	8002e18 <__swsetup_r+0x34>
 8002e08:	2309      	movs	r3, #9
 8002e0a:	602b      	str	r3, [r5, #0]
 8002e0c:	2340      	movs	r3, #64	@ 0x40
 8002e0e:	2001      	movs	r0, #1
 8002e10:	4313      	orrs	r3, r2
 8002e12:	81a3      	strh	r3, [r4, #12]
 8002e14:	4240      	negs	r0, r0
 8002e16:	e03a      	b.n	8002e8e <__swsetup_r+0xaa>
 8002e18:	0752      	lsls	r2, r2, #29
 8002e1a:	d513      	bpl.n	8002e44 <__swsetup_r+0x60>
 8002e1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002e1e:	2900      	cmp	r1, #0
 8002e20:	d008      	beq.n	8002e34 <__swsetup_r+0x50>
 8002e22:	0023      	movs	r3, r4
 8002e24:	3344      	adds	r3, #68	@ 0x44
 8002e26:	4299      	cmp	r1, r3
 8002e28:	d002      	beq.n	8002e30 <__swsetup_r+0x4c>
 8002e2a:	0028      	movs	r0, r5
 8002e2c:	f000 f978 	bl	8003120 <_free_r>
 8002e30:	2300      	movs	r3, #0
 8002e32:	6363      	str	r3, [r4, #52]	@ 0x34
 8002e34:	2224      	movs	r2, #36	@ 0x24
 8002e36:	89a3      	ldrh	r3, [r4, #12]
 8002e38:	4393      	bics	r3, r2
 8002e3a:	81a3      	strh	r3, [r4, #12]
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	6063      	str	r3, [r4, #4]
 8002e40:	6923      	ldr	r3, [r4, #16]
 8002e42:	6023      	str	r3, [r4, #0]
 8002e44:	2308      	movs	r3, #8
 8002e46:	89a2      	ldrh	r2, [r4, #12]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	81a3      	strh	r3, [r4, #12]
 8002e4c:	6923      	ldr	r3, [r4, #16]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d10b      	bne.n	8002e6a <__swsetup_r+0x86>
 8002e52:	21a0      	movs	r1, #160	@ 0xa0
 8002e54:	2280      	movs	r2, #128	@ 0x80
 8002e56:	89a3      	ldrh	r3, [r4, #12]
 8002e58:	0089      	lsls	r1, r1, #2
 8002e5a:	0092      	lsls	r2, r2, #2
 8002e5c:	400b      	ands	r3, r1
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d003      	beq.n	8002e6a <__swsetup_r+0x86>
 8002e62:	0021      	movs	r1, r4
 8002e64:	0028      	movs	r0, r5
 8002e66:	f000 fd81 	bl	800396c <__smakebuf_r>
 8002e6a:	230c      	movs	r3, #12
 8002e6c:	5ee2      	ldrsh	r2, [r4, r3]
 8002e6e:	2101      	movs	r1, #1
 8002e70:	0013      	movs	r3, r2
 8002e72:	400b      	ands	r3, r1
 8002e74:	420a      	tst	r2, r1
 8002e76:	d00b      	beq.n	8002e90 <__swsetup_r+0xac>
 8002e78:	2300      	movs	r3, #0
 8002e7a:	60a3      	str	r3, [r4, #8]
 8002e7c:	6963      	ldr	r3, [r4, #20]
 8002e7e:	425b      	negs	r3, r3
 8002e80:	61a3      	str	r3, [r4, #24]
 8002e82:	2000      	movs	r0, #0
 8002e84:	6923      	ldr	r3, [r4, #16]
 8002e86:	4283      	cmp	r3, r0
 8002e88:	d101      	bne.n	8002e8e <__swsetup_r+0xaa>
 8002e8a:	0613      	lsls	r3, r2, #24
 8002e8c:	d4be      	bmi.n	8002e0c <__swsetup_r+0x28>
 8002e8e:	bd70      	pop	{r4, r5, r6, pc}
 8002e90:	0791      	lsls	r1, r2, #30
 8002e92:	d400      	bmi.n	8002e96 <__swsetup_r+0xb2>
 8002e94:	6963      	ldr	r3, [r4, #20]
 8002e96:	60a3      	str	r3, [r4, #8]
 8002e98:	e7f3      	b.n	8002e82 <__swsetup_r+0x9e>
 8002e9a:	46c0      	nop			@ (mov r8, r8)
 8002e9c:	20000028 	.word	0x20000028

08002ea0 <memset>:
 8002ea0:	0003      	movs	r3, r0
 8002ea2:	1882      	adds	r2, r0, r2
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d100      	bne.n	8002eaa <memset+0xa>
 8002ea8:	4770      	bx	lr
 8002eaa:	7019      	strb	r1, [r3, #0]
 8002eac:	3301      	adds	r3, #1
 8002eae:	e7f9      	b.n	8002ea4 <memset+0x4>

08002eb0 <strcasecmp>:
 8002eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002eb2:	0005      	movs	r5, r0
 8002eb4:	2400      	movs	r4, #0
 8002eb6:	2703      	movs	r7, #3
 8002eb8:	4e09      	ldr	r6, [pc, #36]	@ (8002ee0 <strcasecmp+0x30>)
 8002eba:	5d2a      	ldrb	r2, [r5, r4]
 8002ebc:	5cb3      	ldrb	r3, [r6, r2]
 8002ebe:	403b      	ands	r3, r7
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d100      	bne.n	8002ec6 <strcasecmp+0x16>
 8002ec4:	3220      	adds	r2, #32
 8002ec6:	5d0b      	ldrb	r3, [r1, r4]
 8002ec8:	5cf0      	ldrb	r0, [r6, r3]
 8002eca:	4038      	ands	r0, r7
 8002ecc:	2801      	cmp	r0, #1
 8002ece:	d100      	bne.n	8002ed2 <strcasecmp+0x22>
 8002ed0:	3320      	adds	r3, #32
 8002ed2:	1ad0      	subs	r0, r2, r3
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d102      	bne.n	8002ede <strcasecmp+0x2e>
 8002ed8:	3401      	adds	r4, #1
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1ed      	bne.n	8002eba <strcasecmp+0xa>
 8002ede:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ee0:	0800489d 	.word	0x0800489d

08002ee4 <strncmp>:
 8002ee4:	b530      	push	{r4, r5, lr}
 8002ee6:	0005      	movs	r5, r0
 8002ee8:	1e10      	subs	r0, r2, #0
 8002eea:	d00b      	beq.n	8002f04 <strncmp+0x20>
 8002eec:	2400      	movs	r4, #0
 8002eee:	3a01      	subs	r2, #1
 8002ef0:	5d2b      	ldrb	r3, [r5, r4]
 8002ef2:	5d08      	ldrb	r0, [r1, r4]
 8002ef4:	4283      	cmp	r3, r0
 8002ef6:	d104      	bne.n	8002f02 <strncmp+0x1e>
 8002ef8:	42a2      	cmp	r2, r4
 8002efa:	d002      	beq.n	8002f02 <strncmp+0x1e>
 8002efc:	3401      	adds	r4, #1
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d1f6      	bne.n	8002ef0 <strncmp+0xc>
 8002f02:	1a18      	subs	r0, r3, r0
 8002f04:	bd30      	pop	{r4, r5, pc}
	...

08002f08 <strtok>:
 8002f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f0a:	4b16      	ldr	r3, [pc, #88]	@ (8002f64 <strtok+0x5c>)
 8002f0c:	0005      	movs	r5, r0
 8002f0e:	681f      	ldr	r7, [r3, #0]
 8002f10:	000e      	movs	r6, r1
 8002f12:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8002f14:	2c00      	cmp	r4, #0
 8002f16:	d11d      	bne.n	8002f54 <strtok+0x4c>
 8002f18:	2050      	movs	r0, #80	@ 0x50
 8002f1a:	f7ff fb85 	bl	8002628 <malloc>
 8002f1e:	1e02      	subs	r2, r0, #0
 8002f20:	6478      	str	r0, [r7, #68]	@ 0x44
 8002f22:	d104      	bne.n	8002f2e <strtok+0x26>
 8002f24:	215b      	movs	r1, #91	@ 0x5b
 8002f26:	4b10      	ldr	r3, [pc, #64]	@ (8002f68 <strtok+0x60>)
 8002f28:	4810      	ldr	r0, [pc, #64]	@ (8002f6c <strtok+0x64>)
 8002f2a:	f000 f8db 	bl	80030e4 <__assert_func>
 8002f2e:	6004      	str	r4, [r0, #0]
 8002f30:	6044      	str	r4, [r0, #4]
 8002f32:	6084      	str	r4, [r0, #8]
 8002f34:	60c4      	str	r4, [r0, #12]
 8002f36:	6104      	str	r4, [r0, #16]
 8002f38:	6144      	str	r4, [r0, #20]
 8002f3a:	6184      	str	r4, [r0, #24]
 8002f3c:	6284      	str	r4, [r0, #40]	@ 0x28
 8002f3e:	62c4      	str	r4, [r0, #44]	@ 0x2c
 8002f40:	6304      	str	r4, [r0, #48]	@ 0x30
 8002f42:	6344      	str	r4, [r0, #52]	@ 0x34
 8002f44:	6384      	str	r4, [r0, #56]	@ 0x38
 8002f46:	63c4      	str	r4, [r0, #60]	@ 0x3c
 8002f48:	6404      	str	r4, [r0, #64]	@ 0x40
 8002f4a:	6444      	str	r4, [r0, #68]	@ 0x44
 8002f4c:	6484      	str	r4, [r0, #72]	@ 0x48
 8002f4e:	64c4      	str	r4, [r0, #76]	@ 0x4c
 8002f50:	7704      	strb	r4, [r0, #28]
 8002f52:	6244      	str	r4, [r0, #36]	@ 0x24
 8002f54:	0031      	movs	r1, r6
 8002f56:	0028      	movs	r0, r5
 8002f58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	f000 f808 	bl	8002f70 <__strtok_r>
 8002f60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f62:	46c0      	nop			@ (mov r8, r8)
 8002f64:	20000028 	.word	0x20000028
 8002f68:	0800499d 	.word	0x0800499d
 8002f6c:	080049b4 	.word	0x080049b4

08002f70 <__strtok_r>:
 8002f70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f72:	1e04      	subs	r4, r0, #0
 8002f74:	d102      	bne.n	8002f7c <__strtok_r+0xc>
 8002f76:	6814      	ldr	r4, [r2, #0]
 8002f78:	2c00      	cmp	r4, #0
 8002f7a:	d009      	beq.n	8002f90 <__strtok_r+0x20>
 8002f7c:	0020      	movs	r0, r4
 8002f7e:	000e      	movs	r6, r1
 8002f80:	7805      	ldrb	r5, [r0, #0]
 8002f82:	3401      	adds	r4, #1
 8002f84:	7837      	ldrb	r7, [r6, #0]
 8002f86:	2f00      	cmp	r7, #0
 8002f88:	d104      	bne.n	8002f94 <__strtok_r+0x24>
 8002f8a:	2d00      	cmp	r5, #0
 8002f8c:	d10d      	bne.n	8002faa <__strtok_r+0x3a>
 8002f8e:	6015      	str	r5, [r2, #0]
 8002f90:	2000      	movs	r0, #0
 8002f92:	e006      	b.n	8002fa2 <__strtok_r+0x32>
 8002f94:	3601      	adds	r6, #1
 8002f96:	42bd      	cmp	r5, r7
 8002f98:	d1f4      	bne.n	8002f84 <__strtok_r+0x14>
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1ee      	bne.n	8002f7c <__strtok_r+0xc>
 8002f9e:	6014      	str	r4, [r2, #0]
 8002fa0:	7003      	strb	r3, [r0, #0]
 8002fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	2d00      	cmp	r5, #0
 8002fa8:	d102      	bne.n	8002fb0 <__strtok_r+0x40>
 8002faa:	000b      	movs	r3, r1
 8002fac:	7826      	ldrb	r6, [r4, #0]
 8002fae:	3401      	adds	r4, #1
 8002fb0:	781d      	ldrb	r5, [r3, #0]
 8002fb2:	42ae      	cmp	r6, r5
 8002fb4:	d1f6      	bne.n	8002fa4 <__strtok_r+0x34>
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	001d      	movs	r5, r3
 8002fba:	429e      	cmp	r6, r3
 8002fbc:	d002      	beq.n	8002fc4 <__strtok_r+0x54>
 8002fbe:	0023      	movs	r3, r4
 8002fc0:	1e61      	subs	r1, r4, #1
 8002fc2:	700d      	strb	r5, [r1, #0]
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	e7ec      	b.n	8002fa2 <__strtok_r+0x32>

08002fc8 <_close_r>:
 8002fc8:	2300      	movs	r3, #0
 8002fca:	b570      	push	{r4, r5, r6, lr}
 8002fcc:	4d06      	ldr	r5, [pc, #24]	@ (8002fe8 <_close_r+0x20>)
 8002fce:	0004      	movs	r4, r0
 8002fd0:	0008      	movs	r0, r1
 8002fd2:	602b      	str	r3, [r5, #0]
 8002fd4:	f7ff f940 	bl	8002258 <_close>
 8002fd8:	1c43      	adds	r3, r0, #1
 8002fda:	d103      	bne.n	8002fe4 <_close_r+0x1c>
 8002fdc:	682b      	ldr	r3, [r5, #0]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d000      	beq.n	8002fe4 <_close_r+0x1c>
 8002fe2:	6023      	str	r3, [r4, #0]
 8002fe4:	bd70      	pop	{r4, r5, r6, pc}
 8002fe6:	46c0      	nop			@ (mov r8, r8)
 8002fe8:	200002f4 	.word	0x200002f4

08002fec <_lseek_r>:
 8002fec:	b570      	push	{r4, r5, r6, lr}
 8002fee:	0004      	movs	r4, r0
 8002ff0:	0008      	movs	r0, r1
 8002ff2:	0011      	movs	r1, r2
 8002ff4:	001a      	movs	r2, r3
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	4d05      	ldr	r5, [pc, #20]	@ (8003010 <_lseek_r+0x24>)
 8002ffa:	602b      	str	r3, [r5, #0]
 8002ffc:	f7ff f94d 	bl	800229a <_lseek>
 8003000:	1c43      	adds	r3, r0, #1
 8003002:	d103      	bne.n	800300c <_lseek_r+0x20>
 8003004:	682b      	ldr	r3, [r5, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d000      	beq.n	800300c <_lseek_r+0x20>
 800300a:	6023      	str	r3, [r4, #0]
 800300c:	bd70      	pop	{r4, r5, r6, pc}
 800300e:	46c0      	nop			@ (mov r8, r8)
 8003010:	200002f4 	.word	0x200002f4

08003014 <_read_r>:
 8003014:	b570      	push	{r4, r5, r6, lr}
 8003016:	0004      	movs	r4, r0
 8003018:	0008      	movs	r0, r1
 800301a:	0011      	movs	r1, r2
 800301c:	001a      	movs	r2, r3
 800301e:	2300      	movs	r3, #0
 8003020:	4d05      	ldr	r5, [pc, #20]	@ (8003038 <_read_r+0x24>)
 8003022:	602b      	str	r3, [r5, #0]
 8003024:	f7ff f8df 	bl	80021e6 <_read>
 8003028:	1c43      	adds	r3, r0, #1
 800302a:	d103      	bne.n	8003034 <_read_r+0x20>
 800302c:	682b      	ldr	r3, [r5, #0]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d000      	beq.n	8003034 <_read_r+0x20>
 8003032:	6023      	str	r3, [r4, #0]
 8003034:	bd70      	pop	{r4, r5, r6, pc}
 8003036:	46c0      	nop			@ (mov r8, r8)
 8003038:	200002f4 	.word	0x200002f4

0800303c <_sbrk_r>:
 800303c:	2300      	movs	r3, #0
 800303e:	b570      	push	{r4, r5, r6, lr}
 8003040:	4d06      	ldr	r5, [pc, #24]	@ (800305c <_sbrk_r+0x20>)
 8003042:	0004      	movs	r4, r0
 8003044:	0008      	movs	r0, r1
 8003046:	602b      	str	r3, [r5, #0]
 8003048:	f7ff f932 	bl	80022b0 <_sbrk>
 800304c:	1c43      	adds	r3, r0, #1
 800304e:	d103      	bne.n	8003058 <_sbrk_r+0x1c>
 8003050:	682b      	ldr	r3, [r5, #0]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d000      	beq.n	8003058 <_sbrk_r+0x1c>
 8003056:	6023      	str	r3, [r4, #0]
 8003058:	bd70      	pop	{r4, r5, r6, pc}
 800305a:	46c0      	nop			@ (mov r8, r8)
 800305c:	200002f4 	.word	0x200002f4

08003060 <_write_r>:
 8003060:	b570      	push	{r4, r5, r6, lr}
 8003062:	0004      	movs	r4, r0
 8003064:	0008      	movs	r0, r1
 8003066:	0011      	movs	r1, r2
 8003068:	001a      	movs	r2, r3
 800306a:	2300      	movs	r3, #0
 800306c:	4d05      	ldr	r5, [pc, #20]	@ (8003084 <_write_r+0x24>)
 800306e:	602b      	str	r3, [r5, #0]
 8003070:	f7ff f8d6 	bl	8002220 <_write>
 8003074:	1c43      	adds	r3, r0, #1
 8003076:	d103      	bne.n	8003080 <_write_r+0x20>
 8003078:	682b      	ldr	r3, [r5, #0]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d000      	beq.n	8003080 <_write_r+0x20>
 800307e:	6023      	str	r3, [r4, #0]
 8003080:	bd70      	pop	{r4, r5, r6, pc}
 8003082:	46c0      	nop			@ (mov r8, r8)
 8003084:	200002f4 	.word	0x200002f4

08003088 <__errno>:
 8003088:	4b01      	ldr	r3, [pc, #4]	@ (8003090 <__errno+0x8>)
 800308a:	6818      	ldr	r0, [r3, #0]
 800308c:	4770      	bx	lr
 800308e:	46c0      	nop			@ (mov r8, r8)
 8003090:	20000028 	.word	0x20000028

08003094 <__libc_init_array>:
 8003094:	b570      	push	{r4, r5, r6, lr}
 8003096:	2600      	movs	r6, #0
 8003098:	4c0c      	ldr	r4, [pc, #48]	@ (80030cc <__libc_init_array+0x38>)
 800309a:	4d0d      	ldr	r5, [pc, #52]	@ (80030d0 <__libc_init_array+0x3c>)
 800309c:	1b64      	subs	r4, r4, r5
 800309e:	10a4      	asrs	r4, r4, #2
 80030a0:	42a6      	cmp	r6, r4
 80030a2:	d109      	bne.n	80030b8 <__libc_init_array+0x24>
 80030a4:	2600      	movs	r6, #0
 80030a6:	f000 fdf7 	bl	8003c98 <_init>
 80030aa:	4c0a      	ldr	r4, [pc, #40]	@ (80030d4 <__libc_init_array+0x40>)
 80030ac:	4d0a      	ldr	r5, [pc, #40]	@ (80030d8 <__libc_init_array+0x44>)
 80030ae:	1b64      	subs	r4, r4, r5
 80030b0:	10a4      	asrs	r4, r4, #2
 80030b2:	42a6      	cmp	r6, r4
 80030b4:	d105      	bne.n	80030c2 <__libc_init_array+0x2e>
 80030b6:	bd70      	pop	{r4, r5, r6, pc}
 80030b8:	00b3      	lsls	r3, r6, #2
 80030ba:	58eb      	ldr	r3, [r5, r3]
 80030bc:	4798      	blx	r3
 80030be:	3601      	adds	r6, #1
 80030c0:	e7ee      	b.n	80030a0 <__libc_init_array+0xc>
 80030c2:	00b3      	lsls	r3, r6, #2
 80030c4:	58eb      	ldr	r3, [r5, r3]
 80030c6:	4798      	blx	r3
 80030c8:	3601      	adds	r6, #1
 80030ca:	e7f2      	b.n	80030b2 <__libc_init_array+0x1e>
 80030cc:	08004a80 	.word	0x08004a80
 80030d0:	08004a80 	.word	0x08004a80
 80030d4:	08004a84 	.word	0x08004a84
 80030d8:	08004a80 	.word	0x08004a80

080030dc <__retarget_lock_init_recursive>:
 80030dc:	4770      	bx	lr

080030de <__retarget_lock_acquire_recursive>:
 80030de:	4770      	bx	lr

080030e0 <__retarget_lock_release_recursive>:
 80030e0:	4770      	bx	lr
	...

080030e4 <__assert_func>:
 80030e4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80030e6:	0014      	movs	r4, r2
 80030e8:	001a      	movs	r2, r3
 80030ea:	4b09      	ldr	r3, [pc, #36]	@ (8003110 <__assert_func+0x2c>)
 80030ec:	0005      	movs	r5, r0
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	000e      	movs	r6, r1
 80030f2:	68d8      	ldr	r0, [r3, #12]
 80030f4:	4b07      	ldr	r3, [pc, #28]	@ (8003114 <__assert_func+0x30>)
 80030f6:	2c00      	cmp	r4, #0
 80030f8:	d101      	bne.n	80030fe <__assert_func+0x1a>
 80030fa:	4b07      	ldr	r3, [pc, #28]	@ (8003118 <__assert_func+0x34>)
 80030fc:	001c      	movs	r4, r3
 80030fe:	4907      	ldr	r1, [pc, #28]	@ (800311c <__assert_func+0x38>)
 8003100:	9301      	str	r3, [sp, #4]
 8003102:	9402      	str	r4, [sp, #8]
 8003104:	002b      	movs	r3, r5
 8003106:	9600      	str	r6, [sp, #0]
 8003108:	f000 fbc8 	bl	800389c <fiprintf>
 800310c:	f000 fcef 	bl	8003aee <abort>
 8003110:	20000028 	.word	0x20000028
 8003114:	08004a0e 	.word	0x08004a0e
 8003118:	08004a49 	.word	0x08004a49
 800311c:	08004a1b 	.word	0x08004a1b

08003120 <_free_r>:
 8003120:	b570      	push	{r4, r5, r6, lr}
 8003122:	0005      	movs	r5, r0
 8003124:	1e0c      	subs	r4, r1, #0
 8003126:	d010      	beq.n	800314a <_free_r+0x2a>
 8003128:	3c04      	subs	r4, #4
 800312a:	6823      	ldr	r3, [r4, #0]
 800312c:	2b00      	cmp	r3, #0
 800312e:	da00      	bge.n	8003132 <_free_r+0x12>
 8003130:	18e4      	adds	r4, r4, r3
 8003132:	0028      	movs	r0, r5
 8003134:	f7ff fb24 	bl	8002780 <__malloc_lock>
 8003138:	4a1d      	ldr	r2, [pc, #116]	@ (80031b0 <_free_r+0x90>)
 800313a:	6813      	ldr	r3, [r2, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d105      	bne.n	800314c <_free_r+0x2c>
 8003140:	6063      	str	r3, [r4, #4]
 8003142:	6014      	str	r4, [r2, #0]
 8003144:	0028      	movs	r0, r5
 8003146:	f7ff fb23 	bl	8002790 <__malloc_unlock>
 800314a:	bd70      	pop	{r4, r5, r6, pc}
 800314c:	42a3      	cmp	r3, r4
 800314e:	d908      	bls.n	8003162 <_free_r+0x42>
 8003150:	6820      	ldr	r0, [r4, #0]
 8003152:	1821      	adds	r1, r4, r0
 8003154:	428b      	cmp	r3, r1
 8003156:	d1f3      	bne.n	8003140 <_free_r+0x20>
 8003158:	6819      	ldr	r1, [r3, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	1809      	adds	r1, r1, r0
 800315e:	6021      	str	r1, [r4, #0]
 8003160:	e7ee      	b.n	8003140 <_free_r+0x20>
 8003162:	001a      	movs	r2, r3
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <_free_r+0x4e>
 800316a:	42a3      	cmp	r3, r4
 800316c:	d9f9      	bls.n	8003162 <_free_r+0x42>
 800316e:	6811      	ldr	r1, [r2, #0]
 8003170:	1850      	adds	r0, r2, r1
 8003172:	42a0      	cmp	r0, r4
 8003174:	d10b      	bne.n	800318e <_free_r+0x6e>
 8003176:	6820      	ldr	r0, [r4, #0]
 8003178:	1809      	adds	r1, r1, r0
 800317a:	1850      	adds	r0, r2, r1
 800317c:	6011      	str	r1, [r2, #0]
 800317e:	4283      	cmp	r3, r0
 8003180:	d1e0      	bne.n	8003144 <_free_r+0x24>
 8003182:	6818      	ldr	r0, [r3, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	1841      	adds	r1, r0, r1
 8003188:	6011      	str	r1, [r2, #0]
 800318a:	6053      	str	r3, [r2, #4]
 800318c:	e7da      	b.n	8003144 <_free_r+0x24>
 800318e:	42a0      	cmp	r0, r4
 8003190:	d902      	bls.n	8003198 <_free_r+0x78>
 8003192:	230c      	movs	r3, #12
 8003194:	602b      	str	r3, [r5, #0]
 8003196:	e7d5      	b.n	8003144 <_free_r+0x24>
 8003198:	6820      	ldr	r0, [r4, #0]
 800319a:	1821      	adds	r1, r4, r0
 800319c:	428b      	cmp	r3, r1
 800319e:	d103      	bne.n	80031a8 <_free_r+0x88>
 80031a0:	6819      	ldr	r1, [r3, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	1809      	adds	r1, r1, r0
 80031a6:	6021      	str	r1, [r4, #0]
 80031a8:	6063      	str	r3, [r4, #4]
 80031aa:	6054      	str	r4, [r2, #4]
 80031ac:	e7ca      	b.n	8003144 <_free_r+0x24>
 80031ae:	46c0      	nop			@ (mov r8, r8)
 80031b0:	200001b4 	.word	0x200001b4

080031b4 <__sfputc_r>:
 80031b4:	6893      	ldr	r3, [r2, #8]
 80031b6:	b510      	push	{r4, lr}
 80031b8:	3b01      	subs	r3, #1
 80031ba:	6093      	str	r3, [r2, #8]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	da04      	bge.n	80031ca <__sfputc_r+0x16>
 80031c0:	6994      	ldr	r4, [r2, #24]
 80031c2:	42a3      	cmp	r3, r4
 80031c4:	db07      	blt.n	80031d6 <__sfputc_r+0x22>
 80031c6:	290a      	cmp	r1, #10
 80031c8:	d005      	beq.n	80031d6 <__sfputc_r+0x22>
 80031ca:	6813      	ldr	r3, [r2, #0]
 80031cc:	1c58      	adds	r0, r3, #1
 80031ce:	6010      	str	r0, [r2, #0]
 80031d0:	7019      	strb	r1, [r3, #0]
 80031d2:	0008      	movs	r0, r1
 80031d4:	bd10      	pop	{r4, pc}
 80031d6:	f7ff fdc3 	bl	8002d60 <__swbuf_r>
 80031da:	0001      	movs	r1, r0
 80031dc:	e7f9      	b.n	80031d2 <__sfputc_r+0x1e>

080031de <__sfputs_r>:
 80031de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031e0:	0006      	movs	r6, r0
 80031e2:	000f      	movs	r7, r1
 80031e4:	0014      	movs	r4, r2
 80031e6:	18d5      	adds	r5, r2, r3
 80031e8:	42ac      	cmp	r4, r5
 80031ea:	d101      	bne.n	80031f0 <__sfputs_r+0x12>
 80031ec:	2000      	movs	r0, #0
 80031ee:	e007      	b.n	8003200 <__sfputs_r+0x22>
 80031f0:	7821      	ldrb	r1, [r4, #0]
 80031f2:	003a      	movs	r2, r7
 80031f4:	0030      	movs	r0, r6
 80031f6:	f7ff ffdd 	bl	80031b4 <__sfputc_r>
 80031fa:	3401      	adds	r4, #1
 80031fc:	1c43      	adds	r3, r0, #1
 80031fe:	d1f3      	bne.n	80031e8 <__sfputs_r+0xa>
 8003200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003204 <_vfiprintf_r>:
 8003204:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003206:	b0a1      	sub	sp, #132	@ 0x84
 8003208:	000f      	movs	r7, r1
 800320a:	0015      	movs	r5, r2
 800320c:	001e      	movs	r6, r3
 800320e:	9003      	str	r0, [sp, #12]
 8003210:	2800      	cmp	r0, #0
 8003212:	d004      	beq.n	800321e <_vfiprintf_r+0x1a>
 8003214:	6a03      	ldr	r3, [r0, #32]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d101      	bne.n	800321e <_vfiprintf_r+0x1a>
 800321a:	f7ff fbe7 	bl	80029ec <__sinit>
 800321e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003220:	07db      	lsls	r3, r3, #31
 8003222:	d405      	bmi.n	8003230 <_vfiprintf_r+0x2c>
 8003224:	89bb      	ldrh	r3, [r7, #12]
 8003226:	059b      	lsls	r3, r3, #22
 8003228:	d402      	bmi.n	8003230 <_vfiprintf_r+0x2c>
 800322a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800322c:	f7ff ff57 	bl	80030de <__retarget_lock_acquire_recursive>
 8003230:	89bb      	ldrh	r3, [r7, #12]
 8003232:	071b      	lsls	r3, r3, #28
 8003234:	d502      	bpl.n	800323c <_vfiprintf_r+0x38>
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d113      	bne.n	8003264 <_vfiprintf_r+0x60>
 800323c:	0039      	movs	r1, r7
 800323e:	9803      	ldr	r0, [sp, #12]
 8003240:	f7ff fdd0 	bl	8002de4 <__swsetup_r>
 8003244:	2800      	cmp	r0, #0
 8003246:	d00d      	beq.n	8003264 <_vfiprintf_r+0x60>
 8003248:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800324a:	07db      	lsls	r3, r3, #31
 800324c:	d503      	bpl.n	8003256 <_vfiprintf_r+0x52>
 800324e:	2001      	movs	r0, #1
 8003250:	4240      	negs	r0, r0
 8003252:	b021      	add	sp, #132	@ 0x84
 8003254:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003256:	89bb      	ldrh	r3, [r7, #12]
 8003258:	059b      	lsls	r3, r3, #22
 800325a:	d4f8      	bmi.n	800324e <_vfiprintf_r+0x4a>
 800325c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800325e:	f7ff ff3f 	bl	80030e0 <__retarget_lock_release_recursive>
 8003262:	e7f4      	b.n	800324e <_vfiprintf_r+0x4a>
 8003264:	2300      	movs	r3, #0
 8003266:	ac08      	add	r4, sp, #32
 8003268:	6163      	str	r3, [r4, #20]
 800326a:	3320      	adds	r3, #32
 800326c:	7663      	strb	r3, [r4, #25]
 800326e:	3310      	adds	r3, #16
 8003270:	76a3      	strb	r3, [r4, #26]
 8003272:	9607      	str	r6, [sp, #28]
 8003274:	002e      	movs	r6, r5
 8003276:	7833      	ldrb	r3, [r6, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <_vfiprintf_r+0x7c>
 800327c:	2b25      	cmp	r3, #37	@ 0x25
 800327e:	d148      	bne.n	8003312 <_vfiprintf_r+0x10e>
 8003280:	1b73      	subs	r3, r6, r5
 8003282:	9305      	str	r3, [sp, #20]
 8003284:	42ae      	cmp	r6, r5
 8003286:	d00b      	beq.n	80032a0 <_vfiprintf_r+0x9c>
 8003288:	002a      	movs	r2, r5
 800328a:	0039      	movs	r1, r7
 800328c:	9803      	ldr	r0, [sp, #12]
 800328e:	f7ff ffa6 	bl	80031de <__sfputs_r>
 8003292:	3001      	adds	r0, #1
 8003294:	d100      	bne.n	8003298 <_vfiprintf_r+0x94>
 8003296:	e0ae      	b.n	80033f6 <_vfiprintf_r+0x1f2>
 8003298:	6963      	ldr	r3, [r4, #20]
 800329a:	9a05      	ldr	r2, [sp, #20]
 800329c:	189b      	adds	r3, r3, r2
 800329e:	6163      	str	r3, [r4, #20]
 80032a0:	7833      	ldrb	r3, [r6, #0]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d100      	bne.n	80032a8 <_vfiprintf_r+0xa4>
 80032a6:	e0a6      	b.n	80033f6 <_vfiprintf_r+0x1f2>
 80032a8:	2201      	movs	r2, #1
 80032aa:	2300      	movs	r3, #0
 80032ac:	4252      	negs	r2, r2
 80032ae:	6062      	str	r2, [r4, #4]
 80032b0:	a904      	add	r1, sp, #16
 80032b2:	3254      	adds	r2, #84	@ 0x54
 80032b4:	1852      	adds	r2, r2, r1
 80032b6:	1c75      	adds	r5, r6, #1
 80032b8:	6023      	str	r3, [r4, #0]
 80032ba:	60e3      	str	r3, [r4, #12]
 80032bc:	60a3      	str	r3, [r4, #8]
 80032be:	7013      	strb	r3, [r2, #0]
 80032c0:	65a3      	str	r3, [r4, #88]	@ 0x58
 80032c2:	4b59      	ldr	r3, [pc, #356]	@ (8003428 <_vfiprintf_r+0x224>)
 80032c4:	2205      	movs	r2, #5
 80032c6:	0018      	movs	r0, r3
 80032c8:	7829      	ldrb	r1, [r5, #0]
 80032ca:	9305      	str	r3, [sp, #20]
 80032cc:	f000 fc04 	bl	8003ad8 <memchr>
 80032d0:	1c6e      	adds	r6, r5, #1
 80032d2:	2800      	cmp	r0, #0
 80032d4:	d11f      	bne.n	8003316 <_vfiprintf_r+0x112>
 80032d6:	6822      	ldr	r2, [r4, #0]
 80032d8:	06d3      	lsls	r3, r2, #27
 80032da:	d504      	bpl.n	80032e6 <_vfiprintf_r+0xe2>
 80032dc:	2353      	movs	r3, #83	@ 0x53
 80032de:	a904      	add	r1, sp, #16
 80032e0:	185b      	adds	r3, r3, r1
 80032e2:	2120      	movs	r1, #32
 80032e4:	7019      	strb	r1, [r3, #0]
 80032e6:	0713      	lsls	r3, r2, #28
 80032e8:	d504      	bpl.n	80032f4 <_vfiprintf_r+0xf0>
 80032ea:	2353      	movs	r3, #83	@ 0x53
 80032ec:	a904      	add	r1, sp, #16
 80032ee:	185b      	adds	r3, r3, r1
 80032f0:	212b      	movs	r1, #43	@ 0x2b
 80032f2:	7019      	strb	r1, [r3, #0]
 80032f4:	782b      	ldrb	r3, [r5, #0]
 80032f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80032f8:	d016      	beq.n	8003328 <_vfiprintf_r+0x124>
 80032fa:	002e      	movs	r6, r5
 80032fc:	2100      	movs	r1, #0
 80032fe:	200a      	movs	r0, #10
 8003300:	68e3      	ldr	r3, [r4, #12]
 8003302:	7832      	ldrb	r2, [r6, #0]
 8003304:	1c75      	adds	r5, r6, #1
 8003306:	3a30      	subs	r2, #48	@ 0x30
 8003308:	2a09      	cmp	r2, #9
 800330a:	d950      	bls.n	80033ae <_vfiprintf_r+0x1aa>
 800330c:	2900      	cmp	r1, #0
 800330e:	d111      	bne.n	8003334 <_vfiprintf_r+0x130>
 8003310:	e017      	b.n	8003342 <_vfiprintf_r+0x13e>
 8003312:	3601      	adds	r6, #1
 8003314:	e7af      	b.n	8003276 <_vfiprintf_r+0x72>
 8003316:	9b05      	ldr	r3, [sp, #20]
 8003318:	6822      	ldr	r2, [r4, #0]
 800331a:	1ac0      	subs	r0, r0, r3
 800331c:	2301      	movs	r3, #1
 800331e:	4083      	lsls	r3, r0
 8003320:	4313      	orrs	r3, r2
 8003322:	0035      	movs	r5, r6
 8003324:	6023      	str	r3, [r4, #0]
 8003326:	e7cc      	b.n	80032c2 <_vfiprintf_r+0xbe>
 8003328:	9b07      	ldr	r3, [sp, #28]
 800332a:	1d19      	adds	r1, r3, #4
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	9107      	str	r1, [sp, #28]
 8003330:	2b00      	cmp	r3, #0
 8003332:	db01      	blt.n	8003338 <_vfiprintf_r+0x134>
 8003334:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003336:	e004      	b.n	8003342 <_vfiprintf_r+0x13e>
 8003338:	425b      	negs	r3, r3
 800333a:	60e3      	str	r3, [r4, #12]
 800333c:	2302      	movs	r3, #2
 800333e:	4313      	orrs	r3, r2
 8003340:	6023      	str	r3, [r4, #0]
 8003342:	7833      	ldrb	r3, [r6, #0]
 8003344:	2b2e      	cmp	r3, #46	@ 0x2e
 8003346:	d10c      	bne.n	8003362 <_vfiprintf_r+0x15e>
 8003348:	7873      	ldrb	r3, [r6, #1]
 800334a:	2b2a      	cmp	r3, #42	@ 0x2a
 800334c:	d134      	bne.n	80033b8 <_vfiprintf_r+0x1b4>
 800334e:	9b07      	ldr	r3, [sp, #28]
 8003350:	3602      	adds	r6, #2
 8003352:	1d1a      	adds	r2, r3, #4
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	9207      	str	r2, [sp, #28]
 8003358:	2b00      	cmp	r3, #0
 800335a:	da01      	bge.n	8003360 <_vfiprintf_r+0x15c>
 800335c:	2301      	movs	r3, #1
 800335e:	425b      	negs	r3, r3
 8003360:	9309      	str	r3, [sp, #36]	@ 0x24
 8003362:	4d32      	ldr	r5, [pc, #200]	@ (800342c <_vfiprintf_r+0x228>)
 8003364:	2203      	movs	r2, #3
 8003366:	0028      	movs	r0, r5
 8003368:	7831      	ldrb	r1, [r6, #0]
 800336a:	f000 fbb5 	bl	8003ad8 <memchr>
 800336e:	2800      	cmp	r0, #0
 8003370:	d006      	beq.n	8003380 <_vfiprintf_r+0x17c>
 8003372:	2340      	movs	r3, #64	@ 0x40
 8003374:	1b40      	subs	r0, r0, r5
 8003376:	4083      	lsls	r3, r0
 8003378:	6822      	ldr	r2, [r4, #0]
 800337a:	3601      	adds	r6, #1
 800337c:	4313      	orrs	r3, r2
 800337e:	6023      	str	r3, [r4, #0]
 8003380:	7831      	ldrb	r1, [r6, #0]
 8003382:	2206      	movs	r2, #6
 8003384:	482a      	ldr	r0, [pc, #168]	@ (8003430 <_vfiprintf_r+0x22c>)
 8003386:	1c75      	adds	r5, r6, #1
 8003388:	7621      	strb	r1, [r4, #24]
 800338a:	f000 fba5 	bl	8003ad8 <memchr>
 800338e:	2800      	cmp	r0, #0
 8003390:	d040      	beq.n	8003414 <_vfiprintf_r+0x210>
 8003392:	4b28      	ldr	r3, [pc, #160]	@ (8003434 <_vfiprintf_r+0x230>)
 8003394:	2b00      	cmp	r3, #0
 8003396:	d122      	bne.n	80033de <_vfiprintf_r+0x1da>
 8003398:	2207      	movs	r2, #7
 800339a:	9b07      	ldr	r3, [sp, #28]
 800339c:	3307      	adds	r3, #7
 800339e:	4393      	bics	r3, r2
 80033a0:	3308      	adds	r3, #8
 80033a2:	9307      	str	r3, [sp, #28]
 80033a4:	6963      	ldr	r3, [r4, #20]
 80033a6:	9a04      	ldr	r2, [sp, #16]
 80033a8:	189b      	adds	r3, r3, r2
 80033aa:	6163      	str	r3, [r4, #20]
 80033ac:	e762      	b.n	8003274 <_vfiprintf_r+0x70>
 80033ae:	4343      	muls	r3, r0
 80033b0:	002e      	movs	r6, r5
 80033b2:	2101      	movs	r1, #1
 80033b4:	189b      	adds	r3, r3, r2
 80033b6:	e7a4      	b.n	8003302 <_vfiprintf_r+0xfe>
 80033b8:	2300      	movs	r3, #0
 80033ba:	200a      	movs	r0, #10
 80033bc:	0019      	movs	r1, r3
 80033be:	3601      	adds	r6, #1
 80033c0:	6063      	str	r3, [r4, #4]
 80033c2:	7832      	ldrb	r2, [r6, #0]
 80033c4:	1c75      	adds	r5, r6, #1
 80033c6:	3a30      	subs	r2, #48	@ 0x30
 80033c8:	2a09      	cmp	r2, #9
 80033ca:	d903      	bls.n	80033d4 <_vfiprintf_r+0x1d0>
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d0c8      	beq.n	8003362 <_vfiprintf_r+0x15e>
 80033d0:	9109      	str	r1, [sp, #36]	@ 0x24
 80033d2:	e7c6      	b.n	8003362 <_vfiprintf_r+0x15e>
 80033d4:	4341      	muls	r1, r0
 80033d6:	002e      	movs	r6, r5
 80033d8:	2301      	movs	r3, #1
 80033da:	1889      	adds	r1, r1, r2
 80033dc:	e7f1      	b.n	80033c2 <_vfiprintf_r+0x1be>
 80033de:	aa07      	add	r2, sp, #28
 80033e0:	9200      	str	r2, [sp, #0]
 80033e2:	0021      	movs	r1, r4
 80033e4:	003a      	movs	r2, r7
 80033e6:	4b14      	ldr	r3, [pc, #80]	@ (8003438 <_vfiprintf_r+0x234>)
 80033e8:	9803      	ldr	r0, [sp, #12]
 80033ea:	e000      	b.n	80033ee <_vfiprintf_r+0x1ea>
 80033ec:	bf00      	nop
 80033ee:	9004      	str	r0, [sp, #16]
 80033f0:	9b04      	ldr	r3, [sp, #16]
 80033f2:	3301      	adds	r3, #1
 80033f4:	d1d6      	bne.n	80033a4 <_vfiprintf_r+0x1a0>
 80033f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80033f8:	07db      	lsls	r3, r3, #31
 80033fa:	d405      	bmi.n	8003408 <_vfiprintf_r+0x204>
 80033fc:	89bb      	ldrh	r3, [r7, #12]
 80033fe:	059b      	lsls	r3, r3, #22
 8003400:	d402      	bmi.n	8003408 <_vfiprintf_r+0x204>
 8003402:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003404:	f7ff fe6c 	bl	80030e0 <__retarget_lock_release_recursive>
 8003408:	89bb      	ldrh	r3, [r7, #12]
 800340a:	065b      	lsls	r3, r3, #25
 800340c:	d500      	bpl.n	8003410 <_vfiprintf_r+0x20c>
 800340e:	e71e      	b.n	800324e <_vfiprintf_r+0x4a>
 8003410:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003412:	e71e      	b.n	8003252 <_vfiprintf_r+0x4e>
 8003414:	aa07      	add	r2, sp, #28
 8003416:	9200      	str	r2, [sp, #0]
 8003418:	0021      	movs	r1, r4
 800341a:	003a      	movs	r2, r7
 800341c:	4b06      	ldr	r3, [pc, #24]	@ (8003438 <_vfiprintf_r+0x234>)
 800341e:	9803      	ldr	r0, [sp, #12]
 8003420:	f000 f87c 	bl	800351c <_printf_i>
 8003424:	e7e3      	b.n	80033ee <_vfiprintf_r+0x1ea>
 8003426:	46c0      	nop			@ (mov r8, r8)
 8003428:	08004a4a 	.word	0x08004a4a
 800342c:	08004a50 	.word	0x08004a50
 8003430:	08004a54 	.word	0x08004a54
 8003434:	00000000 	.word	0x00000000
 8003438:	080031df 	.word	0x080031df

0800343c <_printf_common>:
 800343c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800343e:	0016      	movs	r6, r2
 8003440:	9301      	str	r3, [sp, #4]
 8003442:	688a      	ldr	r2, [r1, #8]
 8003444:	690b      	ldr	r3, [r1, #16]
 8003446:	000c      	movs	r4, r1
 8003448:	9000      	str	r0, [sp, #0]
 800344a:	4293      	cmp	r3, r2
 800344c:	da00      	bge.n	8003450 <_printf_common+0x14>
 800344e:	0013      	movs	r3, r2
 8003450:	0022      	movs	r2, r4
 8003452:	6033      	str	r3, [r6, #0]
 8003454:	3243      	adds	r2, #67	@ 0x43
 8003456:	7812      	ldrb	r2, [r2, #0]
 8003458:	2a00      	cmp	r2, #0
 800345a:	d001      	beq.n	8003460 <_printf_common+0x24>
 800345c:	3301      	adds	r3, #1
 800345e:	6033      	str	r3, [r6, #0]
 8003460:	6823      	ldr	r3, [r4, #0]
 8003462:	069b      	lsls	r3, r3, #26
 8003464:	d502      	bpl.n	800346c <_printf_common+0x30>
 8003466:	6833      	ldr	r3, [r6, #0]
 8003468:	3302      	adds	r3, #2
 800346a:	6033      	str	r3, [r6, #0]
 800346c:	6822      	ldr	r2, [r4, #0]
 800346e:	2306      	movs	r3, #6
 8003470:	0015      	movs	r5, r2
 8003472:	401d      	ands	r5, r3
 8003474:	421a      	tst	r2, r3
 8003476:	d027      	beq.n	80034c8 <_printf_common+0x8c>
 8003478:	0023      	movs	r3, r4
 800347a:	3343      	adds	r3, #67	@ 0x43
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	1e5a      	subs	r2, r3, #1
 8003480:	4193      	sbcs	r3, r2
 8003482:	6822      	ldr	r2, [r4, #0]
 8003484:	0692      	lsls	r2, r2, #26
 8003486:	d430      	bmi.n	80034ea <_printf_common+0xae>
 8003488:	0022      	movs	r2, r4
 800348a:	9901      	ldr	r1, [sp, #4]
 800348c:	9800      	ldr	r0, [sp, #0]
 800348e:	9d08      	ldr	r5, [sp, #32]
 8003490:	3243      	adds	r2, #67	@ 0x43
 8003492:	47a8      	blx	r5
 8003494:	3001      	adds	r0, #1
 8003496:	d025      	beq.n	80034e4 <_printf_common+0xa8>
 8003498:	2206      	movs	r2, #6
 800349a:	6823      	ldr	r3, [r4, #0]
 800349c:	2500      	movs	r5, #0
 800349e:	4013      	ands	r3, r2
 80034a0:	2b04      	cmp	r3, #4
 80034a2:	d105      	bne.n	80034b0 <_printf_common+0x74>
 80034a4:	6833      	ldr	r3, [r6, #0]
 80034a6:	68e5      	ldr	r5, [r4, #12]
 80034a8:	1aed      	subs	r5, r5, r3
 80034aa:	43eb      	mvns	r3, r5
 80034ac:	17db      	asrs	r3, r3, #31
 80034ae:	401d      	ands	r5, r3
 80034b0:	68a3      	ldr	r3, [r4, #8]
 80034b2:	6922      	ldr	r2, [r4, #16]
 80034b4:	4293      	cmp	r3, r2
 80034b6:	dd01      	ble.n	80034bc <_printf_common+0x80>
 80034b8:	1a9b      	subs	r3, r3, r2
 80034ba:	18ed      	adds	r5, r5, r3
 80034bc:	2600      	movs	r6, #0
 80034be:	42b5      	cmp	r5, r6
 80034c0:	d120      	bne.n	8003504 <_printf_common+0xc8>
 80034c2:	2000      	movs	r0, #0
 80034c4:	e010      	b.n	80034e8 <_printf_common+0xac>
 80034c6:	3501      	adds	r5, #1
 80034c8:	68e3      	ldr	r3, [r4, #12]
 80034ca:	6832      	ldr	r2, [r6, #0]
 80034cc:	1a9b      	subs	r3, r3, r2
 80034ce:	42ab      	cmp	r3, r5
 80034d0:	ddd2      	ble.n	8003478 <_printf_common+0x3c>
 80034d2:	0022      	movs	r2, r4
 80034d4:	2301      	movs	r3, #1
 80034d6:	9901      	ldr	r1, [sp, #4]
 80034d8:	9800      	ldr	r0, [sp, #0]
 80034da:	9f08      	ldr	r7, [sp, #32]
 80034dc:	3219      	adds	r2, #25
 80034de:	47b8      	blx	r7
 80034e0:	3001      	adds	r0, #1
 80034e2:	d1f0      	bne.n	80034c6 <_printf_common+0x8a>
 80034e4:	2001      	movs	r0, #1
 80034e6:	4240      	negs	r0, r0
 80034e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80034ea:	2030      	movs	r0, #48	@ 0x30
 80034ec:	18e1      	adds	r1, r4, r3
 80034ee:	3143      	adds	r1, #67	@ 0x43
 80034f0:	7008      	strb	r0, [r1, #0]
 80034f2:	0021      	movs	r1, r4
 80034f4:	1c5a      	adds	r2, r3, #1
 80034f6:	3145      	adds	r1, #69	@ 0x45
 80034f8:	7809      	ldrb	r1, [r1, #0]
 80034fa:	18a2      	adds	r2, r4, r2
 80034fc:	3243      	adds	r2, #67	@ 0x43
 80034fe:	3302      	adds	r3, #2
 8003500:	7011      	strb	r1, [r2, #0]
 8003502:	e7c1      	b.n	8003488 <_printf_common+0x4c>
 8003504:	0022      	movs	r2, r4
 8003506:	2301      	movs	r3, #1
 8003508:	9901      	ldr	r1, [sp, #4]
 800350a:	9800      	ldr	r0, [sp, #0]
 800350c:	9f08      	ldr	r7, [sp, #32]
 800350e:	321a      	adds	r2, #26
 8003510:	47b8      	blx	r7
 8003512:	3001      	adds	r0, #1
 8003514:	d0e6      	beq.n	80034e4 <_printf_common+0xa8>
 8003516:	3601      	adds	r6, #1
 8003518:	e7d1      	b.n	80034be <_printf_common+0x82>
	...

0800351c <_printf_i>:
 800351c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800351e:	b08b      	sub	sp, #44	@ 0x2c
 8003520:	9206      	str	r2, [sp, #24]
 8003522:	000a      	movs	r2, r1
 8003524:	3243      	adds	r2, #67	@ 0x43
 8003526:	9307      	str	r3, [sp, #28]
 8003528:	9005      	str	r0, [sp, #20]
 800352a:	9203      	str	r2, [sp, #12]
 800352c:	7e0a      	ldrb	r2, [r1, #24]
 800352e:	000c      	movs	r4, r1
 8003530:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003532:	2a78      	cmp	r2, #120	@ 0x78
 8003534:	d809      	bhi.n	800354a <_printf_i+0x2e>
 8003536:	2a62      	cmp	r2, #98	@ 0x62
 8003538:	d80b      	bhi.n	8003552 <_printf_i+0x36>
 800353a:	2a00      	cmp	r2, #0
 800353c:	d100      	bne.n	8003540 <_printf_i+0x24>
 800353e:	e0bc      	b.n	80036ba <_printf_i+0x19e>
 8003540:	497b      	ldr	r1, [pc, #492]	@ (8003730 <_printf_i+0x214>)
 8003542:	9104      	str	r1, [sp, #16]
 8003544:	2a58      	cmp	r2, #88	@ 0x58
 8003546:	d100      	bne.n	800354a <_printf_i+0x2e>
 8003548:	e090      	b.n	800366c <_printf_i+0x150>
 800354a:	0025      	movs	r5, r4
 800354c:	3542      	adds	r5, #66	@ 0x42
 800354e:	702a      	strb	r2, [r5, #0]
 8003550:	e022      	b.n	8003598 <_printf_i+0x7c>
 8003552:	0010      	movs	r0, r2
 8003554:	3863      	subs	r0, #99	@ 0x63
 8003556:	2815      	cmp	r0, #21
 8003558:	d8f7      	bhi.n	800354a <_printf_i+0x2e>
 800355a:	f7fc fddd 	bl	8000118 <__gnu_thumb1_case_shi>
 800355e:	0016      	.short	0x0016
 8003560:	fff6001f 	.word	0xfff6001f
 8003564:	fff6fff6 	.word	0xfff6fff6
 8003568:	001ffff6 	.word	0x001ffff6
 800356c:	fff6fff6 	.word	0xfff6fff6
 8003570:	fff6fff6 	.word	0xfff6fff6
 8003574:	003600a1 	.word	0x003600a1
 8003578:	fff60080 	.word	0xfff60080
 800357c:	00b2fff6 	.word	0x00b2fff6
 8003580:	0036fff6 	.word	0x0036fff6
 8003584:	fff6fff6 	.word	0xfff6fff6
 8003588:	0084      	.short	0x0084
 800358a:	0025      	movs	r5, r4
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	3542      	adds	r5, #66	@ 0x42
 8003590:	1d11      	adds	r1, r2, #4
 8003592:	6019      	str	r1, [r3, #0]
 8003594:	6813      	ldr	r3, [r2, #0]
 8003596:	702b      	strb	r3, [r5, #0]
 8003598:	2301      	movs	r3, #1
 800359a:	e0a0      	b.n	80036de <_printf_i+0x1c2>
 800359c:	6818      	ldr	r0, [r3, #0]
 800359e:	6809      	ldr	r1, [r1, #0]
 80035a0:	1d02      	adds	r2, r0, #4
 80035a2:	060d      	lsls	r5, r1, #24
 80035a4:	d50b      	bpl.n	80035be <_printf_i+0xa2>
 80035a6:	6806      	ldr	r6, [r0, #0]
 80035a8:	601a      	str	r2, [r3, #0]
 80035aa:	2e00      	cmp	r6, #0
 80035ac:	da03      	bge.n	80035b6 <_printf_i+0x9a>
 80035ae:	232d      	movs	r3, #45	@ 0x2d
 80035b0:	9a03      	ldr	r2, [sp, #12]
 80035b2:	4276      	negs	r6, r6
 80035b4:	7013      	strb	r3, [r2, #0]
 80035b6:	4b5e      	ldr	r3, [pc, #376]	@ (8003730 <_printf_i+0x214>)
 80035b8:	270a      	movs	r7, #10
 80035ba:	9304      	str	r3, [sp, #16]
 80035bc:	e018      	b.n	80035f0 <_printf_i+0xd4>
 80035be:	6806      	ldr	r6, [r0, #0]
 80035c0:	601a      	str	r2, [r3, #0]
 80035c2:	0649      	lsls	r1, r1, #25
 80035c4:	d5f1      	bpl.n	80035aa <_printf_i+0x8e>
 80035c6:	b236      	sxth	r6, r6
 80035c8:	e7ef      	b.n	80035aa <_printf_i+0x8e>
 80035ca:	6808      	ldr	r0, [r1, #0]
 80035cc:	6819      	ldr	r1, [r3, #0]
 80035ce:	c940      	ldmia	r1!, {r6}
 80035d0:	0605      	lsls	r5, r0, #24
 80035d2:	d402      	bmi.n	80035da <_printf_i+0xbe>
 80035d4:	0640      	lsls	r0, r0, #25
 80035d6:	d500      	bpl.n	80035da <_printf_i+0xbe>
 80035d8:	b2b6      	uxth	r6, r6
 80035da:	6019      	str	r1, [r3, #0]
 80035dc:	4b54      	ldr	r3, [pc, #336]	@ (8003730 <_printf_i+0x214>)
 80035de:	270a      	movs	r7, #10
 80035e0:	9304      	str	r3, [sp, #16]
 80035e2:	2a6f      	cmp	r2, #111	@ 0x6f
 80035e4:	d100      	bne.n	80035e8 <_printf_i+0xcc>
 80035e6:	3f02      	subs	r7, #2
 80035e8:	0023      	movs	r3, r4
 80035ea:	2200      	movs	r2, #0
 80035ec:	3343      	adds	r3, #67	@ 0x43
 80035ee:	701a      	strb	r2, [r3, #0]
 80035f0:	6863      	ldr	r3, [r4, #4]
 80035f2:	60a3      	str	r3, [r4, #8]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	db03      	blt.n	8003600 <_printf_i+0xe4>
 80035f8:	2104      	movs	r1, #4
 80035fa:	6822      	ldr	r2, [r4, #0]
 80035fc:	438a      	bics	r2, r1
 80035fe:	6022      	str	r2, [r4, #0]
 8003600:	2e00      	cmp	r6, #0
 8003602:	d102      	bne.n	800360a <_printf_i+0xee>
 8003604:	9d03      	ldr	r5, [sp, #12]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00c      	beq.n	8003624 <_printf_i+0x108>
 800360a:	9d03      	ldr	r5, [sp, #12]
 800360c:	0030      	movs	r0, r6
 800360e:	0039      	movs	r1, r7
 8003610:	f7fc fe12 	bl	8000238 <__aeabi_uidivmod>
 8003614:	9b04      	ldr	r3, [sp, #16]
 8003616:	3d01      	subs	r5, #1
 8003618:	5c5b      	ldrb	r3, [r3, r1]
 800361a:	702b      	strb	r3, [r5, #0]
 800361c:	0033      	movs	r3, r6
 800361e:	0006      	movs	r6, r0
 8003620:	429f      	cmp	r7, r3
 8003622:	d9f3      	bls.n	800360c <_printf_i+0xf0>
 8003624:	2f08      	cmp	r7, #8
 8003626:	d109      	bne.n	800363c <_printf_i+0x120>
 8003628:	6823      	ldr	r3, [r4, #0]
 800362a:	07db      	lsls	r3, r3, #31
 800362c:	d506      	bpl.n	800363c <_printf_i+0x120>
 800362e:	6862      	ldr	r2, [r4, #4]
 8003630:	6923      	ldr	r3, [r4, #16]
 8003632:	429a      	cmp	r2, r3
 8003634:	dc02      	bgt.n	800363c <_printf_i+0x120>
 8003636:	2330      	movs	r3, #48	@ 0x30
 8003638:	3d01      	subs	r5, #1
 800363a:	702b      	strb	r3, [r5, #0]
 800363c:	9b03      	ldr	r3, [sp, #12]
 800363e:	1b5b      	subs	r3, r3, r5
 8003640:	6123      	str	r3, [r4, #16]
 8003642:	9b07      	ldr	r3, [sp, #28]
 8003644:	0021      	movs	r1, r4
 8003646:	9300      	str	r3, [sp, #0]
 8003648:	9805      	ldr	r0, [sp, #20]
 800364a:	9b06      	ldr	r3, [sp, #24]
 800364c:	aa09      	add	r2, sp, #36	@ 0x24
 800364e:	f7ff fef5 	bl	800343c <_printf_common>
 8003652:	3001      	adds	r0, #1
 8003654:	d148      	bne.n	80036e8 <_printf_i+0x1cc>
 8003656:	2001      	movs	r0, #1
 8003658:	4240      	negs	r0, r0
 800365a:	b00b      	add	sp, #44	@ 0x2c
 800365c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800365e:	2220      	movs	r2, #32
 8003660:	6809      	ldr	r1, [r1, #0]
 8003662:	430a      	orrs	r2, r1
 8003664:	6022      	str	r2, [r4, #0]
 8003666:	2278      	movs	r2, #120	@ 0x78
 8003668:	4932      	ldr	r1, [pc, #200]	@ (8003734 <_printf_i+0x218>)
 800366a:	9104      	str	r1, [sp, #16]
 800366c:	0021      	movs	r1, r4
 800366e:	3145      	adds	r1, #69	@ 0x45
 8003670:	700a      	strb	r2, [r1, #0]
 8003672:	6819      	ldr	r1, [r3, #0]
 8003674:	6822      	ldr	r2, [r4, #0]
 8003676:	c940      	ldmia	r1!, {r6}
 8003678:	0610      	lsls	r0, r2, #24
 800367a:	d402      	bmi.n	8003682 <_printf_i+0x166>
 800367c:	0650      	lsls	r0, r2, #25
 800367e:	d500      	bpl.n	8003682 <_printf_i+0x166>
 8003680:	b2b6      	uxth	r6, r6
 8003682:	6019      	str	r1, [r3, #0]
 8003684:	07d3      	lsls	r3, r2, #31
 8003686:	d502      	bpl.n	800368e <_printf_i+0x172>
 8003688:	2320      	movs	r3, #32
 800368a:	4313      	orrs	r3, r2
 800368c:	6023      	str	r3, [r4, #0]
 800368e:	2e00      	cmp	r6, #0
 8003690:	d001      	beq.n	8003696 <_printf_i+0x17a>
 8003692:	2710      	movs	r7, #16
 8003694:	e7a8      	b.n	80035e8 <_printf_i+0xcc>
 8003696:	2220      	movs	r2, #32
 8003698:	6823      	ldr	r3, [r4, #0]
 800369a:	4393      	bics	r3, r2
 800369c:	6023      	str	r3, [r4, #0]
 800369e:	e7f8      	b.n	8003692 <_printf_i+0x176>
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	680d      	ldr	r5, [r1, #0]
 80036a4:	1d10      	adds	r0, r2, #4
 80036a6:	6949      	ldr	r1, [r1, #20]
 80036a8:	6018      	str	r0, [r3, #0]
 80036aa:	6813      	ldr	r3, [r2, #0]
 80036ac:	062e      	lsls	r6, r5, #24
 80036ae:	d501      	bpl.n	80036b4 <_printf_i+0x198>
 80036b0:	6019      	str	r1, [r3, #0]
 80036b2:	e002      	b.n	80036ba <_printf_i+0x19e>
 80036b4:	066d      	lsls	r5, r5, #25
 80036b6:	d5fb      	bpl.n	80036b0 <_printf_i+0x194>
 80036b8:	8019      	strh	r1, [r3, #0]
 80036ba:	2300      	movs	r3, #0
 80036bc:	9d03      	ldr	r5, [sp, #12]
 80036be:	6123      	str	r3, [r4, #16]
 80036c0:	e7bf      	b.n	8003642 <_printf_i+0x126>
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	1d11      	adds	r1, r2, #4
 80036c6:	6019      	str	r1, [r3, #0]
 80036c8:	6815      	ldr	r5, [r2, #0]
 80036ca:	2100      	movs	r1, #0
 80036cc:	0028      	movs	r0, r5
 80036ce:	6862      	ldr	r2, [r4, #4]
 80036d0:	f000 fa02 	bl	8003ad8 <memchr>
 80036d4:	2800      	cmp	r0, #0
 80036d6:	d001      	beq.n	80036dc <_printf_i+0x1c0>
 80036d8:	1b40      	subs	r0, r0, r5
 80036da:	6060      	str	r0, [r4, #4]
 80036dc:	6863      	ldr	r3, [r4, #4]
 80036de:	6123      	str	r3, [r4, #16]
 80036e0:	2300      	movs	r3, #0
 80036e2:	9a03      	ldr	r2, [sp, #12]
 80036e4:	7013      	strb	r3, [r2, #0]
 80036e6:	e7ac      	b.n	8003642 <_printf_i+0x126>
 80036e8:	002a      	movs	r2, r5
 80036ea:	6923      	ldr	r3, [r4, #16]
 80036ec:	9906      	ldr	r1, [sp, #24]
 80036ee:	9805      	ldr	r0, [sp, #20]
 80036f0:	9d07      	ldr	r5, [sp, #28]
 80036f2:	47a8      	blx	r5
 80036f4:	3001      	adds	r0, #1
 80036f6:	d0ae      	beq.n	8003656 <_printf_i+0x13a>
 80036f8:	6823      	ldr	r3, [r4, #0]
 80036fa:	079b      	lsls	r3, r3, #30
 80036fc:	d415      	bmi.n	800372a <_printf_i+0x20e>
 80036fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003700:	68e0      	ldr	r0, [r4, #12]
 8003702:	4298      	cmp	r0, r3
 8003704:	daa9      	bge.n	800365a <_printf_i+0x13e>
 8003706:	0018      	movs	r0, r3
 8003708:	e7a7      	b.n	800365a <_printf_i+0x13e>
 800370a:	0022      	movs	r2, r4
 800370c:	2301      	movs	r3, #1
 800370e:	9906      	ldr	r1, [sp, #24]
 8003710:	9805      	ldr	r0, [sp, #20]
 8003712:	9e07      	ldr	r6, [sp, #28]
 8003714:	3219      	adds	r2, #25
 8003716:	47b0      	blx	r6
 8003718:	3001      	adds	r0, #1
 800371a:	d09c      	beq.n	8003656 <_printf_i+0x13a>
 800371c:	3501      	adds	r5, #1
 800371e:	68e3      	ldr	r3, [r4, #12]
 8003720:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003722:	1a9b      	subs	r3, r3, r2
 8003724:	42ab      	cmp	r3, r5
 8003726:	dcf0      	bgt.n	800370a <_printf_i+0x1ee>
 8003728:	e7e9      	b.n	80036fe <_printf_i+0x1e2>
 800372a:	2500      	movs	r5, #0
 800372c:	e7f7      	b.n	800371e <_printf_i+0x202>
 800372e:	46c0      	nop			@ (mov r8, r8)
 8003730:	08004a5b 	.word	0x08004a5b
 8003734:	08004a6c 	.word	0x08004a6c

08003738 <__sflush_r>:
 8003738:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800373a:	220c      	movs	r2, #12
 800373c:	5e8b      	ldrsh	r3, [r1, r2]
 800373e:	0005      	movs	r5, r0
 8003740:	000c      	movs	r4, r1
 8003742:	071a      	lsls	r2, r3, #28
 8003744:	d456      	bmi.n	80037f4 <__sflush_r+0xbc>
 8003746:	684a      	ldr	r2, [r1, #4]
 8003748:	2a00      	cmp	r2, #0
 800374a:	dc02      	bgt.n	8003752 <__sflush_r+0x1a>
 800374c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800374e:	2a00      	cmp	r2, #0
 8003750:	dd4e      	ble.n	80037f0 <__sflush_r+0xb8>
 8003752:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003754:	2f00      	cmp	r7, #0
 8003756:	d04b      	beq.n	80037f0 <__sflush_r+0xb8>
 8003758:	2200      	movs	r2, #0
 800375a:	2080      	movs	r0, #128	@ 0x80
 800375c:	682e      	ldr	r6, [r5, #0]
 800375e:	602a      	str	r2, [r5, #0]
 8003760:	001a      	movs	r2, r3
 8003762:	0140      	lsls	r0, r0, #5
 8003764:	6a21      	ldr	r1, [r4, #32]
 8003766:	4002      	ands	r2, r0
 8003768:	4203      	tst	r3, r0
 800376a:	d033      	beq.n	80037d4 <__sflush_r+0x9c>
 800376c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800376e:	89a3      	ldrh	r3, [r4, #12]
 8003770:	075b      	lsls	r3, r3, #29
 8003772:	d506      	bpl.n	8003782 <__sflush_r+0x4a>
 8003774:	6863      	ldr	r3, [r4, #4]
 8003776:	1ad2      	subs	r2, r2, r3
 8003778:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <__sflush_r+0x4a>
 800377e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003780:	1ad2      	subs	r2, r2, r3
 8003782:	2300      	movs	r3, #0
 8003784:	0028      	movs	r0, r5
 8003786:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003788:	6a21      	ldr	r1, [r4, #32]
 800378a:	47b8      	blx	r7
 800378c:	89a2      	ldrh	r2, [r4, #12]
 800378e:	1c43      	adds	r3, r0, #1
 8003790:	d106      	bne.n	80037a0 <__sflush_r+0x68>
 8003792:	6829      	ldr	r1, [r5, #0]
 8003794:	291d      	cmp	r1, #29
 8003796:	d846      	bhi.n	8003826 <__sflush_r+0xee>
 8003798:	4b29      	ldr	r3, [pc, #164]	@ (8003840 <__sflush_r+0x108>)
 800379a:	410b      	asrs	r3, r1
 800379c:	07db      	lsls	r3, r3, #31
 800379e:	d442      	bmi.n	8003826 <__sflush_r+0xee>
 80037a0:	2300      	movs	r3, #0
 80037a2:	6063      	str	r3, [r4, #4]
 80037a4:	6923      	ldr	r3, [r4, #16]
 80037a6:	6023      	str	r3, [r4, #0]
 80037a8:	04d2      	lsls	r2, r2, #19
 80037aa:	d505      	bpl.n	80037b8 <__sflush_r+0x80>
 80037ac:	1c43      	adds	r3, r0, #1
 80037ae:	d102      	bne.n	80037b6 <__sflush_r+0x7e>
 80037b0:	682b      	ldr	r3, [r5, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d100      	bne.n	80037b8 <__sflush_r+0x80>
 80037b6:	6560      	str	r0, [r4, #84]	@ 0x54
 80037b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80037ba:	602e      	str	r6, [r5, #0]
 80037bc:	2900      	cmp	r1, #0
 80037be:	d017      	beq.n	80037f0 <__sflush_r+0xb8>
 80037c0:	0023      	movs	r3, r4
 80037c2:	3344      	adds	r3, #68	@ 0x44
 80037c4:	4299      	cmp	r1, r3
 80037c6:	d002      	beq.n	80037ce <__sflush_r+0x96>
 80037c8:	0028      	movs	r0, r5
 80037ca:	f7ff fca9 	bl	8003120 <_free_r>
 80037ce:	2300      	movs	r3, #0
 80037d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80037d2:	e00d      	b.n	80037f0 <__sflush_r+0xb8>
 80037d4:	2301      	movs	r3, #1
 80037d6:	0028      	movs	r0, r5
 80037d8:	47b8      	blx	r7
 80037da:	0002      	movs	r2, r0
 80037dc:	1c43      	adds	r3, r0, #1
 80037de:	d1c6      	bne.n	800376e <__sflush_r+0x36>
 80037e0:	682b      	ldr	r3, [r5, #0]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d0c3      	beq.n	800376e <__sflush_r+0x36>
 80037e6:	2b1d      	cmp	r3, #29
 80037e8:	d001      	beq.n	80037ee <__sflush_r+0xb6>
 80037ea:	2b16      	cmp	r3, #22
 80037ec:	d11a      	bne.n	8003824 <__sflush_r+0xec>
 80037ee:	602e      	str	r6, [r5, #0]
 80037f0:	2000      	movs	r0, #0
 80037f2:	e01e      	b.n	8003832 <__sflush_r+0xfa>
 80037f4:	690e      	ldr	r6, [r1, #16]
 80037f6:	2e00      	cmp	r6, #0
 80037f8:	d0fa      	beq.n	80037f0 <__sflush_r+0xb8>
 80037fa:	680f      	ldr	r7, [r1, #0]
 80037fc:	600e      	str	r6, [r1, #0]
 80037fe:	1bba      	subs	r2, r7, r6
 8003800:	9201      	str	r2, [sp, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	079b      	lsls	r3, r3, #30
 8003806:	d100      	bne.n	800380a <__sflush_r+0xd2>
 8003808:	694a      	ldr	r2, [r1, #20]
 800380a:	60a2      	str	r2, [r4, #8]
 800380c:	9b01      	ldr	r3, [sp, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	ddee      	ble.n	80037f0 <__sflush_r+0xb8>
 8003812:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003814:	0032      	movs	r2, r6
 8003816:	001f      	movs	r7, r3
 8003818:	0028      	movs	r0, r5
 800381a:	9b01      	ldr	r3, [sp, #4]
 800381c:	6a21      	ldr	r1, [r4, #32]
 800381e:	47b8      	blx	r7
 8003820:	2800      	cmp	r0, #0
 8003822:	dc07      	bgt.n	8003834 <__sflush_r+0xfc>
 8003824:	89a2      	ldrh	r2, [r4, #12]
 8003826:	2340      	movs	r3, #64	@ 0x40
 8003828:	2001      	movs	r0, #1
 800382a:	4313      	orrs	r3, r2
 800382c:	b21b      	sxth	r3, r3
 800382e:	81a3      	strh	r3, [r4, #12]
 8003830:	4240      	negs	r0, r0
 8003832:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003834:	9b01      	ldr	r3, [sp, #4]
 8003836:	1836      	adds	r6, r6, r0
 8003838:	1a1b      	subs	r3, r3, r0
 800383a:	9301      	str	r3, [sp, #4]
 800383c:	e7e6      	b.n	800380c <__sflush_r+0xd4>
 800383e:	46c0      	nop			@ (mov r8, r8)
 8003840:	dfbffffe 	.word	0xdfbffffe

08003844 <_fflush_r>:
 8003844:	690b      	ldr	r3, [r1, #16]
 8003846:	b570      	push	{r4, r5, r6, lr}
 8003848:	0005      	movs	r5, r0
 800384a:	000c      	movs	r4, r1
 800384c:	2b00      	cmp	r3, #0
 800384e:	d102      	bne.n	8003856 <_fflush_r+0x12>
 8003850:	2500      	movs	r5, #0
 8003852:	0028      	movs	r0, r5
 8003854:	bd70      	pop	{r4, r5, r6, pc}
 8003856:	2800      	cmp	r0, #0
 8003858:	d004      	beq.n	8003864 <_fflush_r+0x20>
 800385a:	6a03      	ldr	r3, [r0, #32]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d101      	bne.n	8003864 <_fflush_r+0x20>
 8003860:	f7ff f8c4 	bl	80029ec <__sinit>
 8003864:	220c      	movs	r2, #12
 8003866:	5ea3      	ldrsh	r3, [r4, r2]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d0f1      	beq.n	8003850 <_fflush_r+0xc>
 800386c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800386e:	07d2      	lsls	r2, r2, #31
 8003870:	d404      	bmi.n	800387c <_fflush_r+0x38>
 8003872:	059b      	lsls	r3, r3, #22
 8003874:	d402      	bmi.n	800387c <_fflush_r+0x38>
 8003876:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003878:	f7ff fc31 	bl	80030de <__retarget_lock_acquire_recursive>
 800387c:	0028      	movs	r0, r5
 800387e:	0021      	movs	r1, r4
 8003880:	f7ff ff5a 	bl	8003738 <__sflush_r>
 8003884:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003886:	0005      	movs	r5, r0
 8003888:	07db      	lsls	r3, r3, #31
 800388a:	d4e2      	bmi.n	8003852 <_fflush_r+0xe>
 800388c:	89a3      	ldrh	r3, [r4, #12]
 800388e:	059b      	lsls	r3, r3, #22
 8003890:	d4df      	bmi.n	8003852 <_fflush_r+0xe>
 8003892:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003894:	f7ff fc24 	bl	80030e0 <__retarget_lock_release_recursive>
 8003898:	e7db      	b.n	8003852 <_fflush_r+0xe>
	...

0800389c <fiprintf>:
 800389c:	b40e      	push	{r1, r2, r3}
 800389e:	b517      	push	{r0, r1, r2, r4, lr}
 80038a0:	4c05      	ldr	r4, [pc, #20]	@ (80038b8 <fiprintf+0x1c>)
 80038a2:	ab05      	add	r3, sp, #20
 80038a4:	cb04      	ldmia	r3!, {r2}
 80038a6:	0001      	movs	r1, r0
 80038a8:	6820      	ldr	r0, [r4, #0]
 80038aa:	9301      	str	r3, [sp, #4]
 80038ac:	f7ff fcaa 	bl	8003204 <_vfiprintf_r>
 80038b0:	bc1e      	pop	{r1, r2, r3, r4}
 80038b2:	bc08      	pop	{r3}
 80038b4:	b003      	add	sp, #12
 80038b6:	4718      	bx	r3
 80038b8:	20000028 	.word	0x20000028

080038bc <_getc_r>:
 80038bc:	b570      	push	{r4, r5, r6, lr}
 80038be:	0005      	movs	r5, r0
 80038c0:	000c      	movs	r4, r1
 80038c2:	2800      	cmp	r0, #0
 80038c4:	d004      	beq.n	80038d0 <_getc_r+0x14>
 80038c6:	6a03      	ldr	r3, [r0, #32]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <_getc_r+0x14>
 80038cc:	f7ff f88e 	bl	80029ec <__sinit>
 80038d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80038d2:	07db      	lsls	r3, r3, #31
 80038d4:	d405      	bmi.n	80038e2 <_getc_r+0x26>
 80038d6:	89a3      	ldrh	r3, [r4, #12]
 80038d8:	059b      	lsls	r3, r3, #22
 80038da:	d402      	bmi.n	80038e2 <_getc_r+0x26>
 80038dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80038de:	f7ff fbfe 	bl	80030de <__retarget_lock_acquire_recursive>
 80038e2:	6863      	ldr	r3, [r4, #4]
 80038e4:	3b01      	subs	r3, #1
 80038e6:	6063      	str	r3, [r4, #4]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	da0f      	bge.n	800390c <_getc_r+0x50>
 80038ec:	0028      	movs	r0, r5
 80038ee:	0021      	movs	r1, r4
 80038f0:	f000 f8b3 	bl	8003a5a <__srget_r>
 80038f4:	0005      	movs	r5, r0
 80038f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80038f8:	07db      	lsls	r3, r3, #31
 80038fa:	d405      	bmi.n	8003908 <_getc_r+0x4c>
 80038fc:	89a3      	ldrh	r3, [r4, #12]
 80038fe:	059b      	lsls	r3, r3, #22
 8003900:	d402      	bmi.n	8003908 <_getc_r+0x4c>
 8003902:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003904:	f7ff fbec 	bl	80030e0 <__retarget_lock_release_recursive>
 8003908:	0028      	movs	r0, r5
 800390a:	bd70      	pop	{r4, r5, r6, pc}
 800390c:	6823      	ldr	r3, [r4, #0]
 800390e:	1c5a      	adds	r2, r3, #1
 8003910:	6022      	str	r2, [r4, #0]
 8003912:	781d      	ldrb	r5, [r3, #0]
 8003914:	e7ef      	b.n	80038f6 <_getc_r+0x3a>
	...

08003918 <__swhatbuf_r>:
 8003918:	b570      	push	{r4, r5, r6, lr}
 800391a:	000e      	movs	r6, r1
 800391c:	001d      	movs	r5, r3
 800391e:	230e      	movs	r3, #14
 8003920:	5ec9      	ldrsh	r1, [r1, r3]
 8003922:	0014      	movs	r4, r2
 8003924:	b096      	sub	sp, #88	@ 0x58
 8003926:	2900      	cmp	r1, #0
 8003928:	da0c      	bge.n	8003944 <__swhatbuf_r+0x2c>
 800392a:	89b2      	ldrh	r2, [r6, #12]
 800392c:	2380      	movs	r3, #128	@ 0x80
 800392e:	0011      	movs	r1, r2
 8003930:	4019      	ands	r1, r3
 8003932:	421a      	tst	r2, r3
 8003934:	d114      	bne.n	8003960 <__swhatbuf_r+0x48>
 8003936:	2380      	movs	r3, #128	@ 0x80
 8003938:	00db      	lsls	r3, r3, #3
 800393a:	2000      	movs	r0, #0
 800393c:	6029      	str	r1, [r5, #0]
 800393e:	6023      	str	r3, [r4, #0]
 8003940:	b016      	add	sp, #88	@ 0x58
 8003942:	bd70      	pop	{r4, r5, r6, pc}
 8003944:	466a      	mov	r2, sp
 8003946:	f000 f8a3 	bl	8003a90 <_fstat_r>
 800394a:	2800      	cmp	r0, #0
 800394c:	dbed      	blt.n	800392a <__swhatbuf_r+0x12>
 800394e:	23f0      	movs	r3, #240	@ 0xf0
 8003950:	9901      	ldr	r1, [sp, #4]
 8003952:	021b      	lsls	r3, r3, #8
 8003954:	4019      	ands	r1, r3
 8003956:	4b04      	ldr	r3, [pc, #16]	@ (8003968 <__swhatbuf_r+0x50>)
 8003958:	18c9      	adds	r1, r1, r3
 800395a:	424b      	negs	r3, r1
 800395c:	4159      	adcs	r1, r3
 800395e:	e7ea      	b.n	8003936 <__swhatbuf_r+0x1e>
 8003960:	2100      	movs	r1, #0
 8003962:	2340      	movs	r3, #64	@ 0x40
 8003964:	e7e9      	b.n	800393a <__swhatbuf_r+0x22>
 8003966:	46c0      	nop			@ (mov r8, r8)
 8003968:	ffffe000 	.word	0xffffe000

0800396c <__smakebuf_r>:
 800396c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800396e:	2602      	movs	r6, #2
 8003970:	898b      	ldrh	r3, [r1, #12]
 8003972:	0005      	movs	r5, r0
 8003974:	000c      	movs	r4, r1
 8003976:	b085      	sub	sp, #20
 8003978:	4233      	tst	r3, r6
 800397a:	d007      	beq.n	800398c <__smakebuf_r+0x20>
 800397c:	0023      	movs	r3, r4
 800397e:	3347      	adds	r3, #71	@ 0x47
 8003980:	6023      	str	r3, [r4, #0]
 8003982:	6123      	str	r3, [r4, #16]
 8003984:	2301      	movs	r3, #1
 8003986:	6163      	str	r3, [r4, #20]
 8003988:	b005      	add	sp, #20
 800398a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800398c:	ab03      	add	r3, sp, #12
 800398e:	aa02      	add	r2, sp, #8
 8003990:	f7ff ffc2 	bl	8003918 <__swhatbuf_r>
 8003994:	9f02      	ldr	r7, [sp, #8]
 8003996:	9001      	str	r0, [sp, #4]
 8003998:	0039      	movs	r1, r7
 800399a:	0028      	movs	r0, r5
 800399c:	f7fe fe70 	bl	8002680 <_malloc_r>
 80039a0:	2800      	cmp	r0, #0
 80039a2:	d108      	bne.n	80039b6 <__smakebuf_r+0x4a>
 80039a4:	220c      	movs	r2, #12
 80039a6:	5ea3      	ldrsh	r3, [r4, r2]
 80039a8:	059a      	lsls	r2, r3, #22
 80039aa:	d4ed      	bmi.n	8003988 <__smakebuf_r+0x1c>
 80039ac:	2203      	movs	r2, #3
 80039ae:	4393      	bics	r3, r2
 80039b0:	431e      	orrs	r6, r3
 80039b2:	81a6      	strh	r6, [r4, #12]
 80039b4:	e7e2      	b.n	800397c <__smakebuf_r+0x10>
 80039b6:	2380      	movs	r3, #128	@ 0x80
 80039b8:	89a2      	ldrh	r2, [r4, #12]
 80039ba:	6020      	str	r0, [r4, #0]
 80039bc:	4313      	orrs	r3, r2
 80039be:	81a3      	strh	r3, [r4, #12]
 80039c0:	9b03      	ldr	r3, [sp, #12]
 80039c2:	6120      	str	r0, [r4, #16]
 80039c4:	6167      	str	r7, [r4, #20]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d00c      	beq.n	80039e4 <__smakebuf_r+0x78>
 80039ca:	0028      	movs	r0, r5
 80039cc:	230e      	movs	r3, #14
 80039ce:	5ee1      	ldrsh	r1, [r4, r3]
 80039d0:	f000 f870 	bl	8003ab4 <_isatty_r>
 80039d4:	2800      	cmp	r0, #0
 80039d6:	d005      	beq.n	80039e4 <__smakebuf_r+0x78>
 80039d8:	2303      	movs	r3, #3
 80039da:	89a2      	ldrh	r2, [r4, #12]
 80039dc:	439a      	bics	r2, r3
 80039de:	3b02      	subs	r3, #2
 80039e0:	4313      	orrs	r3, r2
 80039e2:	81a3      	strh	r3, [r4, #12]
 80039e4:	89a3      	ldrh	r3, [r4, #12]
 80039e6:	9a01      	ldr	r2, [sp, #4]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	81a3      	strh	r3, [r4, #12]
 80039ec:	e7cc      	b.n	8003988 <__smakebuf_r+0x1c>

080039ee <_putc_r>:
 80039ee:	b570      	push	{r4, r5, r6, lr}
 80039f0:	0006      	movs	r6, r0
 80039f2:	000d      	movs	r5, r1
 80039f4:	0014      	movs	r4, r2
 80039f6:	2800      	cmp	r0, #0
 80039f8:	d004      	beq.n	8003a04 <_putc_r+0x16>
 80039fa:	6a03      	ldr	r3, [r0, #32]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d101      	bne.n	8003a04 <_putc_r+0x16>
 8003a00:	f7fe fff4 	bl	80029ec <__sinit>
 8003a04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a06:	07db      	lsls	r3, r3, #31
 8003a08:	d405      	bmi.n	8003a16 <_putc_r+0x28>
 8003a0a:	89a3      	ldrh	r3, [r4, #12]
 8003a0c:	059b      	lsls	r3, r3, #22
 8003a0e:	d402      	bmi.n	8003a16 <_putc_r+0x28>
 8003a10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a12:	f7ff fb64 	bl	80030de <__retarget_lock_acquire_recursive>
 8003a16:	68a3      	ldr	r3, [r4, #8]
 8003a18:	3b01      	subs	r3, #1
 8003a1a:	60a3      	str	r3, [r4, #8]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	da05      	bge.n	8003a2c <_putc_r+0x3e>
 8003a20:	69a2      	ldr	r2, [r4, #24]
 8003a22:	4293      	cmp	r3, r2
 8003a24:	db12      	blt.n	8003a4c <_putc_r+0x5e>
 8003a26:	b2eb      	uxtb	r3, r5
 8003a28:	2b0a      	cmp	r3, #10
 8003a2a:	d00f      	beq.n	8003a4c <_putc_r+0x5e>
 8003a2c:	6823      	ldr	r3, [r4, #0]
 8003a2e:	1c5a      	adds	r2, r3, #1
 8003a30:	6022      	str	r2, [r4, #0]
 8003a32:	701d      	strb	r5, [r3, #0]
 8003a34:	b2ed      	uxtb	r5, r5
 8003a36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a38:	07db      	lsls	r3, r3, #31
 8003a3a:	d405      	bmi.n	8003a48 <_putc_r+0x5a>
 8003a3c:	89a3      	ldrh	r3, [r4, #12]
 8003a3e:	059b      	lsls	r3, r3, #22
 8003a40:	d402      	bmi.n	8003a48 <_putc_r+0x5a>
 8003a42:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a44:	f7ff fb4c 	bl	80030e0 <__retarget_lock_release_recursive>
 8003a48:	0028      	movs	r0, r5
 8003a4a:	bd70      	pop	{r4, r5, r6, pc}
 8003a4c:	0029      	movs	r1, r5
 8003a4e:	0022      	movs	r2, r4
 8003a50:	0030      	movs	r0, r6
 8003a52:	f7ff f985 	bl	8002d60 <__swbuf_r>
 8003a56:	0005      	movs	r5, r0
 8003a58:	e7ed      	b.n	8003a36 <_putc_r+0x48>

08003a5a <__srget_r>:
 8003a5a:	b570      	push	{r4, r5, r6, lr}
 8003a5c:	0005      	movs	r5, r0
 8003a5e:	000c      	movs	r4, r1
 8003a60:	2800      	cmp	r0, #0
 8003a62:	d004      	beq.n	8003a6e <__srget_r+0x14>
 8003a64:	6a03      	ldr	r3, [r0, #32]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d101      	bne.n	8003a6e <__srget_r+0x14>
 8003a6a:	f7fe ffbf 	bl	80029ec <__sinit>
 8003a6e:	0021      	movs	r1, r4
 8003a70:	0028      	movs	r0, r5
 8003a72:	f000 f851 	bl	8003b18 <__srefill_r>
 8003a76:	2800      	cmp	r0, #0
 8003a78:	d107      	bne.n	8003a8a <__srget_r+0x30>
 8003a7a:	6863      	ldr	r3, [r4, #4]
 8003a7c:	3b01      	subs	r3, #1
 8003a7e:	6063      	str	r3, [r4, #4]
 8003a80:	6823      	ldr	r3, [r4, #0]
 8003a82:	1c5a      	adds	r2, r3, #1
 8003a84:	6022      	str	r2, [r4, #0]
 8003a86:	7818      	ldrb	r0, [r3, #0]
 8003a88:	bd70      	pop	{r4, r5, r6, pc}
 8003a8a:	2001      	movs	r0, #1
 8003a8c:	4240      	negs	r0, r0
 8003a8e:	e7fb      	b.n	8003a88 <__srget_r+0x2e>

08003a90 <_fstat_r>:
 8003a90:	2300      	movs	r3, #0
 8003a92:	b570      	push	{r4, r5, r6, lr}
 8003a94:	4d06      	ldr	r5, [pc, #24]	@ (8003ab0 <_fstat_r+0x20>)
 8003a96:	0004      	movs	r4, r0
 8003a98:	0008      	movs	r0, r1
 8003a9a:	0011      	movs	r1, r2
 8003a9c:	602b      	str	r3, [r5, #0]
 8003a9e:	f7fe fbe5 	bl	800226c <_fstat>
 8003aa2:	1c43      	adds	r3, r0, #1
 8003aa4:	d103      	bne.n	8003aae <_fstat_r+0x1e>
 8003aa6:	682b      	ldr	r3, [r5, #0]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d000      	beq.n	8003aae <_fstat_r+0x1e>
 8003aac:	6023      	str	r3, [r4, #0]
 8003aae:	bd70      	pop	{r4, r5, r6, pc}
 8003ab0:	200002f4 	.word	0x200002f4

08003ab4 <_isatty_r>:
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	b570      	push	{r4, r5, r6, lr}
 8003ab8:	4d06      	ldr	r5, [pc, #24]	@ (8003ad4 <_isatty_r+0x20>)
 8003aba:	0004      	movs	r4, r0
 8003abc:	0008      	movs	r0, r1
 8003abe:	602b      	str	r3, [r5, #0]
 8003ac0:	f7fe fbe2 	bl	8002288 <_isatty>
 8003ac4:	1c43      	adds	r3, r0, #1
 8003ac6:	d103      	bne.n	8003ad0 <_isatty_r+0x1c>
 8003ac8:	682b      	ldr	r3, [r5, #0]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d000      	beq.n	8003ad0 <_isatty_r+0x1c>
 8003ace:	6023      	str	r3, [r4, #0]
 8003ad0:	bd70      	pop	{r4, r5, r6, pc}
 8003ad2:	46c0      	nop			@ (mov r8, r8)
 8003ad4:	200002f4 	.word	0x200002f4

08003ad8 <memchr>:
 8003ad8:	b2c9      	uxtb	r1, r1
 8003ada:	1882      	adds	r2, r0, r2
 8003adc:	4290      	cmp	r0, r2
 8003ade:	d101      	bne.n	8003ae4 <memchr+0xc>
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	4770      	bx	lr
 8003ae4:	7803      	ldrb	r3, [r0, #0]
 8003ae6:	428b      	cmp	r3, r1
 8003ae8:	d0fb      	beq.n	8003ae2 <memchr+0xa>
 8003aea:	3001      	adds	r0, #1
 8003aec:	e7f6      	b.n	8003adc <memchr+0x4>

08003aee <abort>:
 8003aee:	2006      	movs	r0, #6
 8003af0:	b510      	push	{r4, lr}
 8003af2:	f000 f8b1 	bl	8003c58 <raise>
 8003af6:	2001      	movs	r0, #1
 8003af8:	f7fe fb68 	bl	80021cc <_exit>

08003afc <lflush>:
 8003afc:	2209      	movs	r2, #9
 8003afe:	898b      	ldrh	r3, [r1, #12]
 8003b00:	2000      	movs	r0, #0
 8003b02:	b510      	push	{r4, lr}
 8003b04:	4013      	ands	r3, r2
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d103      	bne.n	8003b12 <lflush+0x16>
 8003b0a:	4b02      	ldr	r3, [pc, #8]	@ (8003b14 <lflush+0x18>)
 8003b0c:	6818      	ldr	r0, [r3, #0]
 8003b0e:	f7ff fe99 	bl	8003844 <_fflush_r>
 8003b12:	bd10      	pop	{r4, pc}
 8003b14:	20000028 	.word	0x20000028

08003b18 <__srefill_r>:
 8003b18:	b570      	push	{r4, r5, r6, lr}
 8003b1a:	0005      	movs	r5, r0
 8003b1c:	000c      	movs	r4, r1
 8003b1e:	2800      	cmp	r0, #0
 8003b20:	d004      	beq.n	8003b2c <__srefill_r+0x14>
 8003b22:	6a03      	ldr	r3, [r0, #32]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d101      	bne.n	8003b2c <__srefill_r+0x14>
 8003b28:	f7fe ff60 	bl	80029ec <__sinit>
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	6063      	str	r3, [r4, #4]
 8003b30:	220c      	movs	r2, #12
 8003b32:	5ea3      	ldrsh	r3, [r4, r2]
 8003b34:	069a      	lsls	r2, r3, #26
 8003b36:	d408      	bmi.n	8003b4a <__srefill_r+0x32>
 8003b38:	075a      	lsls	r2, r3, #29
 8003b3a:	d449      	bmi.n	8003bd0 <__srefill_r+0xb8>
 8003b3c:	06da      	lsls	r2, r3, #27
 8003b3e:	d407      	bmi.n	8003b50 <__srefill_r+0x38>
 8003b40:	2209      	movs	r2, #9
 8003b42:	602a      	str	r2, [r5, #0]
 8003b44:	3237      	adds	r2, #55	@ 0x37
 8003b46:	4313      	orrs	r3, r2
 8003b48:	81a3      	strh	r3, [r4, #12]
 8003b4a:	2001      	movs	r0, #1
 8003b4c:	4240      	negs	r0, r0
 8003b4e:	bd70      	pop	{r4, r5, r6, pc}
 8003b50:	2608      	movs	r6, #8
 8003b52:	4233      	tst	r3, r6
 8003b54:	d00a      	beq.n	8003b6c <__srefill_r+0x54>
 8003b56:	0021      	movs	r1, r4
 8003b58:	0028      	movs	r0, r5
 8003b5a:	f7ff fe73 	bl	8003844 <_fflush_r>
 8003b5e:	2800      	cmp	r0, #0
 8003b60:	d1f3      	bne.n	8003b4a <__srefill_r+0x32>
 8003b62:	89a3      	ldrh	r3, [r4, #12]
 8003b64:	60a0      	str	r0, [r4, #8]
 8003b66:	43b3      	bics	r3, r6
 8003b68:	81a3      	strh	r3, [r4, #12]
 8003b6a:	61a0      	str	r0, [r4, #24]
 8003b6c:	2304      	movs	r3, #4
 8003b6e:	89a2      	ldrh	r2, [r4, #12]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	81a3      	strh	r3, [r4, #12]
 8003b74:	6923      	ldr	r3, [r4, #16]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d103      	bne.n	8003b82 <__srefill_r+0x6a>
 8003b7a:	0021      	movs	r1, r4
 8003b7c:	0028      	movs	r0, r5
 8003b7e:	f7ff fef5 	bl	800396c <__smakebuf_r>
 8003b82:	230c      	movs	r3, #12
 8003b84:	5ee6      	ldrsh	r6, [r4, r3]
 8003b86:	07b3      	lsls	r3, r6, #30
 8003b88:	d00f      	beq.n	8003baa <__srefill_r+0x92>
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	4a1a      	ldr	r2, [pc, #104]	@ (8003bf8 <__srefill_r+0xe0>)
 8003b8e:	81a3      	strh	r3, [r4, #12]
 8003b90:	491a      	ldr	r1, [pc, #104]	@ (8003bfc <__srefill_r+0xe4>)
 8003b92:	481b      	ldr	r0, [pc, #108]	@ (8003c00 <__srefill_r+0xe8>)
 8003b94:	f7fe ff42 	bl	8002a1c <_fwalk_sglue>
 8003b98:	2309      	movs	r3, #9
 8003b9a:	81a6      	strh	r6, [r4, #12]
 8003b9c:	401e      	ands	r6, r3
 8003b9e:	429e      	cmp	r6, r3
 8003ba0:	d103      	bne.n	8003baa <__srefill_r+0x92>
 8003ba2:	0021      	movs	r1, r4
 8003ba4:	0028      	movs	r0, r5
 8003ba6:	f7ff fdc7 	bl	8003738 <__sflush_r>
 8003baa:	6922      	ldr	r2, [r4, #16]
 8003bac:	0028      	movs	r0, r5
 8003bae:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8003bb0:	6963      	ldr	r3, [r4, #20]
 8003bb2:	6a21      	ldr	r1, [r4, #32]
 8003bb4:	6022      	str	r2, [r4, #0]
 8003bb6:	47b0      	blx	r6
 8003bb8:	6060      	str	r0, [r4, #4]
 8003bba:	2800      	cmp	r0, #0
 8003bbc:	dc1a      	bgt.n	8003bf4 <__srefill_r+0xdc>
 8003bbe:	230c      	movs	r3, #12
 8003bc0:	5ee2      	ldrsh	r2, [r4, r3]
 8003bc2:	2320      	movs	r3, #32
 8003bc4:	2800      	cmp	r0, #0
 8003bc6:	d0be      	beq.n	8003b46 <__srefill_r+0x2e>
 8003bc8:	2300      	movs	r3, #0
 8003bca:	6063      	str	r3, [r4, #4]
 8003bcc:	3340      	adds	r3, #64	@ 0x40
 8003bce:	e7ba      	b.n	8003b46 <__srefill_r+0x2e>
 8003bd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003bd2:	2900      	cmp	r1, #0
 8003bd4:	d0ce      	beq.n	8003b74 <__srefill_r+0x5c>
 8003bd6:	0023      	movs	r3, r4
 8003bd8:	3344      	adds	r3, #68	@ 0x44
 8003bda:	4299      	cmp	r1, r3
 8003bdc:	d002      	beq.n	8003be4 <__srefill_r+0xcc>
 8003bde:	0028      	movs	r0, r5
 8003be0:	f7ff fa9e 	bl	8003120 <_free_r>
 8003be4:	2300      	movs	r3, #0
 8003be6:	6363      	str	r3, [r4, #52]	@ 0x34
 8003be8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003bea:	6063      	str	r3, [r4, #4]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d0c1      	beq.n	8003b74 <__srefill_r+0x5c>
 8003bf0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003bf2:	6023      	str	r3, [r4, #0]
 8003bf4:	2000      	movs	r0, #0
 8003bf6:	e7aa      	b.n	8003b4e <__srefill_r+0x36>
 8003bf8:	2000001c 	.word	0x2000001c
 8003bfc:	08003afd 	.word	0x08003afd
 8003c00:	2000002c 	.word	0x2000002c

08003c04 <_raise_r>:
 8003c04:	b570      	push	{r4, r5, r6, lr}
 8003c06:	0004      	movs	r4, r0
 8003c08:	000d      	movs	r5, r1
 8003c0a:	291f      	cmp	r1, #31
 8003c0c:	d904      	bls.n	8003c18 <_raise_r+0x14>
 8003c0e:	2316      	movs	r3, #22
 8003c10:	6003      	str	r3, [r0, #0]
 8003c12:	2001      	movs	r0, #1
 8003c14:	4240      	negs	r0, r0
 8003c16:	bd70      	pop	{r4, r5, r6, pc}
 8003c18:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d004      	beq.n	8003c28 <_raise_r+0x24>
 8003c1e:	008a      	lsls	r2, r1, #2
 8003c20:	189b      	adds	r3, r3, r2
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	2a00      	cmp	r2, #0
 8003c26:	d108      	bne.n	8003c3a <_raise_r+0x36>
 8003c28:	0020      	movs	r0, r4
 8003c2a:	f000 f831 	bl	8003c90 <_getpid_r>
 8003c2e:	002a      	movs	r2, r5
 8003c30:	0001      	movs	r1, r0
 8003c32:	0020      	movs	r0, r4
 8003c34:	f000 f81a 	bl	8003c6c <_kill_r>
 8003c38:	e7ed      	b.n	8003c16 <_raise_r+0x12>
 8003c3a:	2a01      	cmp	r2, #1
 8003c3c:	d009      	beq.n	8003c52 <_raise_r+0x4e>
 8003c3e:	1c51      	adds	r1, r2, #1
 8003c40:	d103      	bne.n	8003c4a <_raise_r+0x46>
 8003c42:	2316      	movs	r3, #22
 8003c44:	6003      	str	r3, [r0, #0]
 8003c46:	2001      	movs	r0, #1
 8003c48:	e7e5      	b.n	8003c16 <_raise_r+0x12>
 8003c4a:	2100      	movs	r1, #0
 8003c4c:	0028      	movs	r0, r5
 8003c4e:	6019      	str	r1, [r3, #0]
 8003c50:	4790      	blx	r2
 8003c52:	2000      	movs	r0, #0
 8003c54:	e7df      	b.n	8003c16 <_raise_r+0x12>
	...

08003c58 <raise>:
 8003c58:	b510      	push	{r4, lr}
 8003c5a:	4b03      	ldr	r3, [pc, #12]	@ (8003c68 <raise+0x10>)
 8003c5c:	0001      	movs	r1, r0
 8003c5e:	6818      	ldr	r0, [r3, #0]
 8003c60:	f7ff ffd0 	bl	8003c04 <_raise_r>
 8003c64:	bd10      	pop	{r4, pc}
 8003c66:	46c0      	nop			@ (mov r8, r8)
 8003c68:	20000028 	.word	0x20000028

08003c6c <_kill_r>:
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	b570      	push	{r4, r5, r6, lr}
 8003c70:	4d06      	ldr	r5, [pc, #24]	@ (8003c8c <_kill_r+0x20>)
 8003c72:	0004      	movs	r4, r0
 8003c74:	0008      	movs	r0, r1
 8003c76:	0011      	movs	r1, r2
 8003c78:	602b      	str	r3, [r5, #0]
 8003c7a:	f7fe fa97 	bl	80021ac <_kill>
 8003c7e:	1c43      	adds	r3, r0, #1
 8003c80:	d103      	bne.n	8003c8a <_kill_r+0x1e>
 8003c82:	682b      	ldr	r3, [r5, #0]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d000      	beq.n	8003c8a <_kill_r+0x1e>
 8003c88:	6023      	str	r3, [r4, #0]
 8003c8a:	bd70      	pop	{r4, r5, r6, pc}
 8003c8c:	200002f4 	.word	0x200002f4

08003c90 <_getpid_r>:
 8003c90:	b510      	push	{r4, lr}
 8003c92:	f7fe fa85 	bl	80021a0 <_getpid>
 8003c96:	bd10      	pop	{r4, pc}

08003c98 <_init>:
 8003c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c9a:	46c0      	nop			@ (mov r8, r8)
 8003c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c9e:	bc08      	pop	{r3}
 8003ca0:	469e      	mov	lr, r3
 8003ca2:	4770      	bx	lr

08003ca4 <_fini>:
 8003ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ca6:	46c0      	nop			@ (mov r8, r8)
 8003ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003caa:	bc08      	pop	{r3}
 8003cac:	469e      	mov	lr, r3
 8003cae:	4770      	bx	lr
