INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github_Repo/Logic_Design_HW2/hw2_1/hw2_1.srcs/sources_1/imports/hw2_1/hw2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hw2_1
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github_Repo/Logic_Design_HW2/hw2_1/hw2_1.srcs/sim_1/imports/hw2_1/hw2_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
