module fa_tb;
reg a,b,c;
wire s,cy;
fa fa1(s,cy,a,b,c);
initial
begin
$display("a b c s cy");
$monitor(a," ",b," ",c," ",s," ",cy);
a=0;b=0;c=0;
#10 c=1;
#10 b=1;c=0;
#10 c=1;
#10 a=1;b=0;c=0;
#10 c=1;
end
endmodule
