ila_0_SPI.v,verilog,xil_defaultlib,../../../../ETE4451_BroncoPong.gen/sources_1/ip/ila_0_SPI/sim/ila_0_SPI.v,incdir="../../../../ETE4451_BroncoPong.gen/sources_1/ip/ila_0_SPI/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
