Reading netlist file: "F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\impl\gwsynthesis\ae350_ext_ethernet.vg"
Parsing netlist file "F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\impl\gwsynthesis\ae350_ext_ethernet.vg" completed
Processing netlist completed
Reading constraint file: "F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\src\ae350_ext_ethernet.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'CLK_d' by the specified constraint. And then it may lead to the excessive delay or skew
WARN  (PR1014) : Generic routing resource will be used to clock signal 'TCK_IN_d' by the specified constraint. And then it may lead to the excessive delay or skew
WARN  (PR1014) : Generic routing resource will be used to clock signal 'RGMII_RXC_d' by the specified constraint. And then it may lead to the excessive delay or skew
WARN  (PR1014) : Generic routing resource will be used to clock signal '\u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_in ' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Generate file "F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\impl\pnr\ae350_ext_ethernet.pin.html" completed
Generate file "F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\impl\pnr\ae350_ext_ethernet.rpt.html" completed
Generate file "F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\impl\pnr\ae350_ext_ethernet.rpt.txt" completed
Generate file "F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\impl\pnr\ae350_ext_ethernet.tr.html" completed
Wed Nov 01 10:03:30 2023

