{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 09:38:03 2020 " "Info: Processing started: Mon Jun 22 09:38:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3_1self -c lab3_1self " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3_1self -c lab3_1self" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] " "Info: Detected ripple clock \"freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:m2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\] " "Info: Detected ripple clock \"freq_div:m2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:m2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clocknew:m3\|count0reg\[2\] register clocknew:m3\|carryreg 46.73 MHz 21.4 ns Internal " "Info: Clock \"clk\" has Internal fmax of 46.73 MHz between source register \"clocknew:m3\|count0reg\[2\]\" and destination register \"clocknew:m3\|carryreg\" (period= 21.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.300 ns + Longest register register " "Info: + Longest register to register delay is 19.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clocknew:m3\|count0reg\[2\] 1 REG LC5_A21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A21; Fanout = 4; REG Node = 'clocknew:m3\|count0reg\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clocknew:m3|count0reg[2] } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 2.500 ns clocknew:m3\|Equal0~0 2 COMB LC6_A21 2 " "Info: 2: + IC(0.200 ns) + CELL(2.300 ns) = 2.500 ns; Loc. = LC6_A21; Fanout = 2; COMB Node = 'clocknew:m3\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clocknew:m3|count0reg[2] clocknew:m3|Equal0~0 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 4.900 ns clocknew:m3\|count1reg\[0\]~16 3 COMB LC1_A21 5 " "Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 4.900 ns; Loc. = LC1_A21; Fanout = 5; COMB Node = 'clocknew:m3\|count1reg\[0\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clocknew:m3|Equal0~0 clocknew:m3|count1reg[0]~16 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.200 ns) 8.600 ns clocknew:m3\|count2reg\[0\]~17 4 COMB LC7_A20 5 " "Info: 4: + IC(1.500 ns) + CELL(2.200 ns) = 8.600 ns; Loc. = LC7_A20; Fanout = 5; COMB Node = 'clocknew:m3\|count2reg\[0\]~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { clocknew:m3|count1reg[0]~16 clocknew:m3|count2reg[0]~17 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 11.000 ns clocknew:m3\|carryreg~8 5 COMB LC1_A20 5 " "Info: 5: + IC(0.200 ns) + CELL(2.200 ns) = 11.000 ns; Loc. = LC1_A20; Fanout = 5; COMB Node = 'clocknew:m3\|carryreg~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clocknew:m3|count2reg[0]~17 clocknew:m3|carryreg~8 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.200 ns) 14.700 ns clocknew:m3\|carryreg~9 6 COMB LC6_A19 17 " "Info: 6: + IC(1.500 ns) + CELL(2.200 ns) = 14.700 ns; Loc. = LC6_A19; Fanout = 17; COMB Node = 'clocknew:m3\|carryreg~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { clocknew:m3|carryreg~8 clocknew:m3|carryreg~9 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 17.100 ns clocknew:m3\|carryreg~7 7 COMB LC8_A19 1 " "Info: 7: + IC(0.200 ns) + CELL(2.200 ns) = 17.100 ns; Loc. = LC8_A19; Fanout = 1; COMB Node = 'clocknew:m3\|carryreg~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clocknew:m3|carryreg~9 clocknew:m3|carryreg~7 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 19.300 ns clocknew:m3\|carryreg 8 REG LC5_A19 1 " "Info: 8: + IC(0.200 ns) + CELL(2.000 ns) = 19.300 ns; Loc. = LC5_A19; Fanout = 1; REG Node = 'clocknew:m3\|carryreg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clocknew:m3|carryreg~7 clocknew:m3|carryreg } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.300 ns ( 79.27 % ) " "Info: Total cell delay = 15.300 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 20.73 % ) " "Info: Total interconnect delay = 4.000 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.300 ns" { clocknew:m3|count0reg[2] clocknew:m3|Equal0~0 clocknew:m3|count1reg[0]~16 clocknew:m3|count2reg[0]~17 clocknew:m3|carryreg~8 clocknew:m3|carryreg~9 clocknew:m3|carryreg~7 clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.300 ns" { clocknew:m3|count0reg[2] {} clocknew:m3|Equal0~0 {} clocknew:m3|count1reg[0]~16 {} clocknew:m3|count2reg[0]~17 {} clocknew:m3|carryreg~8 {} clocknew:m3|carryreg~9 {} clocknew:m3|carryreg~7 {} clocknew:m3|carryreg {} } { 0.000ns 0.200ns 0.200ns 1.500ns 0.200ns 1.500ns 0.200ns 0.200ns } { 0.000ns 2.300ns 2.200ns 2.200ns 2.200ns 2.200ns 2.200ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.400 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 23 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_C23 26 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C23; Fanout = 26; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 10.400 ns clocknew:m3\|carryreg 3 REG LC5_A19 1 " "Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC5_A19; Fanout = 1; REG Node = 'clocknew:m3\|carryreg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|carryreg } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.19 % ) " "Info: Total cell delay = 2.100 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 79.81 % ) " "Info: Total interconnect delay = 8.300 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clocknew:m3|carryreg {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.400 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 23 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_C23 26 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C23; Fanout = 26; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 10.400 ns clocknew:m3\|count0reg\[2\] 3 REG LC5_A21 4 " "Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC5_A21; Fanout = 4; REG Node = 'clocknew:m3\|count0reg\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|count0reg[2] } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.19 % ) " "Info: Total cell delay = 2.100 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 79.81 % ) " "Info: Total interconnect delay = 8.300 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|count0reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clocknew:m3|count0reg[2] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clocknew:m3|carryreg {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|count0reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clocknew:m3|count0reg[2] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.300 ns" { clocknew:m3|count0reg[2] clocknew:m3|Equal0~0 clocknew:m3|count1reg[0]~16 clocknew:m3|count2reg[0]~17 clocknew:m3|carryreg~8 clocknew:m3|carryreg~9 clocknew:m3|carryreg~7 clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.300 ns" { clocknew:m3|count0reg[2] {} clocknew:m3|Equal0~0 {} clocknew:m3|count1reg[0]~16 {} clocknew:m3|count2reg[0]~17 {} clocknew:m3|carryreg~8 {} clocknew:m3|carryreg~9 {} clocknew:m3|carryreg~7 {} clocknew:m3|carryreg {} } { 0.000ns 0.200ns 0.200ns 1.500ns 0.200ns 1.500ns 0.200ns 0.200ns } { 0.000ns 2.300ns 2.200ns 2.200ns 2.200ns 2.200ns 2.200ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clocknew:m3|carryreg {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|count0reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clocknew:m3|count0reg[2] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "clocknew:m3\|carryreg enable clk 17.200 ns register " "Info: tsu for register \"clocknew:m3\|carryreg\" (data pin = \"enable\", clock pin = \"clk\") is 17.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.200 ns + Longest pin register " "Info: + Longest pin to register delay is 26.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns enable 1 PIN PIN_47 5 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 5; PIN Node = 'enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.200 ns) 11.800 ns clocknew:m3\|count1reg\[0\]~16 2 COMB LC1_A21 5 " "Info: 2: + IC(3.700 ns) + CELL(2.200 ns) = 11.800 ns; Loc. = LC1_A21; Fanout = 5; COMB Node = 'clocknew:m3\|count1reg\[0\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { enable clocknew:m3|count1reg[0]~16 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.200 ns) 15.500 ns clocknew:m3\|count2reg\[0\]~17 3 COMB LC7_A20 5 " "Info: 3: + IC(1.500 ns) + CELL(2.200 ns) = 15.500 ns; Loc. = LC7_A20; Fanout = 5; COMB Node = 'clocknew:m3\|count2reg\[0\]~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { clocknew:m3|count1reg[0]~16 clocknew:m3|count2reg[0]~17 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 17.900 ns clocknew:m3\|carryreg~8 4 COMB LC1_A20 5 " "Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 17.900 ns; Loc. = LC1_A20; Fanout = 5; COMB Node = 'clocknew:m3\|carryreg~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clocknew:m3|count2reg[0]~17 clocknew:m3|carryreg~8 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.200 ns) 21.600 ns clocknew:m3\|carryreg~9 5 COMB LC6_A19 17 " "Info: 5: + IC(1.500 ns) + CELL(2.200 ns) = 21.600 ns; Loc. = LC6_A19; Fanout = 17; COMB Node = 'clocknew:m3\|carryreg~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { clocknew:m3|carryreg~8 clocknew:m3|carryreg~9 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 24.000 ns clocknew:m3\|carryreg~7 6 COMB LC8_A19 1 " "Info: 6: + IC(0.200 ns) + CELL(2.200 ns) = 24.000 ns; Loc. = LC8_A19; Fanout = 1; COMB Node = 'clocknew:m3\|carryreg~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clocknew:m3|carryreg~9 clocknew:m3|carryreg~7 } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 26.200 ns clocknew:m3\|carryreg 7 REG LC5_A19 1 " "Info: 7: + IC(0.200 ns) + CELL(2.000 ns) = 26.200 ns; Loc. = LC5_A19; Fanout = 1; REG Node = 'clocknew:m3\|carryreg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clocknew:m3|carryreg~7 clocknew:m3|carryreg } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.900 ns ( 72.14 % ) " "Info: Total cell delay = 18.900 ns ( 72.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.300 ns ( 27.86 % ) " "Info: Total interconnect delay = 7.300 ns ( 27.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.200 ns" { enable clocknew:m3|count1reg[0]~16 clocknew:m3|count2reg[0]~17 clocknew:m3|carryreg~8 clocknew:m3|carryreg~9 clocknew:m3|carryreg~7 clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.200 ns" { enable {} enable~out {} clocknew:m3|count1reg[0]~16 {} clocknew:m3|count2reg[0]~17 {} clocknew:m3|carryreg~8 {} clocknew:m3|carryreg~9 {} clocknew:m3|carryreg~7 {} clocknew:m3|carryreg {} } { 0.000ns 0.000ns 3.700ns 1.500ns 0.200ns 1.500ns 0.200ns 0.200ns } { 0.000ns 5.900ns 2.200ns 2.200ns 2.200ns 2.200ns 2.200ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 23 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_C23 26 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C23; Fanout = 26; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 10.400 ns clocknew:m3\|carryreg 3 REG LC5_A19 1 " "Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC5_A19; Fanout = 1; REG Node = 'clocknew:m3\|carryreg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|carryreg } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.19 % ) " "Info: Total cell delay = 2.100 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 79.81 % ) " "Info: Total interconnect delay = 8.300 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clocknew:m3|carryreg {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.200 ns" { enable clocknew:m3|count1reg[0]~16 clocknew:m3|count2reg[0]~17 clocknew:m3|carryreg~8 clocknew:m3|carryreg~9 clocknew:m3|carryreg~7 clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.200 ns" { enable {} enable~out {} clocknew:m3|count1reg[0]~16 {} clocknew:m3|count2reg[0]~17 {} clocknew:m3|carryreg~8 {} clocknew:m3|carryreg~9 {} clocknew:m3|carryreg~7 {} clocknew:m3|carryreg {} } { 0.000ns 0.000ns 3.700ns 1.500ns 0.200ns 1.500ns 0.200ns 0.200ns } { 0.000ns 5.900ns 2.200ns 2.200ns 2.200ns 2.200ns 2.200ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clocknew:m3|carryreg {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg7_out\[6\] clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 37.000 ns register " "Info: tco from clock \"clk\" to destination pin \"seg7_out\[6\]\" through register \"clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" is 37.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 23 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_C23 26 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C23; Fanout = 26; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 10.400 ns clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 3 REG LC4_A19 4 " "Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC4_A19; Fanout = 4; REG Node = 'clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.19 % ) " "Info: Total cell delay = 2.100 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 79.81 % ) " "Info: Total interconnect delay = 8.300 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.900 ns + Longest register pin " "Info: + Longest register to pin delay is 25.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 1 REG LC4_A19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_A19; Fanout = 4; REG Node = 'clocknew:m3\|lpm_counter:count4reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.300 ns) 4.200 ns count_out\[3\]~37 2 COMB LC2_A27 1 " "Info: 2: + IC(1.900 ns) + CELL(2.300 ns) = 4.200 ns; Loc. = LC2_A27; Fanout = 1; COMB Node = 'count_out\[3\]~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] count_out[3]~37 } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.200 ns) 8.400 ns count_out\[3\]~38 3 COMB LC8_A26 1 " "Info: 3: + IC(2.000 ns) + CELL(2.200 ns) = 8.400 ns; Loc. = LC8_A26; Fanout = 1; COMB Node = 'count_out\[3\]~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { count_out[3]~37 count_out[3]~38 } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 10.800 ns count_out\[3\]~39 4 COMB LC1_A26 7 " "Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 10.800 ns; Loc. = LC1_A26; Fanout = 7; COMB Node = 'count_out\[3\]~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { count_out[3]~38 count_out[3]~39 } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.300 ns) 16.800 ns bcd_to_seg7_1:m4\|WideOr0~0 5 COMB LC7_E33 1 " "Info: 5: + IC(3.700 ns) + CELL(2.300 ns) = 16.800 ns; Loc. = LC7_E33; Fanout = 1; COMB Node = 'bcd_to_seg7_1:m4\|WideOr0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { count_out[3]~39 bcd_to_seg7_1:m4|WideOr0~0 } "NODE_NAME" } } { "bcd_to_seg7_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/bcd_to_seg7_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(6.300 ns) 25.900 ns seg7_out\[6\] 6 PIN PIN_23 0 " "Info: 6: + IC(2.800 ns) + CELL(6.300 ns) = 25.900 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'seg7_out\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { bcd_to_seg7_1:m4|WideOr0~0 seg7_out[6] } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.300 ns ( 59.07 % ) " "Info: Total cell delay = 15.300 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 40.93 % ) " "Info: Total interconnect delay = 10.600 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.900 ns" { clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] count_out[3]~37 count_out[3]~38 count_out[3]~39 bcd_to_seg7_1:m4|WideOr0~0 seg7_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.900 ns" { clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} count_out[3]~37 {} count_out[3]~38 {} count_out[3]~39 {} bcd_to_seg7_1:m4|WideOr0~0 {} seg7_out[6] {} } { 0.000ns 1.900ns 2.000ns 0.200ns 3.700ns 2.800ns } { 0.000ns 2.300ns 2.200ns 2.200ns 2.300ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.900 ns" { clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] count_out[3]~37 count_out[3]~38 count_out[3]~39 bcd_to_seg7_1:m4|WideOr0~0 seg7_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.900 ns" { clocknew:m3|lpm_counter:count4reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} count_out[3]~37 {} count_out[3]~38 {} count_out[3]~39 {} bcd_to_seg7_1:m4|WideOr0~0 {} seg7_out[6] {} } { 0.000ns 1.900ns 2.000ns 0.200ns 3.700ns 2.800ns } { 0.000ns 2.300ns 2.200ns 2.200ns 2.300ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clocknew:m3\|count0reg\[0\] enable clk 0.500 ns register " "Info: th for register \"clocknew:m3\|count0reg\[0\]\" (data pin = \"enable\", clock pin = \"clk\") is 0.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 23 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_C23 26 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C23; Fanout = 26; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 10.400 ns clocknew:m3\|count0reg\[0\] 3 REG LC4_A21 6 " "Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC4_A21; Fanout = 6; REG Node = 'clocknew:m3\|count0reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|count0reg[0] } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.19 % ) " "Info: Total cell delay = 2.100 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 79.81 % ) " "Info: Total interconnect delay = 8.300 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|count0reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clocknew:m3|count0reg[0] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns enable 1 PIN PIN_47 5 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 5; PIN Node = 'enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "lab3_1self.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/lab3_1self.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.000 ns) 11.600 ns clocknew:m3\|count0reg\[0\] 2 REG LC4_A21 6 " "Info: 2: + IC(3.700 ns) + CELL(2.000 ns) = 11.600 ns; Loc. = LC4_A21; Fanout = 6; REG Node = 'clocknew:m3\|count0reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { enable clocknew:m3|count0reg[0] } "NODE_NAME" } } { "clocknew.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1self/qts/clocknew.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 68.10 % ) " "Info: Total cell delay = 7.900 ns ( 68.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 31.90 % ) " "Info: Total interconnect delay = 3.700 ns ( 31.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { enable clocknew:m3|count0reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { enable {} enable~out {} clocknew:m3|count0reg[0] {} } { 0.000ns 0.000ns 3.700ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] clocknew:m3|count0reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[12] {} clocknew:m3|count0reg[0] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { enable clocknew:m3|count0reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { enable {} enable~out {} clocknew:m3|count0reg[0] {} } { 0.000ns 0.000ns 3.700ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 09:38:04 2020 " "Info: Processing ended: Mon Jun 22 09:38:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
