$date
	Wed Jun 13 10:26:40 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! clk $end
$var wire 4 " empty [3:0] $end
$var wire 2 # id [1:0] $end
$var wire 12 $ request [11:0] $end
$var wire 1 % reset $end
$scope module probador $end
$var reg 1 & clk $end
$var reg 4 ' empty [3:0] $end
$var reg 2 ( id [1:0] $end
$var reg 12 ) request [11:0] $end
$var reg 1 * reset $end
$upscope $end
$scope module robin $end
$var wire 1 ! clk $end
$var wire 4 + empty [3:0] $end
$var wire 12 , request [11:0] $end
$var wire 1 % reset $end
$var reg 6 - count [5:0] $end
$var reg 2 . id [1:0] $end
$var integer 32 / index [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 /
bx .
b0 -
b1110000110 ,
b0 +
1*
b1110000110 )
b0 (
b0 '
1&
1%
b1110000110 $
bx #
b0 "
1!
$end
#1
0&
0!
#2
1&
1!
#3
0&
0!
#4
1&
1!
#5
b101 /
0&
0!
0*
0%
#6
1&
1!
#7
0&
0!
#8
1&
1!
#9
0&
0!
#10
1&
1!
#11
0&
0!
#12
1&
1!
#13
0&
0!
#14
1&
1!
#15
0&
0!
#16
1&
1!
#17
0&
0!
#18
1&
1!
#19
0&
0!
