Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec 16 22:22:13 2024
| Host         : DESKTOP-KALH3BJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    45          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (83)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (83)
-------------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.723        0.000                      0                  138        0.169        0.000                      0                  138        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.723        0.000                      0                  138        0.169        0.000                      0                  138        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.599ns (40.009%)  route 2.398ns (59.991%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.799     5.320    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.419     5.739 r  keycodev_reg[6]/Q
                         net (fo=8, routed)           1.282     7.021    uut/Q[6]
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.296     7.317 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.317    uut/keycodev[15]_i_15_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.715 r  uut/keycodev_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.715    uut/keycodev_reg[15]_i_11_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  uut/keycodev_reg[15]_i_6/CO[1]
                         net (fo=1, routed)           0.579     8.451    uut/data0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.329     8.780 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.537     9.317    uut_n_16
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672    15.013    clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[12]/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.040    keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.599ns (40.009%)  route 2.398ns (59.991%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.799     5.320    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.419     5.739 r  keycodev_reg[6]/Q
                         net (fo=8, routed)           1.282     7.021    uut/Q[6]
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.296     7.317 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.317    uut/keycodev[15]_i_15_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.715 r  uut/keycodev_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.715    uut/keycodev_reg[15]_i_11_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  uut/keycodev_reg[15]_i_6/CO[1]
                         net (fo=1, routed)           0.579     8.451    uut/data0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.329     8.780 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.537     9.317    uut_n_16
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672    15.013    clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[13]/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.040    keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.599ns (40.009%)  route 2.398ns (59.991%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.799     5.320    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.419     5.739 r  keycodev_reg[6]/Q
                         net (fo=8, routed)           1.282     7.021    uut/Q[6]
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.296     7.317 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.317    uut/keycodev[15]_i_15_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.715 r  uut/keycodev_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.715    uut/keycodev_reg[15]_i_11_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  uut/keycodev_reg[15]_i_6/CO[1]
                         net (fo=1, routed)           0.579     8.451    uut/data0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.329     8.780 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.537     9.317    uut_n_16
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672    15.013    clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[14]/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.040    keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.599ns (40.009%)  route 2.398ns (59.991%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.799     5.320    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.419     5.739 r  keycodev_reg[6]/Q
                         net (fo=8, routed)           1.282     7.021    uut/Q[6]
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.296     7.317 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.317    uut/keycodev[15]_i_15_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.715 r  uut/keycodev_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.715    uut/keycodev_reg[15]_i_11_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  uut/keycodev_reg[15]_i_6/CO[1]
                         net (fo=1, routed)           0.579     8.451    uut/data0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.329     8.780 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.537     9.317    uut_n_16
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672    15.013    clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[15]/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.040    keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.599ns (40.090%)  route 2.390ns (59.910%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.799     5.320    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.419     5.739 r  keycodev_reg[6]/Q
                         net (fo=8, routed)           1.282     7.021    uut/Q[6]
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.296     7.317 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.317    uut/keycodev[15]_i_15_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.715 r  uut/keycodev_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.715    uut/keycodev_reg[15]_i_11_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  uut/keycodev_reg[15]_i_6/CO[1]
                         net (fo=1, routed)           0.579     8.451    uut/data0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.329     8.780 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.529     9.309    uut_n_16
    SLICE_X0Y117         FDRE                                         r  keycodev_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.675    15.016    clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  keycodev_reg[8]/C
                         clock pessimism              0.267    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X0Y117         FDRE (Setup_fdre_C_CE)      -0.205    15.043    keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.599ns (40.090%)  route 2.390ns (59.910%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.799     5.320    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.419     5.739 r  keycodev_reg[6]/Q
                         net (fo=8, routed)           1.282     7.021    uut/Q[6]
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.296     7.317 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.317    uut/keycodev[15]_i_15_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.715 r  uut/keycodev_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.715    uut/keycodev_reg[15]_i_11_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  uut/keycodev_reg[15]_i_6/CO[1]
                         net (fo=1, routed)           0.579     8.451    uut/data0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.329     8.780 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.529     9.309    uut_n_16
    SLICE_X0Y117         FDRE                                         r  keycodev_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.675    15.016    clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  keycodev_reg[9]/C
                         clock pessimism              0.267    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X0Y117         FDRE (Setup_fdre_C_CE)      -0.205    15.043    keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.599ns (39.809%)  route 2.418ns (60.191%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.799     5.320    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.419     5.739 r  keycodev_reg[6]/Q
                         net (fo=8, routed)           1.282     7.021    uut/Q[6]
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.296     7.317 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.317    uut/keycodev[15]_i_15_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.715 r  uut/keycodev_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.715    uut/keycodev_reg[15]_i_11_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  uut/keycodev_reg[15]_i_6/CO[1]
                         net (fo=1, routed)           0.579     8.451    uut/data0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.329     8.780 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.557     9.337    uut_n_16
    SLICE_X5Y119         FDRE                                         r  start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.671    15.012    clk_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  start_reg/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y119         FDRE (Setup_fdre_C_D)       -0.067    15.191    start_reg
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 1.599ns (41.496%)  route 2.254ns (58.504%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.799     5.320    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.419     5.739 r  keycodev_reg[6]/Q
                         net (fo=8, routed)           1.282     7.021    uut/Q[6]
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.296     7.317 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.317    uut/keycodev[15]_i_15_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.715 r  uut/keycodev_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.715    uut/keycodev_reg[15]_i_11_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  uut/keycodev_reg[15]_i_6/CO[1]
                         net (fo=1, routed)           0.579     8.451    uut/data0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.329     8.780 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.393     9.174    uut_n_16
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672    15.013    clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[10]/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.040    keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 1.599ns (41.496%)  route 2.254ns (58.504%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.799     5.320    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.419     5.739 r  keycodev_reg[6]/Q
                         net (fo=8, routed)           1.282     7.021    uut/Q[6]
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.296     7.317 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.317    uut/keycodev[15]_i_15_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.715 r  uut/keycodev_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.715    uut/keycodev_reg[15]_i_11_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  uut/keycodev_reg[15]_i_6/CO[1]
                         net (fo=1, routed)           0.579     8.451    uut/data0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.329     8.780 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.393     9.174    uut_n_16
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672    15.013    clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[11]/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.040    keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 1.599ns (41.496%)  route 2.254ns (58.504%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.799     5.320    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.419     5.739 r  keycodev_reg[6]/Q
                         net (fo=8, routed)           1.282     7.021    uut/Q[6]
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.296     7.317 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.317    uut/keycodev[15]_i_15_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.715 r  uut/keycodev_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.715    uut/keycodev_reg[15]_i_11_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.872 r  uut/keycodev_reg[15]_i_6/CO[1]
                         net (fo=1, routed)           0.579     8.451    uut/data0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.329     8.780 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.393     9.174    uut_n_16
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672    15.013    clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[4]/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.040    keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 keycodev_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.454%)  route 0.124ns (39.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.667     1.551    clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     1.692 f  keycodev_reg[10]/Q
                         net (fo=8, routed)           0.124     1.815    tx_con/pbuf_reg[25]_0[10]
    SLICE_X2Y119         LUT3 (Prop_lut3_I2_O)        0.048     1.863 r  tx_con/pbuf[19]_i_1/O
                         net (fo=1, routed)           0.000     1.863    tx_con/O[19]
    SLICE_X2Y119         FDRE                                         r  tx_con/pbuf_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.940     2.068    tx_con/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  tx_con/pbuf_reg[19]/C
                         clock pessimism             -0.504     1.564    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.131     1.695    tx_con/pbuf_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 keycodev_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.071%)  route 0.124ns (39.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.667     1.551    clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  keycodev_reg[10]/Q
                         net (fo=8, routed)           0.124     1.815    tx_con/pbuf_reg[25]_0[10]
    SLICE_X2Y119         LUT4 (Prop_lut4_I0_O)        0.045     1.860 r  tx_con/pbuf[18]_i_1/O
                         net (fo=1, routed)           0.000     1.860    tx_con/O[18]
    SLICE_X2Y119         FDRE                                         r  tx_con/pbuf_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.940     2.068    tx_con/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  tx_con/pbuf_reg[18]/C
                         clock pessimism             -0.504     1.564    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.120     1.684    tx_con/pbuf_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.665     1.549    get_tx/clk_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  get_tx/shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  get_tx/shift_reg[6]/Q
                         net (fo=1, routed)           0.061     1.737    tx_con/Q[4]
    SLICE_X4Y120         LUT5 (Prop_lut5_I3_O)        0.099     1.836 r  tx_con/shift[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    get_tx/D[4]
    SLICE_X4Y120         FDRE                                         r  get_tx/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.937     2.065    get_tx/clk_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  get_tx/shift_reg[5]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.092     1.641    get_tx/shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 keycodev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.810%)  route 0.173ns (48.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.668     1.552    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  keycodev_reg[0]/Q
                         net (fo=5, routed)           0.173     1.866    tx_con/pbuf_reg[25]_0[0]
    SLICE_X2Y118         LUT4 (Prop_lut4_I1_O)        0.045     1.911 r  tx_con/pbuf[2]_i_1/O
                         net (fo=1, routed)           0.000     1.911    tx_con/O[2]
    SLICE_X2Y118         FDRE                                         r  tx_con/pbuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.941     2.069    tx_con/clk_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  tx_con/pbuf_reg[2]/C
                         clock pessimism             -0.482     1.587    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.120     1.707    tx_con/pbuf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 keycodev_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.922%)  route 0.162ns (46.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.667     1.551    clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  keycodev_reg[15]/Q
                         net (fo=8, routed)           0.162     1.853    tx_con/pbuf_reg[25]_0[15]
    SLICE_X2Y120         LUT3 (Prop_lut3_I0_O)        0.048     1.901 r  tx_con/pbuf[30]_i_2/O
                         net (fo=1, routed)           0.000     1.901    tx_con/O[30]
    SLICE_X2Y120         FDRE                                         r  tx_con/pbuf_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.939     2.067    tx_con/clk_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  tx_con/pbuf_reg[30]/C
                         clock pessimism             -0.503     1.564    
    SLICE_X2Y120         FDRE (Hold_fdre_C_D)         0.131     1.695    tx_con/pbuf_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.189ns (50.048%)  route 0.189ns (49.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.668     1.552    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  keycodev_reg[3]/Q
                         net (fo=8, routed)           0.189     1.881    tx_con/pbuf_reg[25]_0[3]
    SLICE_X2Y118         LUT3 (Prop_lut3_I0_O)        0.048     1.929 r  tx_con/pbuf[6]_i_1/O
                         net (fo=1, routed)           0.000     1.929    tx_con/O[6]
    SLICE_X2Y118         FDRE                                         r  tx_con/pbuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.941     2.069    tx_con/clk_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  tx_con/pbuf_reg[6]/C
                         clock pessimism             -0.482     1.587    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.131     1.718    tx_con/pbuf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 keycodev_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.524%)  route 0.162ns (46.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.667     1.551    clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  keycodev_reg[15]/Q
                         net (fo=8, routed)           0.162     1.853    tx_con/pbuf_reg[25]_0[15]
    SLICE_X2Y120         LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  tx_con/pbuf[27]_i_1/O
                         net (fo=1, routed)           0.000     1.898    tx_con/pbuf[27]_i_1_n_0
    SLICE_X2Y120         FDRE                                         r  tx_con/pbuf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.939     2.067    tx_con/clk_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  tx_con/pbuf_reg[27]/C
                         clock pessimism             -0.503     1.564    
    SLICE_X2Y120         FDRE (Hold_fdre_C_D)         0.121     1.685    tx_con/pbuf_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.648%)  route 0.189ns (50.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.668     1.552    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.693 f  keycodev_reg[3]/Q
                         net (fo=8, routed)           0.189     1.881    tx_con/pbuf_reg[25]_0[3]
    SLICE_X2Y118         LUT3 (Prop_lut3_I2_O)        0.045     1.926 r  tx_con/pbuf[4]_i_1/O
                         net (fo=1, routed)           0.000     1.926    tx_con/O[4]
    SLICE_X2Y118         FDRE                                         r  tx_con/pbuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.941     2.069    tx_con/clk_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  tx_con/pbuf_reg[4]/C
                         clock pessimism             -0.482     1.587    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.121     1.708    tx_con/pbuf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 tx_con/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.667     1.551    tx_con/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  tx_con/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.128     1.679 r  tx_con/running_reg/Q
                         net (fo=8, routed)           0.084     1.762    tx_con/running
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.099     1.861 r  tx_con/sel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    tx_con/sel[0]_i_1_n_0
    SLICE_X5Y118         FDRE                                         r  tx_con/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.939     2.067    tx_con/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  tx_con/sel_reg[0]/C
                         clock pessimism             -0.516     1.551    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.092     1.643    tx_con/sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tx_con/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.839%)  route 0.085ns (27.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.667     1.551    tx_con/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  tx_con/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.128     1.679 r  tx_con/running_reg/Q
                         net (fo=8, routed)           0.085     1.763    tx_con/running
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.099     1.862 r  tx_con/sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    tx_con/sel[1]_i_1_n_0
    SLICE_X5Y118         FDRE                                         r  tx_con/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.939     2.067    tx_con/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  tx_con/sel_reg[1]/C
                         clock pessimism             -0.516     1.551    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.091     1.642    tx_con/sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y117   keycodev_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y119   keycodev_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y119   keycodev_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y119   keycodev_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y119   keycodev_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y119   keycodev_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y119   keycodev_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y117   keycodev_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y117   keycodev_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y117   keycodev_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   keycodev_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   keycodev_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   keycodev_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   keycodev_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119   keycodev_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119   keycodev_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y117   keycodev_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y117   keycodev_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   keycodev_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   keycodev_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   keycodev_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   keycodev_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119   keycodev_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119   keycodev_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            uut/db_clk/O_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.112ns  (logic 1.892ns (46.020%)  route 2.220ns (53.980%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           0.861     2.310    uut/db_clk/PS2Clk_IBUF
    SLICE_X1Y122         LUT2 (Prop_lut2_I1_O)        0.118     2.428 r  uut/db_clk/O_i_2/O
                         net (fo=5, routed)           0.839     3.266    uut/db_clk/O_i_2_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I5_O)        0.326     3.592 r  uut/db_clk/O_i_1/O
                         net (fo=1, routed)           0.520     4.112    uut/db_clk/O_i_1_n_0
    SLICE_X0Y122         FDRE                                         r  uut/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            uut/db_clk/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.589ns  (logic 1.892ns (52.722%)  route 1.697ns (47.278%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           0.861     2.310    uut/db_clk/PS2Clk_IBUF
    SLICE_X1Y122         LUT2 (Prop_lut2_I1_O)        0.118     2.428 r  uut/db_clk/O_i_2/O
                         net (fo=5, routed)           0.836     3.263    uut/db_clk/O_i_2_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.326     3.589 r  uut/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     3.589    uut/db_clk/count[4]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  uut/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            uut/db_clk/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.366ns  (logic 1.892ns (56.214%)  route 1.474ns (43.786%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           0.861     2.310    uut/db_clk/PS2Clk_IBUF
    SLICE_X1Y122         LUT2 (Prop_lut2_I1_O)        0.118     2.428 r  uut/db_clk/O_i_2/O
                         net (fo=5, routed)           0.613     3.040    uut/db_clk/O_i_2_n_0
    SLICE_X1Y123         LUT6 (Prop_lut6_I3_O)        0.326     3.366 r  uut/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.366    uut/db_clk/count[1]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  uut/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            uut/db_clk/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.364ns  (logic 1.892ns (56.248%)  route 1.472ns (43.752%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           0.861     2.310    uut/db_clk/PS2Clk_IBUF
    SLICE_X1Y122         LUT2 (Prop_lut2_I1_O)        0.118     2.428 r  uut/db_clk/O_i_2/O
                         net (fo=5, routed)           0.611     3.038    uut/db_clk/O_i_2_n_0
    SLICE_X1Y123         LUT6 (Prop_lut6_I3_O)        0.326     3.364 r  uut/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.364    uut/db_clk/count[2]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  uut/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            uut/db_data/Iv_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.148ns  (logic 1.571ns (49.897%)  route 1.577ns (50.103%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           1.068     2.520    uut/db_data/PS2Data_IBUF
    SLICE_X2Y117         LUT2 (Prop_lut2_I0_O)        0.119     2.639 r  uut/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.510     3.148    uut/db_data/Iv_i_1__0_n_0
    SLICE_X5Y117         FDRE                                         r  uut/db_data/Iv_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            uut/db_clk/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.087ns  (logic 1.892ns (61.294%)  route 1.195ns (38.706%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           0.861     2.310    uut/db_clk/PS2Clk_IBUF
    SLICE_X1Y122         LUT2 (Prop_lut2_I1_O)        0.118     2.428 r  uut/db_clk/O_i_2/O
                         net (fo=5, routed)           0.334     2.761    uut/db_clk/O_i_2_n_0
    SLICE_X1Y123         LUT6 (Prop_lut6_I1_O)        0.326     3.087 r  uut/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     3.087    uut/db_clk/count[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  uut/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            uut/db_data/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.990ns  (logic 1.571ns (52.544%)  route 1.419ns (47.456%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           1.068     2.520    uut/db_data/PS2Data_IBUF
    SLICE_X2Y117         LUT2 (Prop_lut2_I0_O)        0.119     2.639 r  uut/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.351     2.990    uut/db_data/Iv_i_1__0_n_0
    SLICE_X1Y117         FDRE                                         r  uut/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            uut/db_data/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.990ns  (logic 1.571ns (52.544%)  route 1.419ns (47.456%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           1.068     2.520    uut/db_data/PS2Data_IBUF
    SLICE_X2Y117         LUT2 (Prop_lut2_I0_O)        0.119     2.639 r  uut/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.351     2.990    uut/db_data/Iv_i_1__0_n_0
    SLICE_X1Y117         FDRE                                         r  uut/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            uut/db_data/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.990ns  (logic 1.571ns (52.544%)  route 1.419ns (47.456%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           1.068     2.520    uut/db_data/PS2Data_IBUF
    SLICE_X2Y117         LUT2 (Prop_lut2_I0_O)        0.119     2.639 r  uut/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.351     2.990    uut/db_data/Iv_i_1__0_n_0
    SLICE_X1Y117         FDRE                                         r  uut/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            uut/db_data/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.990ns  (logic 1.571ns (52.544%)  route 1.419ns (47.456%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           1.068     2.520    uut/db_data/PS2Data_IBUF
    SLICE_X2Y117         LUT2 (Prop_lut2_I0_O)        0.119     2.639 r  uut/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.351     2.990    uut/db_data/Iv_i_1__0_n_0
    SLICE_X1Y117         FDRE                                         r  uut/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[6]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[6]/Q
                         net (fo=5, routed)           0.128     0.269    uut/keycode[6]
    SLICE_X3Y116         FDRE                                         r  uut/keycode_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.146ns (54.082%)  route 0.124ns (45.918%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE                         0.000     0.000 r  uut/datacur_reg[5]/C
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[5]/Q
                         net (fo=2, routed)           0.124     0.270    uut/datacur[5]
    SLICE_X0Y116         FDRE                                         r  uut/keycode_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/keycode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.128ns (47.164%)  route 0.143ns (52.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[5]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uut/keycode_reg[5]/Q
                         net (fo=5, routed)           0.143     0.271    uut/keycode[5]
    SLICE_X0Y118         FDRE                                         r  uut/keycode_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.146ns (53.581%)  route 0.126ns (46.419%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE                         0.000     0.000 r  uut/datacur_reg[0]/C
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[0]/Q
                         net (fo=2, routed)           0.126     0.272    uut/datacur[0]
    SLICE_X0Y116         FDRE                                         r  uut/keycode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.146ns (53.117%)  route 0.129ns (46.883%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE                         0.000     0.000 r  uut/datacur_reg[1]/C
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[1]/Q
                         net (fo=2, routed)           0.129     0.275    uut/datacur[1]
    SLICE_X0Y116         FDRE                                         r  uut/keycode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[7]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[7]/Q
                         net (fo=6, routed)           0.140     0.281    uut/keycode[7]
    SLICE_X3Y116         FDRE                                         r  uut/keycode_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.167ns (57.964%)  route 0.121ns (42.036%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE                         0.000     0.000 r  uut/datacur_reg[7]/C
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  uut/datacur_reg[7]/Q
                         net (fo=2, routed)           0.121     0.288    uut/datacur[7]
    SLICE_X3Y116         FDRE                                         r  uut/keycode_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/db_clk/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.428%)  route 0.103ns (35.572%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE                         0.000     0.000 r  uut/db_clk/count_reg[3]/C
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.103     0.244    uut/db_clk/count_reg[3]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.045     0.289 r  uut/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.289    uut/db_clk/count[4]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  uut/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (48.026%)  route 0.153ns (51.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[1]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[1]/Q
                         net (fo=6, routed)           0.153     0.294    uut/keycode[1]
    SLICE_X0Y118         FDRE                                         r  uut/keycode_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.167ns (56.750%)  route 0.127ns (43.250%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE                         0.000     0.000 r  uut/datacur_reg[6]/C
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  uut/datacur_reg[6]/Q
                         net (fo=2, routed)           0.127     0.294    uut/datacur[6]
    SLICE_X3Y116         FDRE                                         r  uut/keycode_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_tx/shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.820ns  (logic 4.098ns (60.082%)  route 2.723ns (39.918%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.795     5.316    get_tx/clk_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  get_tx/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  get_tx/shift_reg[0]/Q
                         net (fo=1, routed)           0.808     6.580    get_tx/shift[0]
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.124     6.704 r  get_tx/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.914     8.619    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    12.137 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.137    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_tx/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.405ns (67.316%)  route 0.682ns (32.684%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.664     1.548    get_tx/clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  get_tx/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.689 f  get_tx/running_reg/Q
                         net (fo=17, routed)          0.237     1.925    get_tx/running_reg_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.045     1.970 r  get_tx/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.445     2.416    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.634 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.634    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.192ns  (logic 0.828ns (19.751%)  route 3.364ns (80.249%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[15]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[15]/Q
                         net (fo=3, routed)           1.475     1.931    uut/keycode[15]
    SLICE_X0Y118         LUT4 (Prop_lut4_I1_O)        0.124     2.055 f  uut/sel[1]_i_3/O
                         net (fo=1, routed)           0.670     2.725    uut/sel[1]_i_3_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     2.849 r  uut/sel[1]_i_2/O
                         net (fo=3, routed)           0.663     3.512    uut/keycode_reg[10]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.124     3.636 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.557     4.192    uut_n_16
    SLICE_X5Y119         FDRE                                         r  start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.671     5.012    clk_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  start_reg/C

Slack:                    inf
  Source:                 uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.172ns  (logic 0.828ns (19.846%)  route 3.344ns (80.154%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[15]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[15]/Q
                         net (fo=3, routed)           1.475     1.931    uut/keycode[15]
    SLICE_X0Y118         LUT4 (Prop_lut4_I1_O)        0.124     2.055 f  uut/sel[1]_i_3/O
                         net (fo=1, routed)           0.670     2.725    uut/sel[1]_i_3_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     2.849 r  uut/sel[1]_i_2/O
                         net (fo=3, routed)           0.663     3.512    uut/keycode_reg[10]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.124     3.636 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.537     4.172    uut_n_16
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672     5.013    clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[12]/C

Slack:                    inf
  Source:                 uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.172ns  (logic 0.828ns (19.846%)  route 3.344ns (80.154%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[15]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[15]/Q
                         net (fo=3, routed)           1.475     1.931    uut/keycode[15]
    SLICE_X0Y118         LUT4 (Prop_lut4_I1_O)        0.124     2.055 f  uut/sel[1]_i_3/O
                         net (fo=1, routed)           0.670     2.725    uut/sel[1]_i_3_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     2.849 r  uut/sel[1]_i_2/O
                         net (fo=3, routed)           0.663     3.512    uut/keycode_reg[10]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.124     3.636 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.537     4.172    uut_n_16
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672     5.013    clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[13]/C

Slack:                    inf
  Source:                 uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.172ns  (logic 0.828ns (19.846%)  route 3.344ns (80.154%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[15]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[15]/Q
                         net (fo=3, routed)           1.475     1.931    uut/keycode[15]
    SLICE_X0Y118         LUT4 (Prop_lut4_I1_O)        0.124     2.055 f  uut/sel[1]_i_3/O
                         net (fo=1, routed)           0.670     2.725    uut/sel[1]_i_3_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     2.849 r  uut/sel[1]_i_2/O
                         net (fo=3, routed)           0.663     3.512    uut/keycode_reg[10]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.124     3.636 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.537     4.172    uut_n_16
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672     5.013    clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[14]/C

Slack:                    inf
  Source:                 uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.172ns  (logic 0.828ns (19.846%)  route 3.344ns (80.154%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[15]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[15]/Q
                         net (fo=3, routed)           1.475     1.931    uut/keycode[15]
    SLICE_X0Y118         LUT4 (Prop_lut4_I1_O)        0.124     2.055 f  uut/sel[1]_i_3/O
                         net (fo=1, routed)           0.670     2.725    uut/sel[1]_i_3_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     2.849 r  uut/sel[1]_i_2/O
                         net (fo=3, routed)           0.663     3.512    uut/keycode_reg[10]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.124     3.636 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.537     4.172    uut_n_16
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672     5.013    clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[15]/C

Slack:                    inf
  Source:                 uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.164ns  (logic 0.828ns (19.885%)  route 3.336ns (80.115%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[15]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[15]/Q
                         net (fo=3, routed)           1.475     1.931    uut/keycode[15]
    SLICE_X0Y118         LUT4 (Prop_lut4_I1_O)        0.124     2.055 f  uut/sel[1]_i_3/O
                         net (fo=1, routed)           0.670     2.725    uut/sel[1]_i_3_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     2.849 r  uut/sel[1]_i_2/O
                         net (fo=3, routed)           0.663     3.512    uut/keycode_reg[10]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.124     3.636 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.529     4.164    uut_n_16
    SLICE_X0Y117         FDRE                                         r  keycodev_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.675     5.016    clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  keycodev_reg[8]/C

Slack:                    inf
  Source:                 uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.164ns  (logic 0.828ns (19.885%)  route 3.336ns (80.115%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[15]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[15]/Q
                         net (fo=3, routed)           1.475     1.931    uut/keycode[15]
    SLICE_X0Y118         LUT4 (Prop_lut4_I1_O)        0.124     2.055 f  uut/sel[1]_i_3/O
                         net (fo=1, routed)           0.670     2.725    uut/sel[1]_i_3_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     2.849 r  uut/sel[1]_i_2/O
                         net (fo=3, routed)           0.663     3.512    uut/keycode_reg[10]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.124     3.636 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.529     4.164    uut_n_16
    SLICE_X0Y117         FDRE                                         r  keycodev_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.675     5.016    clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  keycodev_reg[9]/C

Slack:                    inf
  Source:                 uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.029ns  (logic 0.828ns (20.552%)  route 3.201ns (79.448%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[15]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[15]/Q
                         net (fo=3, routed)           1.475     1.931    uut/keycode[15]
    SLICE_X0Y118         LUT4 (Prop_lut4_I1_O)        0.124     2.055 f  uut/sel[1]_i_3/O
                         net (fo=1, routed)           0.670     2.725    uut/sel[1]_i_3_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     2.849 r  uut/sel[1]_i_2/O
                         net (fo=3, routed)           0.663     3.512    uut/keycode_reg[10]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.124     3.636 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.393     4.029    uut_n_16
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672     5.013    clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[10]/C

Slack:                    inf
  Source:                 uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.029ns  (logic 0.828ns (20.552%)  route 3.201ns (79.448%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[15]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[15]/Q
                         net (fo=3, routed)           1.475     1.931    uut/keycode[15]
    SLICE_X0Y118         LUT4 (Prop_lut4_I1_O)        0.124     2.055 f  uut/sel[1]_i_3/O
                         net (fo=1, routed)           0.670     2.725    uut/sel[1]_i_3_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     2.849 r  uut/sel[1]_i_2/O
                         net (fo=3, routed)           0.663     3.512    uut/keycode_reg[10]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.124     3.636 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.393     4.029    uut_n_16
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672     5.013    clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[11]/C

Slack:                    inf
  Source:                 uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.029ns  (logic 0.828ns (20.552%)  route 3.201ns (79.448%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[15]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut/keycode_reg[15]/Q
                         net (fo=3, routed)           1.475     1.931    uut/keycode[15]
    SLICE_X0Y118         LUT4 (Prop_lut4_I1_O)        0.124     2.055 f  uut/sel[1]_i_3/O
                         net (fo=1, routed)           0.670     2.725    uut/sel[1]_i_3_n_0
    SLICE_X0Y118         LUT5 (Prop_lut5_I4_O)        0.124     2.849 r  uut/sel[1]_i_2/O
                         net (fo=3, routed)           0.663     3.512    uut/keycode_reg[10]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.124     3.636 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.393     4.029    uut_n_16
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672     5.013    clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/keycode_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.582%)  route 0.127ns (47.418%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE                         0.000     0.000 r  uut/keycode_reg[10]/C
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[10]/Q
                         net (fo=3, routed)           0.127     0.268    keycode[10]
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.940     2.068    clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[10]/C

Slack:                    inf
  Source:                 uut/keycode_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.916%)  route 0.136ns (49.084%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE                         0.000     0.000 r  uut/keycode_reg[13]/C
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[13]/Q
                         net (fo=3, routed)           0.136     0.277    keycode[13]
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.940     2.068    clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[13]/C

Slack:                    inf
  Source:                 uut/keycode_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.474%)  route 0.205ns (61.526%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE                         0.000     0.000 r  uut/keycode_reg[9]/C
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uut/keycode_reg[9]/Q
                         net (fo=3, routed)           0.205     0.333    keycode[9]
    SLICE_X0Y117         FDRE                                         r  keycodev_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.942     2.070    clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  keycodev_reg[9]/C

Slack:                    inf
  Source:                 uut/keycode_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.820%)  route 0.196ns (58.180%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE                         0.000     0.000 r  uut/keycode_reg[12]/C
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[12]/Q
                         net (fo=3, routed)           0.196     0.337    keycode[12]
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.940     2.068    clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  keycodev_reg[12]/C

Slack:                    inf
  Source:                 uut/keycode_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.872%)  route 0.210ns (62.128%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE                         0.000     0.000 r  uut/keycode_reg[8]/C
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uut/keycode_reg[8]/Q
                         net (fo=3, routed)           0.210     0.338    keycode[8]
    SLICE_X0Y117         FDRE                                         r  keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.942     2.070    clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  keycodev_reg[8]/C

Slack:                    inf
  Source:                 uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.318%)  route 0.209ns (59.682%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[6]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[6]/Q
                         net (fo=5, routed)           0.209     0.350    keycode[6]
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.940     2.068    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[6]/C

Slack:                    inf
  Source:                 uut/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.078%)  route 0.211ns (59.922%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[7]/C
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[7]/Q
                         net (fo=6, routed)           0.211     0.352    keycode[7]
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.940     2.068    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[7]/C

Slack:                    inf
  Source:                 uut/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.042%)  route 0.220ns (60.958%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[3]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[3]/Q
                         net (fo=5, routed)           0.220     0.361    keycode[3]
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.940     2.068    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[3]/C

Slack:                    inf
  Source:                 uut/keycode_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.826%)  route 0.232ns (62.174%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE                         0.000     0.000 r  uut/keycode_reg[11]/C
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[11]/Q
                         net (fo=3, routed)           0.232     0.373    keycode[11]
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.940     2.068    clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  keycodev_reg[11]/C

Slack:                    inf
  Source:                 uut/keycode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keycodev_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.103%)  route 0.250ns (63.897%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  uut/keycode_reg[2]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/keycode_reg[2]/Q
                         net (fo=5, routed)           0.250     0.391    keycode[2]
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.940     2.068    clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  keycodev_reg[2]/C





