$date
	Sun Jun 14 00:58:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab3_Neg_Edge_D_FF_gatelevel $end
$var wire 1 ! Q $end
$var wire 1 " NQ $end
$var reg 1 # D $end
$var reg 1 $ clock $end
$scope module M1 $end
$var wire 1 # D $end
$var wire 1 % S2 $end
$var wire 1 $ clock $end
$var wire 1 & Q2 $end
$var wire 1 ' Q1 $end
$var wire 1 ! Q $end
$var wire 1 ( NQ2 $end
$var wire 1 ) NQ1 $end
$var wire 1 " NQ $end
$scope module m1 $end
$var wire 1 ) NQ $end
$var wire 1 ' Q $end
$var wire 1 $ S $end
$var wire 1 ( R $end
$upscope $end
$scope module m2 $end
$var wire 1 ( NQ $end
$var wire 1 & Q $end
$var wire 1 % R $end
$var wire 1 # S $end
$upscope $end
$scope module m3 $end
$var wire 1 " NQ $end
$var wire 1 ! Q $end
$var wire 1 ) R $end
$var wire 1 & S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
x'
x&
1%
1$
0#
x"
x!
$end
#2
0&
0)
#4
1(
#6
0'
#10
0%
0$
#12
1%
1)
#14
0!
#15
1#
#16
1"
#17
0(
#20
1$
#22
0)
#24
1'
#30
0%
0$
#32
1&
#34
0"
#35
0#
#36
1!
#40
1%
1$
#42
0&
#44
1(
#46
0'
#50
0%
0$
#52
1%
1)
#54
0!
#56
1"
#60
1$
#62
0)
#65
1#
#67
0(
#69
1'
#70
0%
0$
#72
1&
#74
0"
#76
1!
#80
1%
1$
#82
0&
#88
0#
#90
0%
1(
0$
#92
0'
#94
1%
1)
#96
0!
#98
1"
#100
1$
#102
0)
#110
0%
0$
#112
1%
1)
#120
1$
#122
0)
#125
1#
#127
0(
#129
1'
#130
0%
0#
0$
#132
1&
1(
#134
0(
0"
0&
0'
#136
1%
1&
1'
1!
1(
1"
1)
#138
0%
0(
0)
0"
0&
0!
0'
#140
1%
1&
1'
1!
1(
1"
1)
1$
#142
0(
0"
0&
0!
0'
0)
#144
1(
1"
1!
1'
#146
0'
0!
0"
#148
1"
1!
#150
0%
0!
0"
0$
#152
1%
1"
1!
1)
#154
0"
0!
#156
1"
#160
1$
#162
0)
#170
0%
0$
#172
1%
1)
#180
1$
