Time resolution is 1 ps
$finish called at time : 70 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_sim/bram_dp_sim.srcs/sources_1/new/bram_dp_sim_tb.v" Line 45
