################################################################################
#                            DONOT REMOVE THIS FILE
# Unified simulation database file for selected simulation model for IP
#
# File: ssm.db (Sat Dec 14 01:00:34 2024)
#
# This file is generated by the unified simulation automation and contains the
# selected simulation model information for the IP/BD instances.
#                            DONOT REMOVE THIS FILE
################################################################################
design_1_ClockDivider_0_0,rtl
design_1_DAC_CTRL_0_0,rtl
design_1_DAC_CTRL_0_1,rtl
design_1_DAC_CTRL_0_2,rtl
design_1_DAC_CTRL_0_3,rtl
design_1_auto_ds_0,rtl
design_1_auto_pc_0,rtl
design_1_axi_gpio_0_0,rtl
design_1_axi_gpio_0_1,rtl
design_1_axi_gpio_0_2,rtl
design_1_axi_gpio_1_0,rtl
design_1_axi_gpio_8_0,rtl
design_1_axi_gpio_9_0,rtl
design_1_axi_iic_0_0,rtl
design_1_axi_quad_spi_0_0,rtl
design_1_axi_quad_spi_0_1,rtl
design_1_clk_wiz_0_0,rtl
design_1_proc_sys_reset_0_0,rtl
design_1_ps8_0_axi_periph_0,rtl
design_1_util_ds_buf_0_0,rtl
design_1_util_ds_buf_0_1,rtl
design_1_util_ds_buf_10_0,rtl
design_1_util_ds_buf_10_1,rtl
design_1_util_ds_buf_11_0,rtl
design_1_util_ds_buf_12_0,rtl
design_1_util_ds_buf_6_0,rtl
design_1_util_vector_logic_0_0,rtl
design_1_xbar_0,rtl
design_1_zynq_ultra_ps_e_0_0,rtl
