Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.36 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.36 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: divider.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "divider.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "divider"
Output Format                      : NGC
Target Device                      : xc2v2000-6-bg575

---- Source Options
Top Module Name                    : divider
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : divider.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/bin/ArithmeticCoder/Divider.vhd" in Library work.
Architecture rtl of Entity divider is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <divider> (Architecture <rtl>).
WARNING:Xst:790 - "C:/Xilinx/bin/ArithmeticCoder/Divider.vhd" line 308: Index value(s) does not match array range, simulation mismatch.
Entity <divider> analyzed. Unit <divider> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <divider>.
    Related source file is "C:/Xilinx/bin/ArithmeticCoder/Divider.vhd".
WARNING:Xst:646 - Signal <PRODUCT<23:16>> is assigned but never used.
WARNING:Xst:646 - Signal <PRODUCT<7:0>> is assigned but never used.
    Found 254x16-bit ROM for signal <$n0002> created at line 308.
    Found 16x8-bit multiplier for signal <$n0003> created at line 315.
    Found 8-bit subtractor for signal <INDEX>.
    Found 8-bit register for signal <NUMERATOR2>.
    Found 24-bit register for signal <PRODUCT>.
    Found 16-bit register for signal <RECIPROCAL>.
    Summary:
	inferred   1 ROM(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <divider> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
INFO:Xst:1647 - Data output of ROM <Mrom__n0002> in block <divider> is tied to register <RECIPROCAL> in block <divider>.
INFO:Xst:1650 - The register is removed and the ROM is implemented as read-only block RAM.
Advanced multiplier inference ...
    Found registered multiplier on signal <_n0003>:
	- 1 register level(s) found in a register connected to the multiplier macro ouput.
	  Pushing register(s) into the multiplier macro.
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Block RAMs                       : 1
 254x16-bit single-port block RAM  : 1
# Multipliers                      : 1
 16x8-bit registered multiplier    : 1
# Adders/Subtractors               : 1
 8-bit subtractor                  : 1
# Registers                        : 1
 8-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <divider> ...
Loading device for application Rf_Device from file '2v2000.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block divider, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : divider.ngr
Top Level Output File Name         : divider
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 26

Macro Statistics :
# RAM                              : 1
#      254x16-bit single-port block RAM: 1
# Registers                        : 8
#      1-bit register              : 8
# Adders/Subtractors               : 1
#      8-bit subtractor            : 1
# Multipliers                      : 1
#      16x8-bit registered multiplier: 1

Cell Usage :
# BELS                             : 13
#      GND                         : 1
#      LUT2                        : 4
#      LUT3                        : 2
#      LUT4                        : 5
#      VCC                         : 1
# FlipFlops/Latches                : 8
#      FDR                         : 7
#      FDS                         : 1
# RAMS                             : 1
#      RAMB16_S36                  : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 17
#      OBUF                        : 8
# MULTs                            : 1
#      MULT18X18S                  : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v2000bg575-6 

 Number of Slices:                       6  out of  10752     0%  
 Number of Slice Flip Flops:             8  out of  21504     0%  
 Number of 4 input LUTs:                11  out of  21504     0%  
 Number of bonded IOBs:                 26  out of    408     6%  
 Number of BRAMs:                        1  out of     56     1%  
 Number of MULT18X18s:                   1  out of     56     1%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK                              | BUFGP                  | 9     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 3.832ns (Maximum Frequency: 260.994MHz)
   Minimum input arrival time before clock: 1.615ns
   Maximum output required time after clock: 5.229ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 3.832ns (frequency: 260.994MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               3.832ns (Levels of Logic = 0)
  Source:            NUMERATOR2_7 (FF)
  Destination:       Mmult__n00031_inst_mult_0 (MULT)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: NUMERATOR2_7 to Mmult__n00031_inst_mult_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.449   0.382  NUMERATOR2_7 (NUMERATOR2_7)
     MULT18X18S:B7             3.000          Mmult__n00031_inst_mult_0
    ----------------------------------------
    Total                      3.832ns (3.449ns logic, 0.382ns route)
                                       (90.0% logic, 10.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.615ns (Levels of Logic = 1)
  Source:            RESET (PAD)
  Destination:       NUMERATOR2_5 (FF)
  Destination Clock: CLOCK rising

  Data Path: RESET to NUMERATOR2_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.653   0.740  RESET_IBUF (RESET_IBUF)
     FDR:R                     0.222          NUMERATOR2_2
    ----------------------------------------
    Total                      1.615ns (0.875ns logic, 0.740ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.229ns (Levels of Logic = 1)
  Source:            Mmult__n00031_inst_mult_0 (MULT)
  Destination:       QUOTIENT<7> (PAD)
  Source Clock:      CLOCK rising

  Data Path: Mmult__n00031_inst_mult_0 to QUOTIENT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MULT18X18S:C->P15     1   1.103   0.383  Mmult__n00031_inst_mult_0 (QUOTIENT_7_OBUF)
     OBUF:I->O                 3.743          QUOTIENT_7_OBUF (QUOTIENT<7>)
    ----------------------------------------
    Total                      5.229ns (4.846ns logic, 0.383ns route)
                                       (92.7% logic, 7.3% route)

=========================================================================
CPU : 4.83 / 5.22 s | Elapsed : 5.00 / 5.00 s
 
--> 

Total memory usage is 121148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

