

================================================================
== Vitis HLS Report for 'seidel'
================================================================
* Date:           Mon May  5 03:22:07 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        seidel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.394 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  34588161|  34588161|  0.173 sec|  0.173 sec|  34588162|  34588162|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                           |                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81  |seidel_Pipeline_VITIS_LOOP_12_3  |     7323|     7323|  36.615 us|  36.615 us|  7323|  7323|       no|
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                                  |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2  |  34588160|  34588160|      7328|          -|          -|  4720|        no|
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      140|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|     1475|     1587|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      101|    -|
|Register             |        -|     -|      195|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|     1670|     1828|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81  |seidel_Pipeline_VITIS_LOOP_12_3  |        0|   3|  1475|  1587|    0|
    +-------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                      |                                 |        0|   3|  1475|  1587|    0|
    +-------------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_110_p2            |         +|   0|  0|  20|          13|           1|
    |empty_11_fu_168_p2           |         +|   0|  0|  14|           7|           2|
    |indvars_iv_next16_fu_200_p2  |         +|   0|  0|  14|           7|           1|
    |empty_10_fu_153_p2           |         -|   0|  0|  21|          14|          14|
    |sub_ln13_1_fu_225_p2         |         -|   0|  0|  21|          14|          14|
    |sub_ln13_fu_193_p2           |         -|   0|  0|  21|          14|          14|
    |icmp_ln10_fu_119_p2          |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln8_fu_104_p2           |      icmp|   0|  0|  12|          13|          13|
    |select_ln4_fu_125_p3         |    select|   0|  0|   7|           1|           1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 140|          90|          65|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |A_address0            |  14|          3|   14|         42|
    |A_ce0                 |  14|          3|    1|          3|
    |A_ce1                 |   9|          2|    1|          2|
    |A_we0                 |   9|          2|    1|          2|
    |ap_NS_fsm             |  37|          7|    1|          7|
    |i_fu_60               |   9|          2|    7|         14|
    |indvar_flatten_fu_64  |   9|          2|   13|         26|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 101|         21|   38|         96|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |A_load_reg_275                                          |  64|   0|   64|          0|
    |ap_CS_fsm                                               |   6|   0|    6|          0|
    |empty_10_reg_264                                        |  11|   0|   14|          3|
    |empty_12_reg_290                                        |  64|   0|   64|          0|
    |grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_60                                                 |   7|   0|    7|          0|
    |indvar_flatten_fu_64                                    |  13|   0|   13|          0|
    |select_ln4_reg_258                                      |   7|   0|    7|          0|
    |sub_ln13_1_reg_285                                      |  11|   0|   14|          3|
    |sub_ln13_reg_280                                        |  11|   0|   14|          3|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 195|   0|  204|          9|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|        seidel|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|        seidel|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|        seidel|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|        seidel|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|        seidel|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|        seidel|  return value|
|tsteps      |   in|   32|     ap_none|        tsteps|        scalar|
|n           |   in|   32|     ap_none|             n|        scalar|
|A_address0  |  out|   14|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_we0       |  out|    1|   ap_memory|             A|         array|
|A_d0        |  out|   64|   ap_memory|             A|         array|
|A_q0        |   in|   64|   ap_memory|             A|         array|
|A_address1  |  out|   14|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   64|   ap_memory|             A|         array|
+------------+-----+-----+------------+--------------+--------------+

