<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>EZR32WG_UART_BitFields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">EZR32WG_UART_BitFields</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2543361fc88a8b049e8267a3c9d4de9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2543361fc88a8b049e8267a3c9d4de9e">_UART_CTRL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2543361fc88a8b049e8267a3c9d4de9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a45f79f16c392317ecce941a41fee7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6a45f79f16c392317ecce941a41fee7b">_UART_CTRL_MASK</a>&#160;&#160;&#160;0x7DFFFF7FUL</td></tr>
<tr class="separator:ga6a45f79f16c392317ecce941a41fee7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945568304ab67fbe392bae9813453307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga945568304ab67fbe392bae9813453307">UART_CTRL_SYNC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga945568304ab67fbe392bae9813453307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43f50a6f4a010d13e582bdd8b69fc8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf43f50a6f4a010d13e582bdd8b69fc8b">_UART_CTRL_SYNC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf43f50a6f4a010d13e582bdd8b69fc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf212a13611c22e3f631bb868fd772a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacf212a13611c22e3f631bb868fd772a8">_UART_CTRL_SYNC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gacf212a13611c22e3f631bb868fd772a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga266a47243299faa641130be2e43dac3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga266a47243299faa641130be2e43dac3f">_UART_CTRL_SYNC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga266a47243299faa641130be2e43dac3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d96e0bbd024fd5cf27ba7f798a871d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga69d96e0bbd024fd5cf27ba7f798a871d">UART_CTRL_SYNC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga266a47243299faa641130be2e43dac3f">_UART_CTRL_SYNC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga69d96e0bbd024fd5cf27ba7f798a871d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13968a23e6c184742546197d8613fbf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga13968a23e6c184742546197d8613fbf4">UART_CTRL_LOOPBK</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga13968a23e6c184742546197d8613fbf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3851ad8e310a97bcc1421c771bcc49b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3851ad8e310a97bcc1421c771bcc49b1">_UART_CTRL_LOOPBK_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3851ad8e310a97bcc1421c771bcc49b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e0e08a05795eb7ce5d381ab12e1ffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga72e0e08a05795eb7ce5d381ab12e1ffe">_UART_CTRL_LOOPBK_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga72e0e08a05795eb7ce5d381ab12e1ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2967103a743df74a1969b7e7e57bd3ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2967103a743df74a1969b7e7e57bd3ec">_UART_CTRL_LOOPBK_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2967103a743df74a1969b7e7e57bd3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0125865a4f7af0c384748d5601b820ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0125865a4f7af0c384748d5601b820ba">UART_CTRL_LOOPBK_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2967103a743df74a1969b7e7e57bd3ec">_UART_CTRL_LOOPBK_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga0125865a4f7af0c384748d5601b820ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8dc3bbaf712090f6e764f2ba442063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4e8dc3bbaf712090f6e764f2ba442063">UART_CTRL_CCEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga4e8dc3bbaf712090f6e764f2ba442063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea05a51e0b861b88958d2ac88f3f43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaea05a51e0b861b88958d2ac88f3f43b">_UART_CTRL_CCEN_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaaea05a51e0b861b88958d2ac88f3f43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e06bd7e806ea857d63f88286604b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa9e06bd7e806ea857d63f88286604b6f">_UART_CTRL_CCEN_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gaa9e06bd7e806ea857d63f88286604b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga877bce2480d71470f8e1c584eca5eae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga877bce2480d71470f8e1c584eca5eae1">_UART_CTRL_CCEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga877bce2480d71470f8e1c584eca5eae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1e86d9ff75ed7810cbfc4a914f55b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3b1e86d9ff75ed7810cbfc4a914f55b4">UART_CTRL_CCEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga877bce2480d71470f8e1c584eca5eae1">_UART_CTRL_CCEN_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga3b1e86d9ff75ed7810cbfc4a914f55b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa224425f65799ea9c4c211786b399a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa224425f65799ea9c4c211786b399a6a">UART_CTRL_MPM</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:gaa224425f65799ea9c4c211786b399a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3b09fe27d5b3259c54872f99369941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5f3b09fe27d5b3259c54872f99369941">_UART_CTRL_MPM_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5f3b09fe27d5b3259c54872f99369941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4504fceb37f96ef9c28cea132cbc4ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4504fceb37f96ef9c28cea132cbc4ab7">_UART_CTRL_MPM_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga4504fceb37f96ef9c28cea132cbc4ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c05e9462898a727666d6f4f94b3c3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6c05e9462898a727666d6f4f94b3c3bf">_UART_CTRL_MPM_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6c05e9462898a727666d6f4f94b3c3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c71fb331a42e329e894b20d1bee2209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4c71fb331a42e329e894b20d1bee2209">UART_CTRL_MPM_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6c05e9462898a727666d6f4f94b3c3bf">_UART_CTRL_MPM_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga4c71fb331a42e329e894b20d1bee2209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb9337f628a9e7aa25386246c3020d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaccb9337f628a9e7aa25386246c3020d4">UART_CTRL_MPAB</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gaccb9337f628a9e7aa25386246c3020d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae445b5eaec9bdb3c070ead320f690fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae445b5eaec9bdb3c070ead320f690fa7">_UART_CTRL_MPAB_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gae445b5eaec9bdb3c070ead320f690fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610c3be4f2d3ee5d358709a31d0f4fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga610c3be4f2d3ee5d358709a31d0f4fd2">_UART_CTRL_MPAB_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga610c3be4f2d3ee5d358709a31d0f4fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90089e620624d183b375295055857324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga90089e620624d183b375295055857324">_UART_CTRL_MPAB_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga90089e620624d183b375295055857324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb23c92941189b19bf13c2b44688324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9cb23c92941189b19bf13c2b44688324">UART_CTRL_MPAB_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga90089e620624d183b375295055857324">_UART_CTRL_MPAB_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga9cb23c92941189b19bf13c2b44688324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3723d0428fb3fc7cd1e68b2aaeff346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab3723d0428fb3fc7cd1e68b2aaeff346">_UART_CTRL_OVS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab3723d0428fb3fc7cd1e68b2aaeff346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96df497c66ef6bbfc1687a180e324a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa96df497c66ef6bbfc1687a180e324a7">_UART_CTRL_OVS_MASK</a>&#160;&#160;&#160;0x60UL</td></tr>
<tr class="separator:gaa96df497c66ef6bbfc1687a180e324a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42356fb72130d56df3d6975188c595a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga42356fb72130d56df3d6975188c595a7">_UART_CTRL_OVS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga42356fb72130d56df3d6975188c595a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a63b2d61bd7edfddf8897271e1a075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga43a63b2d61bd7edfddf8897271e1a075">_UART_CTRL_OVS_X16</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga43a63b2d61bd7edfddf8897271e1a075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8224052117649adc6fc997adc673263b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8224052117649adc6fc997adc673263b">_UART_CTRL_OVS_X8</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga8224052117649adc6fc997adc673263b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca9ebc24c886292aa744f7ad9c67c6c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaca9ebc24c886292aa744f7ad9c67c6c4">_UART_CTRL_OVS_X6</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gaca9ebc24c886292aa744f7ad9c67c6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a83fcca82d66925b84e3e40f9e02df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0a83fcca82d66925b84e3e40f9e02df6">_UART_CTRL_OVS_X4</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga0a83fcca82d66925b84e3e40f9e02df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936aea6583e479e1087ad70fe3c51939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga936aea6583e479e1087ad70fe3c51939">UART_CTRL_OVS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga42356fb72130d56df3d6975188c595a7">_UART_CTRL_OVS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga936aea6583e479e1087ad70fe3c51939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc1ea96240494e280e7b3e249e875cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4dc1ea96240494e280e7b3e249e875cf">UART_CTRL_OVS_X16</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga43a63b2d61bd7edfddf8897271e1a075">_UART_CTRL_OVS_X16</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga4dc1ea96240494e280e7b3e249e875cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94d8f2bbc1768052ea6c4202ba297af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf94d8f2bbc1768052ea6c4202ba297af">UART_CTRL_OVS_X8</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8224052117649adc6fc997adc673263b">_UART_CTRL_OVS_X8</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gaf94d8f2bbc1768052ea6c4202ba297af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac09b8c90e967e67085f8ede2e55d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6ac09b8c90e967e67085f8ede2e55d8d">UART_CTRL_OVS_X6</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaca9ebc24c886292aa744f7ad9c67c6c4">_UART_CTRL_OVS_X6</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga6ac09b8c90e967e67085f8ede2e55d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a98ec650205b0f77daa1396fd3205ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4a98ec650205b0f77daa1396fd3205ff">UART_CTRL_OVS_X4</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0a83fcca82d66925b84e3e40f9e02df6">_UART_CTRL_OVS_X4</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga4a98ec650205b0f77daa1396fd3205ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45770f4f2a1e17ed97dab0499410c70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga45770f4f2a1e17ed97dab0499410c70f">UART_CTRL_CLKPOL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga45770f4f2a1e17ed97dab0499410c70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3538598e53221de49682805ed26b108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab3538598e53221de49682805ed26b108">_UART_CTRL_CLKPOL_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab3538598e53221de49682805ed26b108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f4efc79ff5102221f1e0dcb89cbd200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1f4efc79ff5102221f1e0dcb89cbd200">_UART_CTRL_CLKPOL_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga1f4efc79ff5102221f1e0dcb89cbd200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6836f9758a0f60278f3ab4b0b681eea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6836f9758a0f60278f3ab4b0b681eea0">_UART_CTRL_CLKPOL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6836f9758a0f60278f3ab4b0b681eea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73c11d4c4af9e280723d51888ce5068b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga73c11d4c4af9e280723d51888ce5068b">_UART_CTRL_CLKPOL_IDLELOW</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga73c11d4c4af9e280723d51888ce5068b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d9a4580518e72d20950ac5d9c72ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga74d9a4580518e72d20950ac5d9c72ef8">_UART_CTRL_CLKPOL_IDLEHIGH</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga74d9a4580518e72d20950ac5d9c72ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9edfe51eef42c43ae3fbc9c22540a896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9edfe51eef42c43ae3fbc9c22540a896">UART_CTRL_CLKPOL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6836f9758a0f60278f3ab4b0b681eea0">_UART_CTRL_CLKPOL_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga9edfe51eef42c43ae3fbc9c22540a896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847ba45cd2eb0d62ef13ef030c31ca9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga847ba45cd2eb0d62ef13ef030c31ca9d">UART_CTRL_CLKPOL_IDLELOW</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga73c11d4c4af9e280723d51888ce5068b">_UART_CTRL_CLKPOL_IDLELOW</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga847ba45cd2eb0d62ef13ef030c31ca9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6b7e5b28bb9feb83d0b1a6843a0d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaab6b7e5b28bb9feb83d0b1a6843a0d61">UART_CTRL_CLKPOL_IDLEHIGH</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga74d9a4580518e72d20950ac5d9c72ef8">_UART_CTRL_CLKPOL_IDLEHIGH</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaab6b7e5b28bb9feb83d0b1a6843a0d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1d9aab7796c41f6105c5586c4f810b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gada1d9aab7796c41f6105c5586c4f810b">UART_CTRL_CLKPHA</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:gada1d9aab7796c41f6105c5586c4f810b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a80b29c617fb9986c38a504d1e1b03a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6a80b29c617fb9986c38a504d1e1b03a">_UART_CTRL_CLKPHA_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga6a80b29c617fb9986c38a504d1e1b03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79e3865c2ed34447692378c15286bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab79e3865c2ed34447692378c15286bca">_UART_CTRL_CLKPHA_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:gab79e3865c2ed34447692378c15286bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a0312757d56e322a3533ec73f28a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga39a0312757d56e322a3533ec73f28a04">_UART_CTRL_CLKPHA_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga39a0312757d56e322a3533ec73f28a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1623bdb1296bb050eaab5589577201c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1623bdb1296bb050eaab5589577201c9">_UART_CTRL_CLKPHA_SAMPLELEADING</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1623bdb1296bb050eaab5589577201c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1072537478a3733d3b37a985231bd0f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1072537478a3733d3b37a985231bd0f3">_UART_CTRL_CLKPHA_SAMPLETRAILING</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga1072537478a3733d3b37a985231bd0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0ab43b976fbf3b2e44a0c615b1348f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8d0ab43b976fbf3b2e44a0c615b1348f">UART_CTRL_CLKPHA_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga39a0312757d56e322a3533ec73f28a04">_UART_CTRL_CLKPHA_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga8d0ab43b976fbf3b2e44a0c615b1348f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf674064bf6b9f57ccb11d26febc2defe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf674064bf6b9f57ccb11d26febc2defe">UART_CTRL_CLKPHA_SAMPLELEADING</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1623bdb1296bb050eaab5589577201c9">_UART_CTRL_CLKPHA_SAMPLELEADING</a> &lt;&lt; 9)</td></tr>
<tr class="separator:gaf674064bf6b9f57ccb11d26febc2defe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa374edca5578789f970916e500f184a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa374edca5578789f970916e500f184a5">UART_CTRL_CLKPHA_SAMPLETRAILING</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1072537478a3733d3b37a985231bd0f3">_UART_CTRL_CLKPHA_SAMPLETRAILING</a> &lt;&lt; 9)</td></tr>
<tr class="separator:gaa374edca5578789f970916e500f184a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71578d93c169bed185f26a5ee4904d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga71578d93c169bed185f26a5ee4904d80">UART_CTRL_MSBF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga71578d93c169bed185f26a5ee4904d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a9c07d02a1b348aaba952ffaae7ab21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8a9c07d02a1b348aaba952ffaae7ab21">_UART_CTRL_MSBF_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga8a9c07d02a1b348aaba952ffaae7ab21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab390209baa7a5e88a7d71bfcae6c5115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab390209baa7a5e88a7d71bfcae6c5115">_UART_CTRL_MSBF_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:gab390209baa7a5e88a7d71bfcae6c5115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab64510416d1d75031edbebb4dc2d8261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab64510416d1d75031edbebb4dc2d8261">_UART_CTRL_MSBF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab64510416d1d75031edbebb4dc2d8261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a34810b303f22c58917f822789495f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga85a34810b303f22c58917f822789495f">UART_CTRL_MSBF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab64510416d1d75031edbebb4dc2d8261">_UART_CTRL_MSBF_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga85a34810b303f22c58917f822789495f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6633e67750e693194a02980a2fbb7aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6633e67750e693194a02980a2fbb7aaa">UART_CTRL_CSMA</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga6633e67750e693194a02980a2fbb7aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9308f66b060b33c9a3c93706d3642dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9308f66b060b33c9a3c93706d3642dfe">_UART_CTRL_CSMA_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga9308f66b060b33c9a3c93706d3642dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e3b8dcbf846217d2c1ec66e10a154a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga94e3b8dcbf846217d2c1ec66e10a154a">_UART_CTRL_CSMA_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga94e3b8dcbf846217d2c1ec66e10a154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b52e18ca968db60b42df28e2d550cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7b52e18ca968db60b42df28e2d550cbb">_UART_CTRL_CSMA_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7b52e18ca968db60b42df28e2d550cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c3ab9a558eeb609a3b952102dd772a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6c3ab9a558eeb609a3b952102dd772a8">_UART_CTRL_CSMA_NOACTION</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6c3ab9a558eeb609a3b952102dd772a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3895a386a472d26cbb65c3a7fff00565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3895a386a472d26cbb65c3a7fff00565">_UART_CTRL_CSMA_GOTOSLAVEMODE</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga3895a386a472d26cbb65c3a7fff00565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf504eb509d04c90d0351dbb4b71e9888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf504eb509d04c90d0351dbb4b71e9888">UART_CTRL_CSMA_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7b52e18ca968db60b42df28e2d550cbb">_UART_CTRL_CSMA_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:gaf504eb509d04c90d0351dbb4b71e9888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6c6f378cdfb04fb6116f33023efc54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5a6c6f378cdfb04fb6116f33023efc54">UART_CTRL_CSMA_NOACTION</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6c3ab9a558eeb609a3b952102dd772a8">_UART_CTRL_CSMA_NOACTION</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga5a6c6f378cdfb04fb6116f33023efc54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ef13c4303d36c72a9206e7f22f161b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga65ef13c4303d36c72a9206e7f22f161b">UART_CTRL_CSMA_GOTOSLAVEMODE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3895a386a472d26cbb65c3a7fff00565">_UART_CTRL_CSMA_GOTOSLAVEMODE</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga65ef13c4303d36c72a9206e7f22f161b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16ce95ab5a582f0f92789e24747b15f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab16ce95ab5a582f0f92789e24747b15f">UART_CTRL_TXBIL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td></tr>
<tr class="separator:gab16ce95ab5a582f0f92789e24747b15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2197cffac8bd3908f42bdf5cdff43c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2197cffac8bd3908f42bdf5cdff43c30">_UART_CTRL_TXBIL_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga2197cffac8bd3908f42bdf5cdff43c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d7e7ff7efdb894b66d3a27d442deb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa3d7e7ff7efdb894b66d3a27d442deb9">_UART_CTRL_TXBIL_MASK</a>&#160;&#160;&#160;0x1000UL</td></tr>
<tr class="separator:gaa3d7e7ff7efdb894b66d3a27d442deb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915f538ca2c5b606107eb0dde46c57a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga915f538ca2c5b606107eb0dde46c57a4">_UART_CTRL_TXBIL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga915f538ca2c5b606107eb0dde46c57a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9acd7b3646fbc09a7eb66bdef09f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6f9acd7b3646fbc09a7eb66bdef09f22">_UART_CTRL_TXBIL_EMPTY</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6f9acd7b3646fbc09a7eb66bdef09f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9561f83b63a80eb1ee46f07af3ca5577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9561f83b63a80eb1ee46f07af3ca5577">_UART_CTRL_TXBIL_HALFFULL</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga9561f83b63a80eb1ee46f07af3ca5577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab423b5c92ed66f9ad4067ea6466a25fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab423b5c92ed66f9ad4067ea6466a25fa">UART_CTRL_TXBIL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga915f538ca2c5b606107eb0dde46c57a4">_UART_CTRL_TXBIL_DEFAULT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gab423b5c92ed66f9ad4067ea6466a25fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac35a135ffb6734339aa09c0ea892153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaac35a135ffb6734339aa09c0ea892153">UART_CTRL_TXBIL_EMPTY</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6f9acd7b3646fbc09a7eb66bdef09f22">_UART_CTRL_TXBIL_EMPTY</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gaac35a135ffb6734339aa09c0ea892153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6914e1bf10ce7339df92e463fdc8c299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6914e1bf10ce7339df92e463fdc8c299">UART_CTRL_TXBIL_HALFFULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9561f83b63a80eb1ee46f07af3ca5577">_UART_CTRL_TXBIL_HALFFULL</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga6914e1bf10ce7339df92e463fdc8c299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefac5f1dc6fcaa993611d04b731fa5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaefac5f1dc6fcaa993611d04b731fa5e5">UART_CTRL_RXINV</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 13)</td></tr>
<tr class="separator:gaefac5f1dc6fcaa993611d04b731fa5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e333d6a4f804ae14ed442798700c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga61e333d6a4f804ae14ed442798700c9b">_UART_CTRL_RXINV_SHIFT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga61e333d6a4f804ae14ed442798700c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910939a67de59c096bf7530d722178e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga910939a67de59c096bf7530d722178e4">_UART_CTRL_RXINV_MASK</a>&#160;&#160;&#160;0x2000UL</td></tr>
<tr class="separator:ga910939a67de59c096bf7530d722178e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5d56007016f618928ab9d945a276861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac5d56007016f618928ab9d945a276861">_UART_CTRL_RXINV_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac5d56007016f618928ab9d945a276861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13342602ec07472c4ac53383affaa9ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga13342602ec07472c4ac53383affaa9ea">UART_CTRL_RXINV_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac5d56007016f618928ab9d945a276861">_UART_CTRL_RXINV_DEFAULT</a> &lt;&lt; 13)</td></tr>
<tr class="separator:ga13342602ec07472c4ac53383affaa9ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7a597cd6f25c7f3312da838f5ee2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4e7a597cd6f25c7f3312da838f5ee2ee">UART_CTRL_TXINV</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td></tr>
<tr class="separator:ga4e7a597cd6f25c7f3312da838f5ee2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942d4aee22783b8e37ee9018641f4127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga942d4aee22783b8e37ee9018641f4127">_UART_CTRL_TXINV_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga942d4aee22783b8e37ee9018641f4127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2013cf9fa0a434880a6d2bb6c85c6716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2013cf9fa0a434880a6d2bb6c85c6716">_UART_CTRL_TXINV_MASK</a>&#160;&#160;&#160;0x4000UL</td></tr>
<tr class="separator:ga2013cf9fa0a434880a6d2bb6c85c6716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebfb459e3437ce28e743f22cbfd088ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaebfb459e3437ce28e743f22cbfd088ad">_UART_CTRL_TXINV_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaebfb459e3437ce28e743f22cbfd088ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32180ceae1b006c8e8565ce563b67977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga32180ceae1b006c8e8565ce563b67977">UART_CTRL_TXINV_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaebfb459e3437ce28e743f22cbfd088ad">_UART_CTRL_TXINV_DEFAULT</a> &lt;&lt; 14)</td></tr>
<tr class="separator:ga32180ceae1b006c8e8565ce563b67977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad653ad58c6523fc413b875effcb6c40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad653ad58c6523fc413b875effcb6c40c">UART_CTRL_CSINV</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td></tr>
<tr class="separator:gad653ad58c6523fc413b875effcb6c40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92b72d68d315d3cdad22b6eae0605fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab92b72d68d315d3cdad22b6eae0605fa">_UART_CTRL_CSINV_SHIFT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gab92b72d68d315d3cdad22b6eae0605fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8533f56c2ab4be8e0a3ea4ee2b39a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0c8533f56c2ab4be8e0a3ea4ee2b39a2">_UART_CTRL_CSINV_MASK</a>&#160;&#160;&#160;0x8000UL</td></tr>
<tr class="separator:ga0c8533f56c2ab4be8e0a3ea4ee2b39a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339322d98aa537b9451eebf701a3d888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga339322d98aa537b9451eebf701a3d888">_UART_CTRL_CSINV_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga339322d98aa537b9451eebf701a3d888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac81483d69db7b335f05e2f8b00a367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5ac81483d69db7b335f05e2f8b00a367">UART_CTRL_CSINV_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga339322d98aa537b9451eebf701a3d888">_UART_CTRL_CSINV_DEFAULT</a> &lt;&lt; 15)</td></tr>
<tr class="separator:ga5ac81483d69db7b335f05e2f8b00a367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d269b467dff33dbd7dac959fae974f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0d269b467dff33dbd7dac959fae974f7">UART_CTRL_AUTOCS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 16)</td></tr>
<tr class="separator:ga0d269b467dff33dbd7dac959fae974f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4a4d8cc036c09df01a49c973c7a177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2a4a4d8cc036c09df01a49c973c7a177">_UART_CTRL_AUTOCS_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga2a4a4d8cc036c09df01a49c973c7a177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5992daf94e6b682ee3c05c4b731592a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5992daf94e6b682ee3c05c4b731592a9">_UART_CTRL_AUTOCS_MASK</a>&#160;&#160;&#160;0x10000UL</td></tr>
<tr class="separator:ga5992daf94e6b682ee3c05c4b731592a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad95801ffeda4a64d53c4108c9f260053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad95801ffeda4a64d53c4108c9f260053">_UART_CTRL_AUTOCS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad95801ffeda4a64d53c4108c9f260053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8e813a3ac8adf36a4a4ed7541c23de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2a8e813a3ac8adf36a4a4ed7541c23de">UART_CTRL_AUTOCS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad95801ffeda4a64d53c4108c9f260053">_UART_CTRL_AUTOCS_DEFAULT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga2a8e813a3ac8adf36a4a4ed7541c23de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb169912b138e81976ce9cd7e7d4931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabcb169912b138e81976ce9cd7e7d4931">UART_CTRL_AUTOTRI</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 17)</td></tr>
<tr class="separator:gabcb169912b138e81976ce9cd7e7d4931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf7440f6878375883a68f4b0eed1f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaccf7440f6878375883a68f4b0eed1f29">_UART_CTRL_AUTOTRI_SHIFT</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gaccf7440f6878375883a68f4b0eed1f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20642a420955701f6de880d60edf6d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga20642a420955701f6de880d60edf6d24">_UART_CTRL_AUTOTRI_MASK</a>&#160;&#160;&#160;0x20000UL</td></tr>
<tr class="separator:ga20642a420955701f6de880d60edf6d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2b2e08e2230eecdc83c965d057fa94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2f2b2e08e2230eecdc83c965d057fa94">_UART_CTRL_AUTOTRI_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2f2b2e08e2230eecdc83c965d057fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f49748ffb95e9bcf532a0a7e6b5a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab1f49748ffb95e9bcf532a0a7e6b5a81">UART_CTRL_AUTOTRI_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2f2b2e08e2230eecdc83c965d057fa94">_UART_CTRL_AUTOTRI_DEFAULT</a> &lt;&lt; 17)</td></tr>
<tr class="separator:gab1f49748ffb95e9bcf532a0a7e6b5a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9cf1dc4b0b2dc8e074af8acde2e070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7a9cf1dc4b0b2dc8e074af8acde2e070">UART_CTRL_SCMODE</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 18)</td></tr>
<tr class="separator:ga7a9cf1dc4b0b2dc8e074af8acde2e070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53c016ad9fadeddbbbee32ba9d27a311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga53c016ad9fadeddbbbee32ba9d27a311">_UART_CTRL_SCMODE_SHIFT</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga53c016ad9fadeddbbbee32ba9d27a311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2e9a4545fefa9fd9edb3cb6ac1eb49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5b2e9a4545fefa9fd9edb3cb6ac1eb49">_UART_CTRL_SCMODE_MASK</a>&#160;&#160;&#160;0x40000UL</td></tr>
<tr class="separator:ga5b2e9a4545fefa9fd9edb3cb6ac1eb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ffaf84994a1d90e3e752756beb1a7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6ffaf84994a1d90e3e752756beb1a7bf">_UART_CTRL_SCMODE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6ffaf84994a1d90e3e752756beb1a7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7945344db75c98a6011d0ad198c13309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7945344db75c98a6011d0ad198c13309">UART_CTRL_SCMODE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6ffaf84994a1d90e3e752756beb1a7bf">_UART_CTRL_SCMODE_DEFAULT</a> &lt;&lt; 18)</td></tr>
<tr class="separator:ga7945344db75c98a6011d0ad198c13309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc349a9150996c205d593ca454a97669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacc349a9150996c205d593ca454a97669">UART_CTRL_SCRETRANS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 19)</td></tr>
<tr class="separator:gacc349a9150996c205d593ca454a97669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a7bb7cbb21e1260a2840268ec6f77b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad8a7bb7cbb21e1260a2840268ec6f77b">_UART_CTRL_SCRETRANS_SHIFT</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gad8a7bb7cbb21e1260a2840268ec6f77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4655a924689137cf4f0369f487a3ea7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4655a924689137cf4f0369f487a3ea7b">_UART_CTRL_SCRETRANS_MASK</a>&#160;&#160;&#160;0x80000UL</td></tr>
<tr class="separator:ga4655a924689137cf4f0369f487a3ea7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0fe49e7a9c0847b1ad129d429f35f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab0fe49e7a9c0847b1ad129d429f35f84">_UART_CTRL_SCRETRANS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab0fe49e7a9c0847b1ad129d429f35f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae523383503532e2c07cc59cc1f258d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae523383503532e2c07cc59cc1f258d34">UART_CTRL_SCRETRANS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab0fe49e7a9c0847b1ad129d429f35f84">_UART_CTRL_SCRETRANS_DEFAULT</a> &lt;&lt; 19)</td></tr>
<tr class="separator:gae523383503532e2c07cc59cc1f258d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9f7a6392b234c9aecea4e5688fe829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3c9f7a6392b234c9aecea4e5688fe829">UART_CTRL_SKIPPERRF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 20)</td></tr>
<tr class="separator:ga3c9f7a6392b234c9aecea4e5688fe829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab95e090befcee82a880a35ca683710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafab95e090befcee82a880a35ca683710">_UART_CTRL_SKIPPERRF_SHIFT</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gafab95e090befcee82a880a35ca683710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa744640f55bdc020e68d81f265c921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8aa744640f55bdc020e68d81f265c921">_UART_CTRL_SKIPPERRF_MASK</a>&#160;&#160;&#160;0x100000UL</td></tr>
<tr class="separator:ga8aa744640f55bdc020e68d81f265c921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec215d5fe6dc238fe28009ec614e4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaec215d5fe6dc238fe28009ec614e4dc">_UART_CTRL_SKIPPERRF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaaec215d5fe6dc238fe28009ec614e4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c04771dc1f9195f9b14f8a568be8097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7c04771dc1f9195f9b14f8a568be8097">UART_CTRL_SKIPPERRF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaec215d5fe6dc238fe28009ec614e4dc">_UART_CTRL_SKIPPERRF_DEFAULT</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga7c04771dc1f9195f9b14f8a568be8097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58373299fa3a7cbf184ba300f6d94a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga58373299fa3a7cbf184ba300f6d94a5e">UART_CTRL_BIT8DV</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 21)</td></tr>
<tr class="separator:ga58373299fa3a7cbf184ba300f6d94a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fab5e1671085822c00a807b68a7be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae2fab5e1671085822c00a807b68a7be8">_UART_CTRL_BIT8DV_SHIFT</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gae2fab5e1671085822c00a807b68a7be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7adc39b3ea40de01a93ef96a8dca3d8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7adc39b3ea40de01a93ef96a8dca3d8b">_UART_CTRL_BIT8DV_MASK</a>&#160;&#160;&#160;0x200000UL</td></tr>
<tr class="separator:ga7adc39b3ea40de01a93ef96a8dca3d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ccf0b14ad4a5d112b14cddc362be7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa9ccf0b14ad4a5d112b14cddc362be7e">_UART_CTRL_BIT8DV_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa9ccf0b14ad4a5d112b14cddc362be7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89bf022c1a6644da392481416259479d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga89bf022c1a6644da392481416259479d">UART_CTRL_BIT8DV_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa9ccf0b14ad4a5d112b14cddc362be7e">_UART_CTRL_BIT8DV_DEFAULT</a> &lt;&lt; 21)</td></tr>
<tr class="separator:ga89bf022c1a6644da392481416259479d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641caf6884c6c5b3a38e8d4da90c7d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga641caf6884c6c5b3a38e8d4da90c7d5a">UART_CTRL_ERRSDMA</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 22)</td></tr>
<tr class="separator:ga641caf6884c6c5b3a38e8d4da90c7d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6735079c9bb783c6ac83438fb3cba423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6735079c9bb783c6ac83438fb3cba423">_UART_CTRL_ERRSDMA_SHIFT</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga6735079c9bb783c6ac83438fb3cba423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80d354360c6fb266c289e83ee761aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad80d354360c6fb266c289e83ee761aa8">_UART_CTRL_ERRSDMA_MASK</a>&#160;&#160;&#160;0x400000UL</td></tr>
<tr class="separator:gad80d354360c6fb266c289e83ee761aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63707a2619c5a01ae80e8b69b078629e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga63707a2619c5a01ae80e8b69b078629e">_UART_CTRL_ERRSDMA_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga63707a2619c5a01ae80e8b69b078629e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac147e0b28ad481c8d380d028be012db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaac147e0b28ad481c8d380d028be012db">UART_CTRL_ERRSDMA_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga63707a2619c5a01ae80e8b69b078629e">_UART_CTRL_ERRSDMA_DEFAULT</a> &lt;&lt; 22)</td></tr>
<tr class="separator:gaac147e0b28ad481c8d380d028be012db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa607b9f597d8a2a5c7d3d475e6969f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa607b9f597d8a2a5c7d3d475e6969f91">UART_CTRL_ERRSRX</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 23)</td></tr>
<tr class="separator:gaa607b9f597d8a2a5c7d3d475e6969f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91da89fc5c4ae93c600360b1fdbcf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae91da89fc5c4ae93c600360b1fdbcf86">_UART_CTRL_ERRSRX_SHIFT</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:gae91da89fc5c4ae93c600360b1fdbcf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a89a5d0e636e79915ec2a5af8db328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga97a89a5d0e636e79915ec2a5af8db328">_UART_CTRL_ERRSRX_MASK</a>&#160;&#160;&#160;0x800000UL</td></tr>
<tr class="separator:ga97a89a5d0e636e79915ec2a5af8db328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba1cb3eef09603a22a92e75eb5a22d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1ba1cb3eef09603a22a92e75eb5a22d9">_UART_CTRL_ERRSRX_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1ba1cb3eef09603a22a92e75eb5a22d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722aca9982ec6ce58a759e9ee0fbe534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga722aca9982ec6ce58a759e9ee0fbe534">UART_CTRL_ERRSRX_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1ba1cb3eef09603a22a92e75eb5a22d9">_UART_CTRL_ERRSRX_DEFAULT</a> &lt;&lt; 23)</td></tr>
<tr class="separator:ga722aca9982ec6ce58a759e9ee0fbe534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6732059050ef8dabdc401cd258d1a2ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6732059050ef8dabdc401cd258d1a2ea">UART_CTRL_ERRSTX</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 24)</td></tr>
<tr class="separator:ga6732059050ef8dabdc401cd258d1a2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0485b30367e1e0738371370d3788ae11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0485b30367e1e0738371370d3788ae11">_UART_CTRL_ERRSTX_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga0485b30367e1e0738371370d3788ae11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e8ab72c2f728dcc272462590c620c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga26e8ab72c2f728dcc272462590c620c5">_UART_CTRL_ERRSTX_MASK</a>&#160;&#160;&#160;0x1000000UL</td></tr>
<tr class="separator:ga26e8ab72c2f728dcc272462590c620c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc154a41d5f95a963aa7b12d0586665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadfc154a41d5f95a963aa7b12d0586665">_UART_CTRL_ERRSTX_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gadfc154a41d5f95a963aa7b12d0586665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4ce8df931e72442d012466e0d3ddde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2b4ce8df931e72442d012466e0d3ddde">UART_CTRL_ERRSTX_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadfc154a41d5f95a963aa7b12d0586665">_UART_CTRL_ERRSTX_DEFAULT</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga2b4ce8df931e72442d012466e0d3ddde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0de43eb2fd41ab34b5d85c985ff88241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0de43eb2fd41ab34b5d85c985ff88241">_UART_CTRL_TXDELAY_SHIFT</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga0de43eb2fd41ab34b5d85c985ff88241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff73fc48c2f70a8c5bc5f01623a330d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafff73fc48c2f70a8c5bc5f01623a330d">_UART_CTRL_TXDELAY_MASK</a>&#160;&#160;&#160;0xC000000UL</td></tr>
<tr class="separator:gafff73fc48c2f70a8c5bc5f01623a330d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc6fa98fa774da56b2b10138e29d252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5bc6fa98fa774da56b2b10138e29d252">_UART_CTRL_TXDELAY_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5bc6fa98fa774da56b2b10138e29d252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac9b5995f16fcbad4d9bf4550138048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9ac9b5995f16fcbad4d9bf4550138048">_UART_CTRL_TXDELAY_NONE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9ac9b5995f16fcbad4d9bf4550138048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503c59c6e668094c15a1ed1bae6873a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga503c59c6e668094c15a1ed1bae6873a0">_UART_CTRL_TXDELAY_SINGLE</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga503c59c6e668094c15a1ed1bae6873a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d37415bb61c5d56adc1dc03547c503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab0d37415bb61c5d56adc1dc03547c503">_UART_CTRL_TXDELAY_DOUBLE</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gab0d37415bb61c5d56adc1dc03547c503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga418e585dc6c5cda4d4544b46ccbad581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga418e585dc6c5cda4d4544b46ccbad581">_UART_CTRL_TXDELAY_TRIPLE</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga418e585dc6c5cda4d4544b46ccbad581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b67940676ad421defae613af72090c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac4b67940676ad421defae613af72090c">UART_CTRL_TXDELAY_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5bc6fa98fa774da56b2b10138e29d252">_UART_CTRL_TXDELAY_DEFAULT</a> &lt;&lt; 26)</td></tr>
<tr class="separator:gac4b67940676ad421defae613af72090c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac546de41c486d9f284f82c7ed655fc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac546de41c486d9f284f82c7ed655fc8d">UART_CTRL_TXDELAY_NONE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9ac9b5995f16fcbad4d9bf4550138048">_UART_CTRL_TXDELAY_NONE</a> &lt;&lt; 26)</td></tr>
<tr class="separator:gac546de41c486d9f284f82c7ed655fc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6befa391e3ed75cc3618c3982af7cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad6befa391e3ed75cc3618c3982af7cf3">UART_CTRL_TXDELAY_SINGLE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga503c59c6e668094c15a1ed1bae6873a0">_UART_CTRL_TXDELAY_SINGLE</a> &lt;&lt; 26)</td></tr>
<tr class="separator:gad6befa391e3ed75cc3618c3982af7cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9059ccfe1acdc4aa6a9d0a494f75942d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9059ccfe1acdc4aa6a9d0a494f75942d">UART_CTRL_TXDELAY_DOUBLE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab0d37415bb61c5d56adc1dc03547c503">_UART_CTRL_TXDELAY_DOUBLE</a> &lt;&lt; 26)</td></tr>
<tr class="separator:ga9059ccfe1acdc4aa6a9d0a494f75942d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abe73aec733924ae9b98cc7562153e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7abe73aec733924ae9b98cc7562153e3">UART_CTRL_TXDELAY_TRIPLE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga418e585dc6c5cda4d4544b46ccbad581">_UART_CTRL_TXDELAY_TRIPLE</a> &lt;&lt; 26)</td></tr>
<tr class="separator:ga7abe73aec733924ae9b98cc7562153e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b4d5e1553b95dfae3a07e1786c1826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga33b4d5e1553b95dfae3a07e1786c1826">UART_CTRL_BYTESWAP</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 28)</td></tr>
<tr class="separator:ga33b4d5e1553b95dfae3a07e1786c1826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad89bfa51b970ce2569787da8bfc316ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad89bfa51b970ce2569787da8bfc316ce">_UART_CTRL_BYTESWAP_SHIFT</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gad89bfa51b970ce2569787da8bfc316ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601a50bf609bfd84b19b9f37397cbe61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga601a50bf609bfd84b19b9f37397cbe61">_UART_CTRL_BYTESWAP_MASK</a>&#160;&#160;&#160;0x10000000UL</td></tr>
<tr class="separator:ga601a50bf609bfd84b19b9f37397cbe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b83e8172f95662ae585f7b2a615f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga25b83e8172f95662ae585f7b2a615f7f">_UART_CTRL_BYTESWAP_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga25b83e8172f95662ae585f7b2a615f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0baa86ba0336f831c9c20ceb739460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4e0baa86ba0336f831c9c20ceb739460">UART_CTRL_BYTESWAP_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga25b83e8172f95662ae585f7b2a615f7f">_UART_CTRL_BYTESWAP_DEFAULT</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga4e0baa86ba0336f831c9c20ceb739460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9301df33bfd12ace1f8e1ed3c7f477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaac9301df33bfd12ace1f8e1ed3c7f477">UART_CTRL_AUTOTX</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 29)</td></tr>
<tr class="separator:gaac9301df33bfd12ace1f8e1ed3c7f477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbc2339154674c26bf014627b30cadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9bbc2339154674c26bf014627b30cadf">_UART_CTRL_AUTOTX_SHIFT</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga9bbc2339154674c26bf014627b30cadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae568dd712e6a98d46facec845bcd4717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae568dd712e6a98d46facec845bcd4717">_UART_CTRL_AUTOTX_MASK</a>&#160;&#160;&#160;0x20000000UL</td></tr>
<tr class="separator:gae568dd712e6a98d46facec845bcd4717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80885e0386f51a0f9ee3456a2f481847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga80885e0386f51a0f9ee3456a2f481847">_UART_CTRL_AUTOTX_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga80885e0386f51a0f9ee3456a2f481847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251a219453df4e0cdef6968e736435a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga251a219453df4e0cdef6968e736435a0">UART_CTRL_AUTOTX_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga80885e0386f51a0f9ee3456a2f481847">_UART_CTRL_AUTOTX_DEFAULT</a> &lt;&lt; 29)</td></tr>
<tr class="separator:ga251a219453df4e0cdef6968e736435a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e1ccdc617bd7ff80c024bef98aa904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab1e1ccdc617bd7ff80c024bef98aa904">UART_CTRL_MVDIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 30)</td></tr>
<tr class="separator:gab1e1ccdc617bd7ff80c024bef98aa904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f7cb26555c49bba316fab55098c0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga84f7cb26555c49bba316fab55098c0b1">_UART_CTRL_MVDIS_SHIFT</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga84f7cb26555c49bba316fab55098c0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2cf7cefb2aeea9cf2f6e05b5d04b421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab2cf7cefb2aeea9cf2f6e05b5d04b421">_UART_CTRL_MVDIS_MASK</a>&#160;&#160;&#160;0x40000000UL</td></tr>
<tr class="separator:gab2cf7cefb2aeea9cf2f6e05b5d04b421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9f112c7023b35036e5e013be21a195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2f9f112c7023b35036e5e013be21a195">_UART_CTRL_MVDIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2f9f112c7023b35036e5e013be21a195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c778e4da139d3a833c8783b790fc87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab8c778e4da139d3a833c8783b790fc87">UART_CTRL_MVDIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2f9f112c7023b35036e5e013be21a195">_UART_CTRL_MVDIS_DEFAULT</a> &lt;&lt; 30)</td></tr>
<tr class="separator:gab8c778e4da139d3a833c8783b790fc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac484a539e31a62e7dcaedfa632e8d564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac484a539e31a62e7dcaedfa632e8d564">_UART_FRAME_RESETVALUE</a>&#160;&#160;&#160;0x00001005UL</td></tr>
<tr class="separator:gac484a539e31a62e7dcaedfa632e8d564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaaf90e149134610ef9d13eaf033cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaeaaaf90e149134610ef9d13eaf033cd1">_UART_FRAME_MASK</a>&#160;&#160;&#160;0x0000330FUL</td></tr>
<tr class="separator:gaeaaaf90e149134610ef9d13eaf033cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c67c73fbf3a5b513188d83d8a92e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga30c67c73fbf3a5b513188d83d8a92e0b">_UART_FRAME_DATABITS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga30c67c73fbf3a5b513188d83d8a92e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11dc8e247908fa346b4e9076c4c9a0bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga11dc8e247908fa346b4e9076c4c9a0bd">_UART_FRAME_DATABITS_MASK</a>&#160;&#160;&#160;0xFUL</td></tr>
<tr class="separator:ga11dc8e247908fa346b4e9076c4c9a0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfe8e5e5e7175a37bba5e0375a10f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8dfe8e5e5e7175a37bba5e0375a10f72">_UART_FRAME_DATABITS_FOUR</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga8dfe8e5e5e7175a37bba5e0375a10f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6a5d9a02823fbe377682331735dce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5e6a5d9a02823fbe377682331735dce0">_UART_FRAME_DATABITS_FIVE</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga5e6a5d9a02823fbe377682331735dce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga912a88d276da6dcaaf629eccb4cc343d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga912a88d276da6dcaaf629eccb4cc343d">_UART_FRAME_DATABITS_SIX</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga912a88d276da6dcaaf629eccb4cc343d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8403ad93d8fef593cdf66ae9ed438ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac8403ad93d8fef593cdf66ae9ed438ea">_UART_FRAME_DATABITS_SEVEN</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gac8403ad93d8fef593cdf66ae9ed438ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1364d02f952f4ea415d6ec328cec350d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1364d02f952f4ea415d6ec328cec350d">_UART_FRAME_DATABITS_DEFAULT</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga1364d02f952f4ea415d6ec328cec350d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a0d1f4ef6bdc71eb1264c1b94fbe65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga98a0d1f4ef6bdc71eb1264c1b94fbe65">_UART_FRAME_DATABITS_EIGHT</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga98a0d1f4ef6bdc71eb1264c1b94fbe65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304b234752c32596df08572a6fc5663b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga304b234752c32596df08572a6fc5663b">_UART_FRAME_DATABITS_NINE</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga304b234752c32596df08572a6fc5663b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a9010135123d4866e60a50b13071511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2a9010135123d4866e60a50b13071511">_UART_FRAME_DATABITS_TEN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga2a9010135123d4866e60a50b13071511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf557ee1b2316cdfdfc4446dfd546ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5bf557ee1b2316cdfdfc4446dfd546ed">_UART_FRAME_DATABITS_ELEVEN</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga5bf557ee1b2316cdfdfc4446dfd546ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dab8c32463df00296c2b3fec2cfa17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1dab8c32463df00296c2b3fec2cfa17c">_UART_FRAME_DATABITS_TWELVE</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga1dab8c32463df00296c2b3fec2cfa17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73902faf767c099460c58f29f46bdc93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga73902faf767c099460c58f29f46bdc93">_UART_FRAME_DATABITS_THIRTEEN</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:ga73902faf767c099460c58f29f46bdc93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87fdee66957a302263315bd66501d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf87fdee66957a302263315bd66501d68">_UART_FRAME_DATABITS_FOURTEEN</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:gaf87fdee66957a302263315bd66501d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06dfc29071acaff46bd54c6f5cb3d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf06dfc29071acaff46bd54c6f5cb3d49">_UART_FRAME_DATABITS_FIFTEEN</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:gaf06dfc29071acaff46bd54c6f5cb3d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8dee1b42976d023830d9237645a210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6e8dee1b42976d023830d9237645a210">_UART_FRAME_DATABITS_SIXTEEN</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:ga6e8dee1b42976d023830d9237645a210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae436617ecc72fc37490161aa5eb61d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae436617ecc72fc37490161aa5eb61d19">UART_FRAME_DATABITS_FOUR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8dfe8e5e5e7175a37bba5e0375a10f72">_UART_FRAME_DATABITS_FOUR</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gae436617ecc72fc37490161aa5eb61d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01782efda76c168f22013fe4b45339f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab01782efda76c168f22013fe4b45339f">UART_FRAME_DATABITS_FIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5e6a5d9a02823fbe377682331735dce0">_UART_FRAME_DATABITS_FIVE</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab01782efda76c168f22013fe4b45339f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8316b7f891d81a85e8d1cd3ee3fcf0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab8316b7f891d81a85e8d1cd3ee3fcf0a">UART_FRAME_DATABITS_SIX</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga912a88d276da6dcaaf629eccb4cc343d">_UART_FRAME_DATABITS_SIX</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab8316b7f891d81a85e8d1cd3ee3fcf0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ff24a12f999f5c1ff2d07540fa3be5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga81ff24a12f999f5c1ff2d07540fa3be5">UART_FRAME_DATABITS_SEVEN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac8403ad93d8fef593cdf66ae9ed438ea">_UART_FRAME_DATABITS_SEVEN</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga81ff24a12f999f5c1ff2d07540fa3be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d28d3095859011da535a6e27790ac67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1d28d3095859011da535a6e27790ac67">UART_FRAME_DATABITS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1364d02f952f4ea415d6ec328cec350d">_UART_FRAME_DATABITS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1d28d3095859011da535a6e27790ac67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2606f5c105ae7381de10884fc73772a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad2606f5c105ae7381de10884fc73772a">UART_FRAME_DATABITS_EIGHT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga98a0d1f4ef6bdc71eb1264c1b94fbe65">_UART_FRAME_DATABITS_EIGHT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad2606f5c105ae7381de10884fc73772a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0480bee57da5cba1c9dfeae4c1a14aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0480bee57da5cba1c9dfeae4c1a14aa6">UART_FRAME_DATABITS_NINE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga304b234752c32596df08572a6fc5663b">_UART_FRAME_DATABITS_NINE</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga0480bee57da5cba1c9dfeae4c1a14aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccfad0ea1386a862f5dd2ab0963471e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacccfad0ea1386a862f5dd2ab0963471e">UART_FRAME_DATABITS_TEN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2a9010135123d4866e60a50b13071511">_UART_FRAME_DATABITS_TEN</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gacccfad0ea1386a862f5dd2ab0963471e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6545c03629bfe4d4808bb4d71b41a092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6545c03629bfe4d4808bb4d71b41a092">UART_FRAME_DATABITS_ELEVEN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5bf557ee1b2316cdfdfc4446dfd546ed">_UART_FRAME_DATABITS_ELEVEN</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga6545c03629bfe4d4808bb4d71b41a092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de1ebca9c1f6577dc357421239c6b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5de1ebca9c1f6577dc357421239c6b12">UART_FRAME_DATABITS_TWELVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1dab8c32463df00296c2b3fec2cfa17c">_UART_FRAME_DATABITS_TWELVE</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5de1ebca9c1f6577dc357421239c6b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aeabcb3a1ce8d9e8f1c206c0588271f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1aeabcb3a1ce8d9e8f1c206c0588271f">UART_FRAME_DATABITS_THIRTEEN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga73902faf767c099460c58f29f46bdc93">_UART_FRAME_DATABITS_THIRTEEN</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1aeabcb3a1ce8d9e8f1c206c0588271f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee410cd6029860081149facaca6cb78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8ee410cd6029860081149facaca6cb78">UART_FRAME_DATABITS_FOURTEEN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf87fdee66957a302263315bd66501d68">_UART_FRAME_DATABITS_FOURTEEN</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga8ee410cd6029860081149facaca6cb78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa37066792f00159be62be5d70c230c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaa37066792f00159be62be5d70c230c9">UART_FRAME_DATABITS_FIFTEEN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf06dfc29071acaff46bd54c6f5cb3d49">_UART_FRAME_DATABITS_FIFTEEN</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaaa37066792f00159be62be5d70c230c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4400290e0f43a7d6cafb4753e6dd1145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4400290e0f43a7d6cafb4753e6dd1145">UART_FRAME_DATABITS_SIXTEEN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6e8dee1b42976d023830d9237645a210">_UART_FRAME_DATABITS_SIXTEEN</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga4400290e0f43a7d6cafb4753e6dd1145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7866dc73649bb27fb9f697228f2abbf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7866dc73649bb27fb9f697228f2abbf4">_UART_FRAME_PARITY_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga7866dc73649bb27fb9f697228f2abbf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e288e1cd05b000cc8bdd774d8c78df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae1e288e1cd05b000cc8bdd774d8c78df">_UART_FRAME_PARITY_MASK</a>&#160;&#160;&#160;0x300UL</td></tr>
<tr class="separator:gae1e288e1cd05b000cc8bdd774d8c78df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab7b43cc49be8dbb378e566b289a152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3ab7b43cc49be8dbb378e566b289a152">_UART_FRAME_PARITY_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3ab7b43cc49be8dbb378e566b289a152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684925f7ff8a0e7b9f50046fff7551fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga684925f7ff8a0e7b9f50046fff7551fa">_UART_FRAME_PARITY_NONE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga684925f7ff8a0e7b9f50046fff7551fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb5d9f0e630a66f920e1a7606be1567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8fb5d9f0e630a66f920e1a7606be1567">_UART_FRAME_PARITY_EVEN</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga8fb5d9f0e630a66f920e1a7606be1567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38571f92dd163ed184616450dd4cd27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga38571f92dd163ed184616450dd4cd27b">_UART_FRAME_PARITY_ODD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga38571f92dd163ed184616450dd4cd27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afe9ca4d8a88ededcd23316b0d21acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6afe9ca4d8a88ededcd23316b0d21acc">UART_FRAME_PARITY_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3ab7b43cc49be8dbb378e566b289a152">_UART_FRAME_PARITY_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga6afe9ca4d8a88ededcd23316b0d21acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac063e5d3803e390017514e680f2a5b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac063e5d3803e390017514e680f2a5b71">UART_FRAME_PARITY_NONE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga684925f7ff8a0e7b9f50046fff7551fa">_UART_FRAME_PARITY_NONE</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gac063e5d3803e390017514e680f2a5b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99c6cc54d8c00afaa13ce03c152abce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga99c6cc54d8c00afaa13ce03c152abce8">UART_FRAME_PARITY_EVEN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8fb5d9f0e630a66f920e1a7606be1567">_UART_FRAME_PARITY_EVEN</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga99c6cc54d8c00afaa13ce03c152abce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d39475c3f3b68aad2639882ca342611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5d39475c3f3b68aad2639882ca342611">UART_FRAME_PARITY_ODD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga38571f92dd163ed184616450dd4cd27b">_UART_FRAME_PARITY_ODD</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga5d39475c3f3b68aad2639882ca342611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb4ce5f79bf078e8d7ca1cbfa65c88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2bb4ce5f79bf078e8d7ca1cbfa65c88d">_UART_FRAME_STOPBITS_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga2bb4ce5f79bf078e8d7ca1cbfa65c88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ebebf2b11bbb048bb9a5417320e717d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3ebebf2b11bbb048bb9a5417320e717d">_UART_FRAME_STOPBITS_MASK</a>&#160;&#160;&#160;0x3000UL</td></tr>
<tr class="separator:ga3ebebf2b11bbb048bb9a5417320e717d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325d2754970042d912b426288d774bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga325d2754970042d912b426288d774bd1">_UART_FRAME_STOPBITS_HALF</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga325d2754970042d912b426288d774bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887cb4ada3a838ce4821820ef0336fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga887cb4ada3a838ce4821820ef0336fbe">_UART_FRAME_STOPBITS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga887cb4ada3a838ce4821820ef0336fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0de2bed1625b36dcd1ec7653b77d5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac0de2bed1625b36dcd1ec7653b77d5ef">_UART_FRAME_STOPBITS_ONE</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gac0de2bed1625b36dcd1ec7653b77d5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea3712bca9b17ddd9e9f103c66104b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaeea3712bca9b17ddd9e9f103c66104b1">_UART_FRAME_STOPBITS_ONEANDAHALF</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gaeea3712bca9b17ddd9e9f103c66104b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c8657ac1db3b4f6a2189e4e5bea24c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9c8657ac1db3b4f6a2189e4e5bea24c3">_UART_FRAME_STOPBITS_TWO</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga9c8657ac1db3b4f6a2189e4e5bea24c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc080b214400b28d38a9a2b842d0aa98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabc080b214400b28d38a9a2b842d0aa98">UART_FRAME_STOPBITS_HALF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga325d2754970042d912b426288d774bd1">_UART_FRAME_STOPBITS_HALF</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gabc080b214400b28d38a9a2b842d0aa98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3606f800cc0ea734538b18c52b217c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3606f800cc0ea734538b18c52b217c8d">UART_FRAME_STOPBITS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga887cb4ada3a838ce4821820ef0336fbe">_UART_FRAME_STOPBITS_DEFAULT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga3606f800cc0ea734538b18c52b217c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f49c8b2c858b6e2563c760931a5fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga06f49c8b2c858b6e2563c760931a5fb1">UART_FRAME_STOPBITS_ONE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac0de2bed1625b36dcd1ec7653b77d5ef">_UART_FRAME_STOPBITS_ONE</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga06f49c8b2c858b6e2563c760931a5fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8547e8dd8e89cd303da1b7c72a9f50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab8547e8dd8e89cd303da1b7c72a9f50e">UART_FRAME_STOPBITS_ONEANDAHALF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaeea3712bca9b17ddd9e9f103c66104b1">_UART_FRAME_STOPBITS_ONEANDAHALF</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gab8547e8dd8e89cd303da1b7c72a9f50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa317f1d962c775bb7f9b633cc849704f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa317f1d962c775bb7f9b633cc849704f">UART_FRAME_STOPBITS_TWO</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9c8657ac1db3b4f6a2189e4e5bea24c3">_UART_FRAME_STOPBITS_TWO</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gaa317f1d962c775bb7f9b633cc849704f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5144f4c41427c05d9f9f382f4f6660cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5144f4c41427c05d9f9f382f4f6660cb">_UART_TRIGCTRL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5144f4c41427c05d9f9f382f4f6660cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee24924fb704638587ff391266320bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaee24924fb704638587ff391266320bde">_UART_TRIGCTRL_MASK</a>&#160;&#160;&#160;0x00000077UL</td></tr>
<tr class="separator:gaee24924fb704638587ff391266320bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a641ed94cd631eebd73aac4e74f877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga05a641ed94cd631eebd73aac4e74f877">_UART_TRIGCTRL_TSEL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga05a641ed94cd631eebd73aac4e74f877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e925efbbc10926f332a75f2a992cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga06e925efbbc10926f332a75f2a992cef">_UART_TRIGCTRL_TSEL_MASK</a>&#160;&#160;&#160;0x7UL</td></tr>
<tr class="separator:ga06e925efbbc10926f332a75f2a992cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfcf4ed67a35bad57b694fb1c4f07ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacfcf4ed67a35bad57b694fb1c4f07ef2">_UART_TRIGCTRL_TSEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gacfcf4ed67a35bad57b694fb1c4f07ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e36596b08006f6b6e5ed1700b9112b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga10e36596b08006f6b6e5ed1700b9112b">_UART_TRIGCTRL_TSEL_PRSCH0</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga10e36596b08006f6b6e5ed1700b9112b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363327aaf8f634445fec993dbb251fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga363327aaf8f634445fec993dbb251fcd">_UART_TRIGCTRL_TSEL_PRSCH1</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga363327aaf8f634445fec993dbb251fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca40a08dc17f5d028704d4ed14dac1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8ca40a08dc17f5d028704d4ed14dac1c">_UART_TRIGCTRL_TSEL_PRSCH2</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga8ca40a08dc17f5d028704d4ed14dac1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd93464c23659ff3dce0b748289de7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadd93464c23659ff3dce0b748289de7be">_UART_TRIGCTRL_TSEL_PRSCH3</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gadd93464c23659ff3dce0b748289de7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5bd26dd614bff515bd536ff16ab972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1a5bd26dd614bff515bd536ff16ab972">_UART_TRIGCTRL_TSEL_PRSCH4</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga1a5bd26dd614bff515bd536ff16ab972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac1cf4c5c44b3e556b641bcbbd01de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5ac1cf4c5c44b3e556b641bcbbd01de6">_UART_TRIGCTRL_TSEL_PRSCH5</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga5ac1cf4c5c44b3e556b641bcbbd01de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6db89177d11d25191db92f439e002fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab6db89177d11d25191db92f439e002fb">_UART_TRIGCTRL_TSEL_PRSCH6</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:gab6db89177d11d25191db92f439e002fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada050b80cf42de2a5b119823f83b4855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gada050b80cf42de2a5b119823f83b4855">_UART_TRIGCTRL_TSEL_PRSCH7</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:gada050b80cf42de2a5b119823f83b4855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84df764f002db4f4d5bcb5a56698a1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga84df764f002db4f4d5bcb5a56698a1d7">UART_TRIGCTRL_TSEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacfcf4ed67a35bad57b694fb1c4f07ef2">_UART_TRIGCTRL_TSEL_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga84df764f002db4f4d5bcb5a56698a1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53998fefadd720abf0d07fdf706fcb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga53998fefadd720abf0d07fdf706fcb28">UART_TRIGCTRL_TSEL_PRSCH0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga10e36596b08006f6b6e5ed1700b9112b">_UART_TRIGCTRL_TSEL_PRSCH0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga53998fefadd720abf0d07fdf706fcb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788958c5025c21e616d802aa66be09fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga788958c5025c21e616d802aa66be09fb">UART_TRIGCTRL_TSEL_PRSCH1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga363327aaf8f634445fec993dbb251fcd">_UART_TRIGCTRL_TSEL_PRSCH1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga788958c5025c21e616d802aa66be09fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16dcb59c62a8d5cdf6d6d16822054c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa16dcb59c62a8d5cdf6d6d16822054c1">UART_TRIGCTRL_TSEL_PRSCH2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8ca40a08dc17f5d028704d4ed14dac1c">_UART_TRIGCTRL_TSEL_PRSCH2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaa16dcb59c62a8d5cdf6d6d16822054c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6167f5847f851fc80f086f5c093ecce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad6167f5847f851fc80f086f5c093ecce">UART_TRIGCTRL_TSEL_PRSCH3</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadd93464c23659ff3dce0b748289de7be">_UART_TRIGCTRL_TSEL_PRSCH3</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad6167f5847f851fc80f086f5c093ecce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758d1e747cd79a85dc5f4aabdc7d878e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga758d1e747cd79a85dc5f4aabdc7d878e">UART_TRIGCTRL_TSEL_PRSCH4</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1a5bd26dd614bff515bd536ff16ab972">_UART_TRIGCTRL_TSEL_PRSCH4</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga758d1e747cd79a85dc5f4aabdc7d878e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ac3a7aecbf2c1a55bedefce26915d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga81ac3a7aecbf2c1a55bedefce26915d3">UART_TRIGCTRL_TSEL_PRSCH5</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5ac1cf4c5c44b3e556b641bcbbd01de6">_UART_TRIGCTRL_TSEL_PRSCH5</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga81ac3a7aecbf2c1a55bedefce26915d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf088e686000a65944de7a2775f9ab3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf088e686000a65944de7a2775f9ab3be">UART_TRIGCTRL_TSEL_PRSCH6</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab6db89177d11d25191db92f439e002fb">_UART_TRIGCTRL_TSEL_PRSCH6</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaf088e686000a65944de7a2775f9ab3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3f8852af3a8d0b6405f2628ed23936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacf3f8852af3a8d0b6405f2628ed23936">UART_TRIGCTRL_TSEL_PRSCH7</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gada050b80cf42de2a5b119823f83b4855">_UART_TRIGCTRL_TSEL_PRSCH7</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gacf3f8852af3a8d0b6405f2628ed23936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a4dc6b03f50181fc4fa698d9666f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga38a4dc6b03f50181fc4fa698d9666f5a">UART_TRIGCTRL_RXTEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga38a4dc6b03f50181fc4fa698d9666f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecceefc3af0d66b9c3166d6c917f1093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaecceefc3af0d66b9c3166d6c917f1093">_UART_TRIGCTRL_RXTEN_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaecceefc3af0d66b9c3166d6c917f1093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5903ab7a24061d353eb4ed23637880d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5903ab7a24061d353eb4ed23637880d0">_UART_TRIGCTRL_RXTEN_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga5903ab7a24061d353eb4ed23637880d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846a16276d10fdc9c1be6a62774a3d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga846a16276d10fdc9c1be6a62774a3d45">_UART_TRIGCTRL_RXTEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga846a16276d10fdc9c1be6a62774a3d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb640bdff72f62d1fffe1aa9e26c111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabbb640bdff72f62d1fffe1aa9e26c111">UART_TRIGCTRL_RXTEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga846a16276d10fdc9c1be6a62774a3d45">_UART_TRIGCTRL_RXTEN_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gabbb640bdff72f62d1fffe1aa9e26c111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1edd23d1e0b489c3b270cfe2ca1ecb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae1edd23d1e0b489c3b270cfe2ca1ecb3">UART_TRIGCTRL_TXTEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gae1edd23d1e0b489c3b270cfe2ca1ecb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0342ec51926f2bfbd04e8b078feddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5b0342ec51926f2bfbd04e8b078feddc">_UART_TRIGCTRL_TXTEN_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga5b0342ec51926f2bfbd04e8b078feddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2dac1bee3b0b5c53962c0da94558078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf2dac1bee3b0b5c53962c0da94558078">_UART_TRIGCTRL_TXTEN_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gaf2dac1bee3b0b5c53962c0da94558078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20e6a95dfe804f526f0dad8e2040540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae20e6a95dfe804f526f0dad8e2040540">_UART_TRIGCTRL_TXTEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae20e6a95dfe804f526f0dad8e2040540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f94fc25ca6105c00ad06f48df69b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga11f94fc25ca6105c00ad06f48df69b94">UART_TRIGCTRL_TXTEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae20e6a95dfe804f526f0dad8e2040540">_UART_TRIGCTRL_TXTEN_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga11f94fc25ca6105c00ad06f48df69b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb2b3c62d1b4516f2605e20d11cb408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacdb2b3c62d1b4516f2605e20d11cb408">UART_TRIGCTRL_AUTOTXTEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:gacdb2b3c62d1b4516f2605e20d11cb408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8454ca0b26e0b394f68d2a9b059dc363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8454ca0b26e0b394f68d2a9b059dc363">_UART_TRIGCTRL_AUTOTXTEN_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8454ca0b26e0b394f68d2a9b059dc363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde519f56b0ad151a283b453d4ef1226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabde519f56b0ad151a283b453d4ef1226">_UART_TRIGCTRL_AUTOTXTEN_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gabde519f56b0ad151a283b453d4ef1226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1452d88308f80d2d50f8d5b4f141bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf1452d88308f80d2d50f8d5b4f141bfc">_UART_TRIGCTRL_AUTOTXTEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf1452d88308f80d2d50f8d5b4f141bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506412057909c11c17abd9a5c02b3952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga506412057909c11c17abd9a5c02b3952">UART_TRIGCTRL_AUTOTXTEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf1452d88308f80d2d50f8d5b4f141bfc">_UART_TRIGCTRL_AUTOTXTEN_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga506412057909c11c17abd9a5c02b3952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad248ea65cf98dd48fc1ce595092c21fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad248ea65cf98dd48fc1ce595092c21fe">_UART_CMD_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad248ea65cf98dd48fc1ce595092c21fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5fd1de480ec399f1bedfa26514feee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4f5fd1de480ec399f1bedfa26514feee">_UART_CMD_MASK</a>&#160;&#160;&#160;0x00000FFFUL</td></tr>
<tr class="separator:ga4f5fd1de480ec399f1bedfa26514feee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1809aec703698ecb2e37192040368110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1809aec703698ecb2e37192040368110">UART_CMD_RXEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga1809aec703698ecb2e37192040368110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406d34d5e5a0d79e38fce0c8a63246c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga406d34d5e5a0d79e38fce0c8a63246c3">_UART_CMD_RXEN_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga406d34d5e5a0d79e38fce0c8a63246c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1e3b3af274d7c39c5f2292ec9841ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5b1e3b3af274d7c39c5f2292ec9841ad">_UART_CMD_RXEN_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga5b1e3b3af274d7c39c5f2292ec9841ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9747b8997937fe7f574906172cb3e160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9747b8997937fe7f574906172cb3e160">_UART_CMD_RXEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9747b8997937fe7f574906172cb3e160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e0baaefc326d0e652d602d48f87f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga62e0baaefc326d0e652d602d48f87f9c">UART_CMD_RXEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9747b8997937fe7f574906172cb3e160">_UART_CMD_RXEN_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga62e0baaefc326d0e652d602d48f87f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34ceb9b51c98190a38776eeaaf53533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf34ceb9b51c98190a38776eeaaf53533">UART_CMD_RXDIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gaf34ceb9b51c98190a38776eeaaf53533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga010739b91ea824cbc01a1bff806dce7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga010739b91ea824cbc01a1bff806dce7f">_UART_CMD_RXDIS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga010739b91ea824cbc01a1bff806dce7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636032543de7a0acb0376eb6cbe84897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga636032543de7a0acb0376eb6cbe84897">_UART_CMD_RXDIS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga636032543de7a0acb0376eb6cbe84897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32d66f31d3e8990bc22a0e5193174fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab32d66f31d3e8990bc22a0e5193174fa">_UART_CMD_RXDIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab32d66f31d3e8990bc22a0e5193174fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559b152b94d9128f6113066bc10c1861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga559b152b94d9128f6113066bc10c1861">UART_CMD_RXDIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab32d66f31d3e8990bc22a0e5193174fa">_UART_CMD_RXDIS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga559b152b94d9128f6113066bc10c1861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa54833a033525ddcefcb7989f481b0f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa54833a033525ddcefcb7989f481b0f7">UART_CMD_TXEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gaa54833a033525ddcefcb7989f481b0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf1cfbac64fbef930ae7b5584ee5887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8bf1cfbac64fbef930ae7b5584ee5887">_UART_CMD_TXEN_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga8bf1cfbac64fbef930ae7b5584ee5887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd59f6155c757378fffb30ef9fc28e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadd59f6155c757378fffb30ef9fc28e64">_UART_CMD_TXEN_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:gadd59f6155c757378fffb30ef9fc28e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50032c412ce9b410682624b1174f34c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa50032c412ce9b410682624b1174f34c">_UART_CMD_TXEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa50032c412ce9b410682624b1174f34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ec3f06bb2703ee4b2d8c45e71fa17e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad1ec3f06bb2703ee4b2d8c45e71fa17e">UART_CMD_TXEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa50032c412ce9b410682624b1174f34c">_UART_CMD_TXEN_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gad1ec3f06bb2703ee4b2d8c45e71fa17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69dbc962e73dd3eb7005b9884ef6c14f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga69dbc962e73dd3eb7005b9884ef6c14f">UART_CMD_TXDIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga69dbc962e73dd3eb7005b9884ef6c14f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9962f8954a13db108af98aa176de6305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9962f8954a13db108af98aa176de6305">_UART_CMD_TXDIS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9962f8954a13db108af98aa176de6305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a3a79a9f007fab2015b8c89d3fe081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae0a3a79a9f007fab2015b8c89d3fe081">_UART_CMD_TXDIS_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gae0a3a79a9f007fab2015b8c89d3fe081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c4836ac6b24fa084ad33b576572817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab3c4836ac6b24fa084ad33b576572817">_UART_CMD_TXDIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab3c4836ac6b24fa084ad33b576572817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade535166df5906b7b2b5a0477e12dffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gade535166df5906b7b2b5a0477e12dffa">UART_CMD_TXDIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab3c4836ac6b24fa084ad33b576572817">_UART_CMD_TXDIS_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:gade535166df5906b7b2b5a0477e12dffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e7b48c8bba14d98848e55ff7cbee10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga61e7b48c8bba14d98848e55ff7cbee10">UART_CMD_MASTEREN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga61e7b48c8bba14d98848e55ff7cbee10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebf0d12bd80edc9b17bc41d104bffc3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaebf0d12bd80edc9b17bc41d104bffc3c">_UART_CMD_MASTEREN_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaebf0d12bd80edc9b17bc41d104bffc3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b4407900d30e01fec709bea436bdbfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4b4407900d30e01fec709bea436bdbfc">_UART_CMD_MASTEREN_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga4b4407900d30e01fec709bea436bdbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bd9cccc313f623fbef180ffec2f30c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga85bd9cccc313f623fbef180ffec2f30c">_UART_CMD_MASTEREN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga85bd9cccc313f623fbef180ffec2f30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f478ef98e4e0ffab393b488da73c67a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5f478ef98e4e0ffab393b488da73c67a">UART_CMD_MASTEREN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga85bd9cccc313f623fbef180ffec2f30c">_UART_CMD_MASTEREN_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga5f478ef98e4e0ffab393b488da73c67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16ff954523864ed66965657f65d9ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac16ff954523864ed66965657f65d9ccb">UART_CMD_MASTERDIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gac16ff954523864ed66965657f65d9ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9bea8f30a95cead5a8627af1343bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaac9bea8f30a95cead5a8627af1343bdb">_UART_CMD_MASTERDIS_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaac9bea8f30a95cead5a8627af1343bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728924d6aaa4cf9867b25a18886e4a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga728924d6aaa4cf9867b25a18886e4a4d">_UART_CMD_MASTERDIS_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga728924d6aaa4cf9867b25a18886e4a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8faf227294e3a0ce1f500bdb6a159d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8faf227294e3a0ce1f500bdb6a159d29">_UART_CMD_MASTERDIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8faf227294e3a0ce1f500bdb6a159d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4f8fe4dc393f883e6564288a12ba95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7a4f8fe4dc393f883e6564288a12ba95">UART_CMD_MASTERDIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8faf227294e3a0ce1f500bdb6a159d29">_UART_CMD_MASTERDIS_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga7a4f8fe4dc393f883e6564288a12ba95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dee41407001a37461d3cf33cdb25a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9dee41407001a37461d3cf33cdb25a2b">UART_CMD_RXBLOCKEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga9dee41407001a37461d3cf33cdb25a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7e0432bda8cc5d0bc234a86d3a46b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3b7e0432bda8cc5d0bc234a86d3a46b3">_UART_CMD_RXBLOCKEN_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga3b7e0432bda8cc5d0bc234a86d3a46b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0668c6eb46c81544daccff7f3db28049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0668c6eb46c81544daccff7f3db28049">_UART_CMD_RXBLOCKEN_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:ga0668c6eb46c81544daccff7f3db28049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05dcc39aa4ea6da7c6a0cbabe24b9325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga05dcc39aa4ea6da7c6a0cbabe24b9325">_UART_CMD_RXBLOCKEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga05dcc39aa4ea6da7c6a0cbabe24b9325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7578b802928ac10633d5989de1b2802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac7578b802928ac10633d5989de1b2802">UART_CMD_RXBLOCKEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga05dcc39aa4ea6da7c6a0cbabe24b9325">_UART_CMD_RXBLOCKEN_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:gac7578b802928ac10633d5989de1b2802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga176df01b112c09eaacb8abb30be1c5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga176df01b112c09eaacb8abb30be1c5db">UART_CMD_RXBLOCKDIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:ga176df01b112c09eaacb8abb30be1c5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81282f3d332288677c709a03d6276ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga81282f3d332288677c709a03d6276ee5">_UART_CMD_RXBLOCKDIS_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga81282f3d332288677c709a03d6276ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19c278cfe4fc9e83862aa60d7e07016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac19c278cfe4fc9e83862aa60d7e07016">_UART_CMD_RXBLOCKDIS_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:gac19c278cfe4fc9e83862aa60d7e07016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d18e0a3a6f930dd96d452fec2a40fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5d18e0a3a6f930dd96d452fec2a40fae">_UART_CMD_RXBLOCKDIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5d18e0a3a6f930dd96d452fec2a40fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce7842b026932278aa890bbb4de45d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0ce7842b026932278aa890bbb4de45d1">UART_CMD_RXBLOCKDIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5d18e0a3a6f930dd96d452fec2a40fae">_UART_CMD_RXBLOCKDIS_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga0ce7842b026932278aa890bbb4de45d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac52981b811a78f9e1a826a1afc29197d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac52981b811a78f9e1a826a1afc29197d">UART_CMD_TXTRIEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:gac52981b811a78f9e1a826a1afc29197d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f420a9d5d5b3f4b4469f6d01f7e569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga00f420a9d5d5b3f4b4469f6d01f7e569">_UART_CMD_TXTRIEN_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga00f420a9d5d5b3f4b4469f6d01f7e569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79590e8fd0227921d7322d10177651b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab79590e8fd0227921d7322d10177651b">_UART_CMD_TXTRIEN_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:gab79590e8fd0227921d7322d10177651b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60805fd3fef0dee8e9f2fb00c40280fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga60805fd3fef0dee8e9f2fb00c40280fa">_UART_CMD_TXTRIEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga60805fd3fef0dee8e9f2fb00c40280fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6be8f71bb405bde2916d56bf70ea9e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad6be8f71bb405bde2916d56bf70ea9e9">UART_CMD_TXTRIEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga60805fd3fef0dee8e9f2fb00c40280fa">_UART_CMD_TXTRIEN_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gad6be8f71bb405bde2916d56bf70ea9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212589382d09f45bd0d8024c1b5f47bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga212589382d09f45bd0d8024c1b5f47bc">UART_CMD_TXTRIDIS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga212589382d09f45bd0d8024c1b5f47bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fbf7e64ee26f3ddf03ce784949708bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0fbf7e64ee26f3ddf03ce784949708bc">_UART_CMD_TXTRIDIS_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga0fbf7e64ee26f3ddf03ce784949708bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f03a0e1d5c6bc28d8045dadb1c4cbd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2f03a0e1d5c6bc28d8045dadb1c4cbd3">_UART_CMD_TXTRIDIS_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga2f03a0e1d5c6bc28d8045dadb1c4cbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc128c9f830982c847251819eb8b018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0dc128c9f830982c847251819eb8b018">_UART_CMD_TXTRIDIS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0dc128c9f830982c847251819eb8b018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab619d62d8d173fddc81ecb00db054660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab619d62d8d173fddc81ecb00db054660">UART_CMD_TXTRIDIS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0dc128c9f830982c847251819eb8b018">_UART_CMD_TXTRIDIS_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:gab619d62d8d173fddc81ecb00db054660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e93cd0d90a878f711ba023c725e5b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4e93cd0d90a878f711ba023c725e5b5f">UART_CMD_CLEARTX</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga4e93cd0d90a878f711ba023c725e5b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23180599d1aecdba63443b707a78ac4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga23180599d1aecdba63443b707a78ac4d">_UART_CMD_CLEARTX_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga23180599d1aecdba63443b707a78ac4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5cc44437fba26a3cf05a19a59fecfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6b5cc44437fba26a3cf05a19a59fecfb">_UART_CMD_CLEARTX_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga6b5cc44437fba26a3cf05a19a59fecfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga263456414bc0b39da137eae6856c4c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga263456414bc0b39da137eae6856c4c9f">_UART_CMD_CLEARTX_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga263456414bc0b39da137eae6856c4c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6447781250fb6ca07e983b4f84d264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7c6447781250fb6ca07e983b4f84d264">UART_CMD_CLEARTX_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga263456414bc0b39da137eae6856c4c9f">_UART_CMD_CLEARTX_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:ga7c6447781250fb6ca07e983b4f84d264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087a9f381d2a298ecec16ace9c1d41c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga087a9f381d2a298ecec16ace9c1d41c7">UART_CMD_CLEARRX</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga087a9f381d2a298ecec16ace9c1d41c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a318af88b27ba0c1cf87c974a23318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad3a318af88b27ba0c1cf87c974a23318">_UART_CMD_CLEARRX_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gad3a318af88b27ba0c1cf87c974a23318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3944ea8aadee072c032a8cd6ca9a9166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3944ea8aadee072c032a8cd6ca9a9166">_UART_CMD_CLEARRX_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga3944ea8aadee072c032a8cd6ca9a9166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b47f31d63b9ed326eca7bbe68d749dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9b47f31d63b9ed326eca7bbe68d749dd">_UART_CMD_CLEARRX_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9b47f31d63b9ed326eca7bbe68d749dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c342d0d1b2a9d894ca48629e2844194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9c342d0d1b2a9d894ca48629e2844194">UART_CMD_CLEARRX_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9b47f31d63b9ed326eca7bbe68d749dd">_UART_CMD_CLEARRX_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga9c342d0d1b2a9d894ca48629e2844194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec3866f4409ad404da8dc022a1fc812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadec3866f4409ad404da8dc022a1fc812">_UART_STATUS_RESETVALUE</a>&#160;&#160;&#160;0x00000040UL</td></tr>
<tr class="separator:gadec3866f4409ad404da8dc022a1fc812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e6a9329056c470a77580203ddd9730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga88e6a9329056c470a77580203ddd9730">_UART_STATUS_MASK</a>&#160;&#160;&#160;0x00001FFFUL</td></tr>
<tr class="separator:ga88e6a9329056c470a77580203ddd9730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9749a9f30a116c44a7a5f4778a30b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf9749a9f30a116c44a7a5f4778a30b2a">UART_STATUS_RXENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:gaf9749a9f30a116c44a7a5f4778a30b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34438351fa6b6f985f506c8eb2ed5387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga34438351fa6b6f985f506c8eb2ed5387">_UART_STATUS_RXENS_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga34438351fa6b6f985f506c8eb2ed5387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3b0f540314a56f2c2453dca27b89c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabc3b0f540314a56f2c2453dca27b89c0">_UART_STATUS_RXENS_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gabc3b0f540314a56f2c2453dca27b89c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e411ec8cdd50086ef1a28fd0c84daec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6e411ec8cdd50086ef1a28fd0c84daec">_UART_STATUS_RXENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6e411ec8cdd50086ef1a28fd0c84daec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f23dc27b60a7b1cc5bfe932f4d77479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7f23dc27b60a7b1cc5bfe932f4d77479">UART_STATUS_RXENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6e411ec8cdd50086ef1a28fd0c84daec">_UART_STATUS_RXENS_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga7f23dc27b60a7b1cc5bfe932f4d77479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c2224c08c2029aaa71e55749b187d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa0c2224c08c2029aaa71e55749b187d4">UART_STATUS_TXENS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gaa0c2224c08c2029aaa71e55749b187d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bf1afd4cd565b2dca2be01a64c477a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga22bf1afd4cd565b2dca2be01a64c477a">_UART_STATUS_TXENS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga22bf1afd4cd565b2dca2be01a64c477a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172b82891278902411f6ddbb96042d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga172b82891278902411f6ddbb96042d54">_UART_STATUS_TXENS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga172b82891278902411f6ddbb96042d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dcbd4c852f1de67d0d14b5ff70c8c49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3dcbd4c852f1de67d0d14b5ff70c8c49">_UART_STATUS_TXENS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3dcbd4c852f1de67d0d14b5ff70c8c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac768e90c474cf803f0028486ec97141e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac768e90c474cf803f0028486ec97141e">UART_STATUS_TXENS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3dcbd4c852f1de67d0d14b5ff70c8c49">_UART_STATUS_TXENS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gac768e90c474cf803f0028486ec97141e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163f9679c45590d099dcd2205cbe8ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga163f9679c45590d099dcd2205cbe8ca4">UART_STATUS_MASTER</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga163f9679c45590d099dcd2205cbe8ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f5bc10a10877f3323079c0e410631a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga65f5bc10a10877f3323079c0e410631a">_UART_STATUS_MASTER_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga65f5bc10a10877f3323079c0e410631a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5086e43c3a6309a9b578455870c7aa98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5086e43c3a6309a9b578455870c7aa98">_UART_STATUS_MASTER_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga5086e43c3a6309a9b578455870c7aa98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70da8b753a6bc2ead7b2c8416e543db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga70da8b753a6bc2ead7b2c8416e543db6">_UART_STATUS_MASTER_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga70da8b753a6bc2ead7b2c8416e543db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe295af4b79350c6fb3fedee471b4b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabe295af4b79350c6fb3fedee471b4b6a">UART_STATUS_MASTER_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga70da8b753a6bc2ead7b2c8416e543db6">_UART_STATUS_MASTER_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gabe295af4b79350c6fb3fedee471b4b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0fda99ca12a9d2ebf162e672456535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0c0fda99ca12a9d2ebf162e672456535">UART_STATUS_RXBLOCK</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga0c0fda99ca12a9d2ebf162e672456535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347c8225f27770c6fd11b9c5abc16724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga347c8225f27770c6fd11b9c5abc16724">_UART_STATUS_RXBLOCK_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga347c8225f27770c6fd11b9c5abc16724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd90cf7562fe29b00a769ff0a151f809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacd90cf7562fe29b00a769ff0a151f809">_UART_STATUS_RXBLOCK_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gacd90cf7562fe29b00a769ff0a151f809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae767dd897f90d04d5387ee451930241a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae767dd897f90d04d5387ee451930241a">_UART_STATUS_RXBLOCK_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae767dd897f90d04d5387ee451930241a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c55effcbdeb446a6ead8700ea38e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga89c55effcbdeb446a6ead8700ea38e96">UART_STATUS_RXBLOCK_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae767dd897f90d04d5387ee451930241a">_UART_STATUS_RXBLOCK_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga89c55effcbdeb446a6ead8700ea38e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de7bcbcf4b013e713481ad3a6b31c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3de7bcbcf4b013e713481ad3a6b31c8d">UART_STATUS_TXTRI</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga3de7bcbcf4b013e713481ad3a6b31c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9135a9c35f35022cfc7beb9422f49ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9135a9c35f35022cfc7beb9422f49ecc">_UART_STATUS_TXTRI_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9135a9c35f35022cfc7beb9422f49ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga252d84a4085c6ecc3db593cc90382d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga252d84a4085c6ecc3db593cc90382d7c">_UART_STATUS_TXTRI_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga252d84a4085c6ecc3db593cc90382d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e293b150a45fc2f1935eaad867ffab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga70e293b150a45fc2f1935eaad867ffab">_UART_STATUS_TXTRI_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga70e293b150a45fc2f1935eaad867ffab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165e889a073d7dbaf08158b48c3376cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga165e889a073d7dbaf08158b48c3376cd">UART_STATUS_TXTRI_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga70e293b150a45fc2f1935eaad867ffab">_UART_STATUS_TXTRI_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga165e889a073d7dbaf08158b48c3376cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa944028307dbad5181a2909a8676414f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa944028307dbad5181a2909a8676414f">UART_STATUS_TXC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gaa944028307dbad5181a2909a8676414f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1d413139ff36272ac2b1af0a58246e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8e1d413139ff36272ac2b1af0a58246e">_UART_STATUS_TXC_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8e1d413139ff36272ac2b1af0a58246e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f369d6c6504d41dd3ebe3bde9d24bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga16f369d6c6504d41dd3ebe3bde9d24bd">_UART_STATUS_TXC_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga16f369d6c6504d41dd3ebe3bde9d24bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6baa1d86c30f988d51bbb171aa8c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2b6baa1d86c30f988d51bbb171aa8c14">_UART_STATUS_TXC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2b6baa1d86c30f988d51bbb171aa8c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e7dbb264a2aae2d4f6fdd55a77c0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga98e7dbb264a2aae2d4f6fdd55a77c0ed">UART_STATUS_TXC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2b6baa1d86c30f988d51bbb171aa8c14">_UART_STATUS_TXC_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga98e7dbb264a2aae2d4f6fdd55a77c0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36aacbcdbbc42c63151b7b8a3a6d4e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga36aacbcdbbc42c63151b7b8a3a6d4e79">UART_STATUS_TXBL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga36aacbcdbbc42c63151b7b8a3a6d4e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d64403183195c6598064100074fb07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga94d64403183195c6598064100074fb07">_UART_STATUS_TXBL_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga94d64403183195c6598064100074fb07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31bfdb834874a1deb7fbd708410ddab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga31bfdb834874a1deb7fbd708410ddab0">_UART_STATUS_TXBL_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:ga31bfdb834874a1deb7fbd708410ddab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedcc07595d1a0e9ca246807c09f8169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacedcc07595d1a0e9ca246807c09f8169">_UART_STATUS_TXBL_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gacedcc07595d1a0e9ca246807c09f8169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4689c834d3c785fe9f94c7aeb20ab27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa4689c834d3c785fe9f94c7aeb20ab27">UART_STATUS_TXBL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacedcc07595d1a0e9ca246807c09f8169">_UART_STATUS_TXBL_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:gaa4689c834d3c785fe9f94c7aeb20ab27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cafe042a1d5edfae0230d77f63c61c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3cafe042a1d5edfae0230d77f63c61c6">UART_STATUS_RXDATAV</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:ga3cafe042a1d5edfae0230d77f63c61c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffedeb40d9d226827b45356638451735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaffedeb40d9d226827b45356638451735">_UART_STATUS_RXDATAV_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaffedeb40d9d226827b45356638451735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100059db4dfb8d065b8a5e9181070eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga100059db4dfb8d065b8a5e9181070eb1">_UART_STATUS_RXDATAV_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga100059db4dfb8d065b8a5e9181070eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272b0b1c2156a6da6038ff2c59c8ac99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga272b0b1c2156a6da6038ff2c59c8ac99">_UART_STATUS_RXDATAV_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga272b0b1c2156a6da6038ff2c59c8ac99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaab71d6c3546c83b9244c3dbc0d19280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaab71d6c3546c83b9244c3dbc0d19280">UART_STATUS_RXDATAV_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga272b0b1c2156a6da6038ff2c59c8ac99">_UART_STATUS_RXDATAV_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:gaaab71d6c3546c83b9244c3dbc0d19280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ae809ef55ccad5b53184800d2c8b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga11ae809ef55ccad5b53184800d2c8b09">UART_STATUS_RXFULL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga11ae809ef55ccad5b53184800d2c8b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f20a1db9bd389508a11312cc6a1e208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2f20a1db9bd389508a11312cc6a1e208">_UART_STATUS_RXFULL_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga2f20a1db9bd389508a11312cc6a1e208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa756e4bf84d1510807773fc700dfe834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa756e4bf84d1510807773fc700dfe834">_UART_STATUS_RXFULL_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:gaa756e4bf84d1510807773fc700dfe834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781f1fd4530a6419276359516f7d7c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga781f1fd4530a6419276359516f7d7c94">_UART_STATUS_RXFULL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga781f1fd4530a6419276359516f7d7c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e0e6c6a6218f569e3e1dc30de7dcd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga87e0e6c6a6218f569e3e1dc30de7dcd1">UART_STATUS_RXFULL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga781f1fd4530a6419276359516f7d7c94">_UART_STATUS_RXFULL_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga87e0e6c6a6218f569e3e1dc30de7dcd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58a129e17569789b349cb6db91ae76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf58a129e17569789b349cb6db91ae76e">UART_STATUS_TXBDRIGHT</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:gaf58a129e17569789b349cb6db91ae76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d512bbf648e15ed5367309014ee7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga38d512bbf648e15ed5367309014ee7fe">_UART_STATUS_TXBDRIGHT_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga38d512bbf648e15ed5367309014ee7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a48fcfcec2628adf4afa536120fbaf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0a48fcfcec2628adf4afa536120fbaf8">_UART_STATUS_TXBDRIGHT_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga0a48fcfcec2628adf4afa536120fbaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a63d7c0f234a6ce398fc5ef2f9a5f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1a63d7c0f234a6ce398fc5ef2f9a5f7b">_UART_STATUS_TXBDRIGHT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1a63d7c0f234a6ce398fc5ef2f9a5f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e10a439028cef62112985832e0469d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac9e10a439028cef62112985832e0469d">UART_STATUS_TXBDRIGHT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1a63d7c0f234a6ce398fc5ef2f9a5f7b">_UART_STATUS_TXBDRIGHT_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:gac9e10a439028cef62112985832e0469d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484130ca1f20470150c18ea307991095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga484130ca1f20470150c18ea307991095">UART_STATUS_TXBSRIGHT</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga484130ca1f20470150c18ea307991095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7631af33570e9bd74ddfa437216c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaac7631af33570e9bd74ddfa437216c48">_UART_STATUS_TXBSRIGHT_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaac7631af33570e9bd74ddfa437216c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47adab32c6d86b467f1c0050d23b7091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga47adab32c6d86b467f1c0050d23b7091">_UART_STATUS_TXBSRIGHT_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga47adab32c6d86b467f1c0050d23b7091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedee2718e8c552ff47f1e2a0fd30f35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaedee2718e8c552ff47f1e2a0fd30f35d">_UART_STATUS_TXBSRIGHT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaedee2718e8c552ff47f1e2a0fd30f35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf4b1baaeb591486b99356621080ce61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabf4b1baaeb591486b99356621080ce61">UART_STATUS_TXBSRIGHT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaedee2718e8c552ff47f1e2a0fd30f35d">_UART_STATUS_TXBSRIGHT_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:gabf4b1baaeb591486b99356621080ce61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085b8ed18aa86c777e8f7bf7359acfda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga085b8ed18aa86c777e8f7bf7359acfda">UART_STATUS_RXDATAVRIGHT</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga085b8ed18aa86c777e8f7bf7359acfda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1aeba240c2eea8c2fc75a1cd7085a10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf1aeba240c2eea8c2fc75a1cd7085a10">_UART_STATUS_RXDATAVRIGHT_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaf1aeba240c2eea8c2fc75a1cd7085a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ed02fce9391daccadaab6e8f0d43f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac1ed02fce9391daccadaab6e8f0d43f9">_UART_STATUS_RXDATAVRIGHT_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:gac1ed02fce9391daccadaab6e8f0d43f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0a88ece5b19d5c58ed74162d52c058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1d0a88ece5b19d5c58ed74162d52c058">_UART_STATUS_RXDATAVRIGHT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1d0a88ece5b19d5c58ed74162d52c058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae797a9e5d1717eace2228dfdda99ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaae797a9e5d1717eace2228dfdda99ed2">UART_STATUS_RXDATAVRIGHT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1d0a88ece5b19d5c58ed74162d52c058">_UART_STATUS_RXDATAVRIGHT_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:gaae797a9e5d1717eace2228dfdda99ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63e69b0a4e32352e62e4e6bea136883f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga63e69b0a4e32352e62e4e6bea136883f">UART_STATUS_RXFULLRIGHT</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td></tr>
<tr class="separator:ga63e69b0a4e32352e62e4e6bea136883f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4116e7ecbd76080160226bbce6fd2913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4116e7ecbd76080160226bbce6fd2913">_UART_STATUS_RXFULLRIGHT_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga4116e7ecbd76080160226bbce6fd2913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae420eef5bf5caf2a31e8e57a273804e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae420eef5bf5caf2a31e8e57a273804e8">_UART_STATUS_RXFULLRIGHT_MASK</a>&#160;&#160;&#160;0x1000UL</td></tr>
<tr class="separator:gae420eef5bf5caf2a31e8e57a273804e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0177a134133cae49c53cc3bebc9757f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0177a134133cae49c53cc3bebc9757f6">_UART_STATUS_RXFULLRIGHT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0177a134133cae49c53cc3bebc9757f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7536a6bd050061e08adc238c8d0b12a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7536a6bd050061e08adc238c8d0b12a0">UART_STATUS_RXFULLRIGHT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0177a134133cae49c53cc3bebc9757f6">_UART_STATUS_RXFULLRIGHT_DEFAULT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga7536a6bd050061e08adc238c8d0b12a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a3ab4424326c0fffc0a0c02dd297d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac3a3ab4424326c0fffc0a0c02dd297d7">_UART_CLKDIV_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac3a3ab4424326c0fffc0a0c02dd297d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ad6f38bc3cf8ecaf8ebc09c8e57ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa8ad6f38bc3cf8ecaf8ebc09c8e57ad5">_UART_CLKDIV_MASK</a>&#160;&#160;&#160;0x001FFFC0UL</td></tr>
<tr class="separator:gaa8ad6f38bc3cf8ecaf8ebc09c8e57ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719843b4039b9a4831fb953c9d1952c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga719843b4039b9a4831fb953c9d1952c8">_UART_CLKDIV_DIV_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga719843b4039b9a4831fb953c9d1952c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04118ded8ce8d8f7e974fe6f5ff159d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf04118ded8ce8d8f7e974fe6f5ff159d">_UART_CLKDIV_DIV_MASK</a>&#160;&#160;&#160;0x1FFFC0UL</td></tr>
<tr class="separator:gaf04118ded8ce8d8f7e974fe6f5ff159d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a6bbffc81e0b620c2e3beeea19e081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad7a6bbffc81e0b620c2e3beeea19e081">_UART_CLKDIV_DIV_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad7a6bbffc81e0b620c2e3beeea19e081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf752ba3b5ad81c90b796bed6136f2ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabf752ba3b5ad81c90b796bed6136f2ab">UART_CLKDIV_DIV_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad7a6bbffc81e0b620c2e3beeea19e081">_UART_CLKDIV_DIV_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:gabf752ba3b5ad81c90b796bed6136f2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga595294d861d91ba12598e2efefb530c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga595294d861d91ba12598e2efefb530c2">_UART_RXDATAX_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga595294d861d91ba12598e2efefb530c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d70a90ed6086458a6815f8ca0863b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga28d70a90ed6086458a6815f8ca0863b0">_UART_RXDATAX_MASK</a>&#160;&#160;&#160;0x0000C1FFUL</td></tr>
<tr class="separator:ga28d70a90ed6086458a6815f8ca0863b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c3c85e4de60a319129631960ae4bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga68c3c85e4de60a319129631960ae4bf3">_UART_RXDATAX_RXDATA_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga68c3c85e4de60a319129631960ae4bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28c217850257300d3df6e24978d08a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab28c217850257300d3df6e24978d08a9">_UART_RXDATAX_RXDATA_MASK</a>&#160;&#160;&#160;0x1FFUL</td></tr>
<tr class="separator:gab28c217850257300d3df6e24978d08a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa208bb547990f948a2f339d49611a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaa208bb547990f948a2f339d49611a25">_UART_RXDATAX_RXDATA_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaaa208bb547990f948a2f339d49611a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6928c1d45dd3ffea7dc2b9504833cab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6928c1d45dd3ffea7dc2b9504833cab5">UART_RXDATAX_RXDATA_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaa208bb547990f948a2f339d49611a25">_UART_RXDATAX_RXDATA_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga6928c1d45dd3ffea7dc2b9504833cab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0affb0907ef2e7fcf950d3a0b38a0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad0affb0907ef2e7fcf950d3a0b38a0cb">UART_RXDATAX_PERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td></tr>
<tr class="separator:gad0affb0907ef2e7fcf950d3a0b38a0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf963f37365f114637350866f7a0b0d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf963f37365f114637350866f7a0b0d6c">_UART_RXDATAX_PERR_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaf963f37365f114637350866f7a0b0d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899a5b07aff22d110bd37f79fb88b83d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga899a5b07aff22d110bd37f79fb88b83d">_UART_RXDATAX_PERR_MASK</a>&#160;&#160;&#160;0x4000UL</td></tr>
<tr class="separator:ga899a5b07aff22d110bd37f79fb88b83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b1328486caf167d81d18cf1bb0ce42c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7b1328486caf167d81d18cf1bb0ce42c">_UART_RXDATAX_PERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7b1328486caf167d81d18cf1bb0ce42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d9bab2c512af65bf160e8d76103f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf2d9bab2c512af65bf160e8d76103f4f">UART_RXDATAX_PERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7b1328486caf167d81d18cf1bb0ce42c">_UART_RXDATAX_PERR_DEFAULT</a> &lt;&lt; 14)</td></tr>
<tr class="separator:gaf2d9bab2c512af65bf160e8d76103f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494a2607654dd14c0594a5bae97c3b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga494a2607654dd14c0594a5bae97c3b84">UART_RXDATAX_FERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td></tr>
<tr class="separator:ga494a2607654dd14c0594a5bae97c3b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e3afab52d2f44e99b4234922e92978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa7e3afab52d2f44e99b4234922e92978">_UART_RXDATAX_FERR_SHIFT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaa7e3afab52d2f44e99b4234922e92978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad551485361a7e552b792f8449060100d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad551485361a7e552b792f8449060100d">_UART_RXDATAX_FERR_MASK</a>&#160;&#160;&#160;0x8000UL</td></tr>
<tr class="separator:gad551485361a7e552b792f8449060100d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa69a9282c3705c7812ca0aa434c75a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa69a9282c3705c7812ca0aa434c75a3b">_UART_RXDATAX_FERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa69a9282c3705c7812ca0aa434c75a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18e228f5d4fecf05bea9ce74917ff58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab18e228f5d4fecf05bea9ce74917ff58">UART_RXDATAX_FERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa69a9282c3705c7812ca0aa434c75a3b">_UART_RXDATAX_FERR_DEFAULT</a> &lt;&lt; 15)</td></tr>
<tr class="separator:gab18e228f5d4fecf05bea9ce74917ff58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546d79718794a39fc225424047e462a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga546d79718794a39fc225424047e462a3">_UART_RXDATA_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga546d79718794a39fc225424047e462a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e31ff7a47303012f61db9e6e3e45af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8e31ff7a47303012f61db9e6e3e45af2">_UART_RXDATA_MASK</a>&#160;&#160;&#160;0x000000FFUL</td></tr>
<tr class="separator:ga8e31ff7a47303012f61db9e6e3e45af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18e66dbe8147af22f5837855cc43047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae18e66dbe8147af22f5837855cc43047">_UART_RXDATA_RXDATA_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae18e66dbe8147af22f5837855cc43047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cad7ae70c016c7aa7231f3b5b870c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4cad7ae70c016c7aa7231f3b5b870c82">_UART_RXDATA_RXDATA_MASK</a>&#160;&#160;&#160;0xFFUL</td></tr>
<tr class="separator:ga4cad7ae70c016c7aa7231f3b5b870c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac92e3d287c5f25b22e2afe92c65b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7ac92e3d287c5f25b22e2afe92c65b4b">_UART_RXDATA_RXDATA_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7ac92e3d287c5f25b22e2afe92c65b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0614ea5944587a32745bb184139c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacc0614ea5944587a32745bb184139c15">UART_RXDATA_RXDATA_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7ac92e3d287c5f25b22e2afe92c65b4b">_UART_RXDATA_RXDATA_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gacc0614ea5944587a32745bb184139c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae23ea0041feb5ea8f89bbe0b52f134ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae23ea0041feb5ea8f89bbe0b52f134ee">_UART_RXDOUBLEX_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae23ea0041feb5ea8f89bbe0b52f134ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f9b5603fce2abd20802cf4991e84c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga52f9b5603fce2abd20802cf4991e84c8">_UART_RXDOUBLEX_MASK</a>&#160;&#160;&#160;0xC1FFC1FFUL</td></tr>
<tr class="separator:ga52f9b5603fce2abd20802cf4991e84c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfa479bd60d67b16e453d4d731702571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabfa479bd60d67b16e453d4d731702571">_UART_RXDOUBLEX_RXDATA0_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabfa479bd60d67b16e453d4d731702571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3574a371a33194aa28c660040fd9bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad3574a371a33194aa28c660040fd9bdd">_UART_RXDOUBLEX_RXDATA0_MASK</a>&#160;&#160;&#160;0x1FFUL</td></tr>
<tr class="separator:gad3574a371a33194aa28c660040fd9bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa19896b4e3c79e82b5811c3d950c42ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa19896b4e3c79e82b5811c3d950c42ef">_UART_RXDOUBLEX_RXDATA0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa19896b4e3c79e82b5811c3d950c42ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52640914cf67ccca20df535624beff27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga52640914cf67ccca20df535624beff27">UART_RXDOUBLEX_RXDATA0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa19896b4e3c79e82b5811c3d950c42ef">_UART_RXDOUBLEX_RXDATA0_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga52640914cf67ccca20df535624beff27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0bc5cb65d2c1167f428e0ec3ef4e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafb0bc5cb65d2c1167f428e0ec3ef4e41">UART_RXDOUBLEX_PERR0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td></tr>
<tr class="separator:gafb0bc5cb65d2c1167f428e0ec3ef4e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63425fcccb7550cf03680b80a3b7567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae63425fcccb7550cf03680b80a3b7567">_UART_RXDOUBLEX_PERR0_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gae63425fcccb7550cf03680b80a3b7567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab19ecc19d6d5b89e79663d345cece80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaab19ecc19d6d5b89e79663d345cece80">_UART_RXDOUBLEX_PERR0_MASK</a>&#160;&#160;&#160;0x4000UL</td></tr>
<tr class="separator:gaab19ecc19d6d5b89e79663d345cece80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a6cd006b6effa9f0c7aa8bcadf686e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa8a6cd006b6effa9f0c7aa8bcadf686e">_UART_RXDOUBLEX_PERR0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa8a6cd006b6effa9f0c7aa8bcadf686e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781f1eba0b6db71cd1997f40cbd95a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga781f1eba0b6db71cd1997f40cbd95a48">UART_RXDOUBLEX_PERR0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa8a6cd006b6effa9f0c7aa8bcadf686e">_UART_RXDOUBLEX_PERR0_DEFAULT</a> &lt;&lt; 14)</td></tr>
<tr class="separator:ga781f1eba0b6db71cd1997f40cbd95a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49eea1e7272c8a7ceae876d6d78e0799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga49eea1e7272c8a7ceae876d6d78e0799">UART_RXDOUBLEX_FERR0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td></tr>
<tr class="separator:ga49eea1e7272c8a7ceae876d6d78e0799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ad60884f32c0665dceb9aa89ade1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf2ad60884f32c0665dceb9aa89ade1df">_UART_RXDOUBLEX_FERR0_SHIFT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaf2ad60884f32c0665dceb9aa89ade1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec686258449c18786d40e457fea2820f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaec686258449c18786d40e457fea2820f">_UART_RXDOUBLEX_FERR0_MASK</a>&#160;&#160;&#160;0x8000UL</td></tr>
<tr class="separator:gaec686258449c18786d40e457fea2820f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0bd878338d447d6194c9649fda8938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0f0bd878338d447d6194c9649fda8938">_UART_RXDOUBLEX_FERR0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0f0bd878338d447d6194c9649fda8938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffda0e13e652cfdb308204e05a7ad151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaffda0e13e652cfdb308204e05a7ad151">UART_RXDOUBLEX_FERR0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0f0bd878338d447d6194c9649fda8938">_UART_RXDOUBLEX_FERR0_DEFAULT</a> &lt;&lt; 15)</td></tr>
<tr class="separator:gaffda0e13e652cfdb308204e05a7ad151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ff660d487fb21dd3f1cff52fd716cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab4ff660d487fb21dd3f1cff52fd716cb">_UART_RXDOUBLEX_RXDATA1_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab4ff660d487fb21dd3f1cff52fd716cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab200138fe69fb4626f9cc8dc86cd78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0ab200138fe69fb4626f9cc8dc86cd78">_UART_RXDOUBLEX_RXDATA1_MASK</a>&#160;&#160;&#160;0x1FF0000UL</td></tr>
<tr class="separator:ga0ab200138fe69fb4626f9cc8dc86cd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4942a941ccc461c50bd7d85cb5111dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4942a941ccc461c50bd7d85cb5111dda">_UART_RXDOUBLEX_RXDATA1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4942a941ccc461c50bd7d85cb5111dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a16bca629b277d3b0bf4bc29ba5299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga02a16bca629b277d3b0bf4bc29ba5299">UART_RXDOUBLEX_RXDATA1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4942a941ccc461c50bd7d85cb5111dda">_UART_RXDOUBLEX_RXDATA1_DEFAULT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga02a16bca629b277d3b0bf4bc29ba5299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ab3cd213b77c023427fcd1940f6d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga03ab3cd213b77c023427fcd1940f6d42">UART_RXDOUBLEX_PERR1</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 30)</td></tr>
<tr class="separator:ga03ab3cd213b77c023427fcd1940f6d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36859246f0ae2475cd74f4db5f95258a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga36859246f0ae2475cd74f4db5f95258a">_UART_RXDOUBLEX_PERR1_SHIFT</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga36859246f0ae2475cd74f4db5f95258a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d723b00059b374054062c293ef23e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5d723b00059b374054062c293ef23e88">_UART_RXDOUBLEX_PERR1_MASK</a>&#160;&#160;&#160;0x40000000UL</td></tr>
<tr class="separator:ga5d723b00059b374054062c293ef23e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27a1e07713f93f1912ff4ca9fe57608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa27a1e07713f93f1912ff4ca9fe57608">_UART_RXDOUBLEX_PERR1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa27a1e07713f93f1912ff4ca9fe57608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f809641e5bf841346c711b10ff08cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga98f809641e5bf841346c711b10ff08cb">UART_RXDOUBLEX_PERR1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa27a1e07713f93f1912ff4ca9fe57608">_UART_RXDOUBLEX_PERR1_DEFAULT</a> &lt;&lt; 30)</td></tr>
<tr class="separator:ga98f809641e5bf841346c711b10ff08cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5860c1b4a37eec3367687c6a31276e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac5860c1b4a37eec3367687c6a31276e7">UART_RXDOUBLEX_FERR1</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td></tr>
<tr class="separator:gac5860c1b4a37eec3367687c6a31276e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913c20892cd39acec3ad40152c5b19cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga913c20892cd39acec3ad40152c5b19cb">_UART_RXDOUBLEX_FERR1_SHIFT</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga913c20892cd39acec3ad40152c5b19cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93964961171a8f30e456df28a5694065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga93964961171a8f30e456df28a5694065">_UART_RXDOUBLEX_FERR1_MASK</a>&#160;&#160;&#160;0x80000000UL</td></tr>
<tr class="separator:ga93964961171a8f30e456df28a5694065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cdd8e434a7e50aa4090844913a558a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1cdd8e434a7e50aa4090844913a558a9">_UART_RXDOUBLEX_FERR1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1cdd8e434a7e50aa4090844913a558a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c2a17a12232dbd7f42cd46f43d1141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga68c2a17a12232dbd7f42cd46f43d1141">UART_RXDOUBLEX_FERR1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1cdd8e434a7e50aa4090844913a558a9">_UART_RXDOUBLEX_FERR1_DEFAULT</a> &lt;&lt; 31)</td></tr>
<tr class="separator:ga68c2a17a12232dbd7f42cd46f43d1141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaade3ac5f806b4ac00baf8154d6e7d48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaade3ac5f806b4ac00baf8154d6e7d48b">_UART_RXDOUBLE_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaade3ac5f806b4ac00baf8154d6e7d48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad921fcd4d1c53013b4f3581bfc8b0a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad921fcd4d1c53013b4f3581bfc8b0a73">_UART_RXDOUBLE_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:gad921fcd4d1c53013b4f3581bfc8b0a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016f9ca677634a1ae14bddda80bbdda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga016f9ca677634a1ae14bddda80bbdda5">_UART_RXDOUBLE_RXDATA0_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga016f9ca677634a1ae14bddda80bbdda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c09e71bd28ed30acd6a7462c03117c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab5c09e71bd28ed30acd6a7462c03117c">_UART_RXDOUBLE_RXDATA0_MASK</a>&#160;&#160;&#160;0xFFUL</td></tr>
<tr class="separator:gab5c09e71bd28ed30acd6a7462c03117c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ee12b0858a661c1ce10977ef5e10f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa1ee12b0858a661c1ce10977ef5e10f3">_UART_RXDOUBLE_RXDATA0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa1ee12b0858a661c1ce10977ef5e10f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5049bef1a27f08c1453d31437f7784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0b5049bef1a27f08c1453d31437f7784">UART_RXDOUBLE_RXDATA0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa1ee12b0858a661c1ce10977ef5e10f3">_UART_RXDOUBLE_RXDATA0_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga0b5049bef1a27f08c1453d31437f7784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94e8b0cd3dddf3263bc33d4d2de8c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad94e8b0cd3dddf3263bc33d4d2de8c75">_UART_RXDOUBLE_RXDATA1_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad94e8b0cd3dddf3263bc33d4d2de8c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2caa15fe4aef4508f4dc446a5b600a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabb2caa15fe4aef4508f4dc446a5b600a">_UART_RXDOUBLE_RXDATA1_MASK</a>&#160;&#160;&#160;0xFF00UL</td></tr>
<tr class="separator:gabb2caa15fe4aef4508f4dc446a5b600a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406f890c7da80bb53887c4df32c93669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga406f890c7da80bb53887c4df32c93669">_UART_RXDOUBLE_RXDATA1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga406f890c7da80bb53887c4df32c93669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eadc2a36ca8a36d8b349dea6c75f369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3eadc2a36ca8a36d8b349dea6c75f369">UART_RXDOUBLE_RXDATA1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga406f890c7da80bb53887c4df32c93669">_UART_RXDOUBLE_RXDATA1_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga3eadc2a36ca8a36d8b349dea6c75f369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a2282f3c69d5430196cc4acb264cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga85a2282f3c69d5430196cc4acb264cc1">_UART_RXDATAXP_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga85a2282f3c69d5430196cc4acb264cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab4a5689a5ed8012d2e1e3d43991a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadab4a5689a5ed8012d2e1e3d43991a07">_UART_RXDATAXP_MASK</a>&#160;&#160;&#160;0x0000C1FFUL</td></tr>
<tr class="separator:gadab4a5689a5ed8012d2e1e3d43991a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea564845668b256529e3b053e361cb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaea564845668b256529e3b053e361cb8a">_UART_RXDATAXP_RXDATAP_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaea564845668b256529e3b053e361cb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194db9becfda92ac51f156b85e91b21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga194db9becfda92ac51f156b85e91b21f">_UART_RXDATAXP_RXDATAP_MASK</a>&#160;&#160;&#160;0x1FFUL</td></tr>
<tr class="separator:ga194db9becfda92ac51f156b85e91b21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6693013fc8b4bc78fe7ecf31a9bcb302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6693013fc8b4bc78fe7ecf31a9bcb302">_UART_RXDATAXP_RXDATAP_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6693013fc8b4bc78fe7ecf31a9bcb302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d0e5392f7c3dcd415ec26541674956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga36d0e5392f7c3dcd415ec26541674956">UART_RXDATAXP_RXDATAP_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6693013fc8b4bc78fe7ecf31a9bcb302">_UART_RXDATAXP_RXDATAP_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga36d0e5392f7c3dcd415ec26541674956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae361b4521766b1f71c362cda0d913c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae361b4521766b1f71c362cda0d913c78">UART_RXDATAXP_PERRP</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td></tr>
<tr class="separator:gae361b4521766b1f71c362cda0d913c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa271e73f1273d5889316e1b58ecabf6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa271e73f1273d5889316e1b58ecabf6c">_UART_RXDATAXP_PERRP_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaa271e73f1273d5889316e1b58ecabf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a36be71d27a1c63ff7adf71769c16fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1a36be71d27a1c63ff7adf71769c16fe">_UART_RXDATAXP_PERRP_MASK</a>&#160;&#160;&#160;0x4000UL</td></tr>
<tr class="separator:ga1a36be71d27a1c63ff7adf71769c16fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5dfba5deac15d5306225fd01fbdb0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7d5dfba5deac15d5306225fd01fbdb0c">_UART_RXDATAXP_PERRP_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7d5dfba5deac15d5306225fd01fbdb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477b3f9d60d6bd5837c461ac258563e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga477b3f9d60d6bd5837c461ac258563e0">UART_RXDATAXP_PERRP_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7d5dfba5deac15d5306225fd01fbdb0c">_UART_RXDATAXP_PERRP_DEFAULT</a> &lt;&lt; 14)</td></tr>
<tr class="separator:ga477b3f9d60d6bd5837c461ac258563e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5367c7fb7fa1ccf76cf68526ab210b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5367c7fb7fa1ccf76cf68526ab210b1d">UART_RXDATAXP_FERRP</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td></tr>
<tr class="separator:ga5367c7fb7fa1ccf76cf68526ab210b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7449b0eaf7dbd4cab521a447e322a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1e7449b0eaf7dbd4cab521a447e322a5">_UART_RXDATAXP_FERRP_SHIFT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga1e7449b0eaf7dbd4cab521a447e322a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0453ae0afc91bdece9b14db02bab95e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0453ae0afc91bdece9b14db02bab95e8">_UART_RXDATAXP_FERRP_MASK</a>&#160;&#160;&#160;0x8000UL</td></tr>
<tr class="separator:ga0453ae0afc91bdece9b14db02bab95e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549b2578ca2f341128edc8a1a61bcb49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga549b2578ca2f341128edc8a1a61bcb49">_UART_RXDATAXP_FERRP_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga549b2578ca2f341128edc8a1a61bcb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202fd772c1f629129edfbbd5f093d643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga202fd772c1f629129edfbbd5f093d643">UART_RXDATAXP_FERRP_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga549b2578ca2f341128edc8a1a61bcb49">_UART_RXDATAXP_FERRP_DEFAULT</a> &lt;&lt; 15)</td></tr>
<tr class="separator:ga202fd772c1f629129edfbbd5f093d643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701d8a91086cfaf92a25d8c1265513dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga701d8a91086cfaf92a25d8c1265513dc">_UART_RXDOUBLEXP_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga701d8a91086cfaf92a25d8c1265513dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f0fa98ed65b0c8b45117e128409c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga92f0fa98ed65b0c8b45117e128409c44">_UART_RXDOUBLEXP_MASK</a>&#160;&#160;&#160;0xC1FFC1FFUL</td></tr>
<tr class="separator:ga92f0fa98ed65b0c8b45117e128409c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38573e4fbb954ac001f90ac23d749d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga38573e4fbb954ac001f90ac23d749d13">_UART_RXDOUBLEXP_RXDATAP0_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga38573e4fbb954ac001f90ac23d749d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3585ec32295a58e7079e157788eed11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3585ec32295a58e7079e157788eed11b">_UART_RXDOUBLEXP_RXDATAP0_MASK</a>&#160;&#160;&#160;0x1FFUL</td></tr>
<tr class="separator:ga3585ec32295a58e7079e157788eed11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0600f626bf33be5ac675ac597654f2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0600f626bf33be5ac675ac597654f2b5">_UART_RXDOUBLEXP_RXDATAP0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0600f626bf33be5ac675ac597654f2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8334f89ff2bada3923fe96c339eeaf5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8334f89ff2bada3923fe96c339eeaf5a">UART_RXDOUBLEXP_RXDATAP0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0600f626bf33be5ac675ac597654f2b5">_UART_RXDOUBLEXP_RXDATAP0_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga8334f89ff2bada3923fe96c339eeaf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f649fc5db13dcc06ef5ffda2c9395b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5f649fc5db13dcc06ef5ffda2c9395b6">UART_RXDOUBLEXP_PERRP0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td></tr>
<tr class="separator:ga5f649fc5db13dcc06ef5ffda2c9395b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3218441f9d6184e58737fade721cf7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3218441f9d6184e58737fade721cf7b2">_UART_RXDOUBLEXP_PERRP0_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga3218441f9d6184e58737fade721cf7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3942c69020ab1848512ae73a994a7450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3942c69020ab1848512ae73a994a7450">_UART_RXDOUBLEXP_PERRP0_MASK</a>&#160;&#160;&#160;0x4000UL</td></tr>
<tr class="separator:ga3942c69020ab1848512ae73a994a7450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c4b920a6cd8079a1362437d687de59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga84c4b920a6cd8079a1362437d687de59">_UART_RXDOUBLEXP_PERRP0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga84c4b920a6cd8079a1362437d687de59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga097ebb60a7e8998b74623d46a9e20fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga097ebb60a7e8998b74623d46a9e20fbc">UART_RXDOUBLEXP_PERRP0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga84c4b920a6cd8079a1362437d687de59">_UART_RXDOUBLEXP_PERRP0_DEFAULT</a> &lt;&lt; 14)</td></tr>
<tr class="separator:ga097ebb60a7e8998b74623d46a9e20fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2917744aaa14b4430f44423b42d618e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa2917744aaa14b4430f44423b42d618e">UART_RXDOUBLEXP_FERRP0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td></tr>
<tr class="separator:gaa2917744aaa14b4430f44423b42d618e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3d9b42bd2a9517314e37f725bde2c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaa3d9b42bd2a9517314e37f725bde2c0">_UART_RXDOUBLEXP_FERRP0_SHIFT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaaa3d9b42bd2a9517314e37f725bde2c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa0ad48866cb2a43fe9ddb2782b582b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0fa0ad48866cb2a43fe9ddb2782b582b">_UART_RXDOUBLEXP_FERRP0_MASK</a>&#160;&#160;&#160;0x8000UL</td></tr>
<tr class="separator:ga0fa0ad48866cb2a43fe9ddb2782b582b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076ffc11322bb2b69544a7a9cdfa1fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga076ffc11322bb2b69544a7a9cdfa1fde">_UART_RXDOUBLEXP_FERRP0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga076ffc11322bb2b69544a7a9cdfa1fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270339ea789d8db4114155e696736fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga270339ea789d8db4114155e696736fc8">UART_RXDOUBLEXP_FERRP0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga076ffc11322bb2b69544a7a9cdfa1fde">_UART_RXDOUBLEXP_FERRP0_DEFAULT</a> &lt;&lt; 15)</td></tr>
<tr class="separator:ga270339ea789d8db4114155e696736fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ba5fe8907755972e8acf2d08ff40c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf9ba5fe8907755972e8acf2d08ff40c9">_UART_RXDOUBLEXP_RXDATAP1_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaf9ba5fe8907755972e8acf2d08ff40c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b5316af13b24aa45cb0a2f75c0e5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga88b5316af13b24aa45cb0a2f75c0e5f7">_UART_RXDOUBLEXP_RXDATAP1_MASK</a>&#160;&#160;&#160;0x1FF0000UL</td></tr>
<tr class="separator:ga88b5316af13b24aa45cb0a2f75c0e5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9b697ab157b0b9976930a02a397841e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae9b697ab157b0b9976930a02a397841e">_UART_RXDOUBLEXP_RXDATAP1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae9b697ab157b0b9976930a02a397841e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152a2b71af2eab4125d0c3c00d17cfe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga152a2b71af2eab4125d0c3c00d17cfe5">UART_RXDOUBLEXP_RXDATAP1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae9b697ab157b0b9976930a02a397841e">_UART_RXDOUBLEXP_RXDATAP1_DEFAULT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga152a2b71af2eab4125d0c3c00d17cfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad254ee15ea89b70bc567ad48b896fe7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad254ee15ea89b70bc567ad48b896fe7b">UART_RXDOUBLEXP_PERRP1</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 30)</td></tr>
<tr class="separator:gad254ee15ea89b70bc567ad48b896fe7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bbc41f04fdd6fb55009699bbb660e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2bbc41f04fdd6fb55009699bbb660e63">_UART_RXDOUBLEXP_PERRP1_SHIFT</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga2bbc41f04fdd6fb55009699bbb660e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436fbe5ba1c112ce6331320506353988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga436fbe5ba1c112ce6331320506353988">_UART_RXDOUBLEXP_PERRP1_MASK</a>&#160;&#160;&#160;0x40000000UL</td></tr>
<tr class="separator:ga436fbe5ba1c112ce6331320506353988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb190e9815728f530dca8f7e0e462b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafbb190e9815728f530dca8f7e0e462b0">_UART_RXDOUBLEXP_PERRP1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gafbb190e9815728f530dca8f7e0e462b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5cc597ff7f6dc46435699a1116e6959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab5cc597ff7f6dc46435699a1116e6959">UART_RXDOUBLEXP_PERRP1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafbb190e9815728f530dca8f7e0e462b0">_UART_RXDOUBLEXP_PERRP1_DEFAULT</a> &lt;&lt; 30)</td></tr>
<tr class="separator:gab5cc597ff7f6dc46435699a1116e6959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06bd60ac7738926c12b047eb33bdf3c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga06bd60ac7738926c12b047eb33bdf3c8">UART_RXDOUBLEXP_FERRP1</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td></tr>
<tr class="separator:ga06bd60ac7738926c12b047eb33bdf3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c9aacef05cc47a10a60368880e6460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga37c9aacef05cc47a10a60368880e6460">_UART_RXDOUBLEXP_FERRP1_SHIFT</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga37c9aacef05cc47a10a60368880e6460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee8479fc261ad8702c1b168221dcbbfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaee8479fc261ad8702c1b168221dcbbfa">_UART_RXDOUBLEXP_FERRP1_MASK</a>&#160;&#160;&#160;0x80000000UL</td></tr>
<tr class="separator:gaee8479fc261ad8702c1b168221dcbbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b28bba3f416ee6870be76b428b7aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga25b28bba3f416ee6870be76b428b7aa1">_UART_RXDOUBLEXP_FERRP1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga25b28bba3f416ee6870be76b428b7aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e32546181bab5b2496f7b2cf28f7d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1e32546181bab5b2496f7b2cf28f7d6e">UART_RXDOUBLEXP_FERRP1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga25b28bba3f416ee6870be76b428b7aa1">_UART_RXDOUBLEXP_FERRP1_DEFAULT</a> &lt;&lt; 31)</td></tr>
<tr class="separator:ga1e32546181bab5b2496f7b2cf28f7d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb8868d8f8cc2dc6fe078b46de3ffe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadcb8868d8f8cc2dc6fe078b46de3ffe0">_UART_TXDATAX_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gadcb8868d8f8cc2dc6fe078b46de3ffe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc06bdc563cb2cf9563b00e5999152ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabc06bdc563cb2cf9563b00e5999152ac">_UART_TXDATAX_MASK</a>&#160;&#160;&#160;0x0000F9FFUL</td></tr>
<tr class="separator:gabc06bdc563cb2cf9563b00e5999152ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361cb7f2368cbf242a1e19c298ab71d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga361cb7f2368cbf242a1e19c298ab71d5">_UART_TXDATAX_TXDATAX_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga361cb7f2368cbf242a1e19c298ab71d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2733a6e079b0b2fecbcfc938b6b52846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2733a6e079b0b2fecbcfc938b6b52846">_UART_TXDATAX_TXDATAX_MASK</a>&#160;&#160;&#160;0x1FFUL</td></tr>
<tr class="separator:ga2733a6e079b0b2fecbcfc938b6b52846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50112027f227dec6353c8d8e703eacb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga50112027f227dec6353c8d8e703eacb3">_UART_TXDATAX_TXDATAX_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga50112027f227dec6353c8d8e703eacb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13cc6083ddb771726158006b400477ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga13cc6083ddb771726158006b400477ea">UART_TXDATAX_TXDATAX_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga50112027f227dec6353c8d8e703eacb3">_UART_TXDATAX_TXDATAX_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga13cc6083ddb771726158006b400477ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592969e703bf427566b7e0262e1100ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga592969e703bf427566b7e0262e1100ca">UART_TXDATAX_UBRXAT</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:ga592969e703bf427566b7e0262e1100ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6407d84c6cd35531e17d0b95c5bf1770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6407d84c6cd35531e17d0b95c5bf1770">_UART_TXDATAX_UBRXAT_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga6407d84c6cd35531e17d0b95c5bf1770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb52757e9a275e384f84506d9fdfe87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacb52757e9a275e384f84506d9fdfe87d">_UART_TXDATAX_UBRXAT_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:gacb52757e9a275e384f84506d9fdfe87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b75a1aa36156d6693b4839ba9813951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6b75a1aa36156d6693b4839ba9813951">_UART_TXDATAX_UBRXAT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6b75a1aa36156d6693b4839ba9813951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca0b0f4a754ea44d48d8c4a8665c483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaca0b0f4a754ea44d48d8c4a8665c483">UART_TXDATAX_UBRXAT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6b75a1aa36156d6693b4839ba9813951">_UART_TXDATAX_UBRXAT_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:gaaca0b0f4a754ea44d48d8c4a8665c483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205adc63b2efee8c454a0c5e85ac694c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga205adc63b2efee8c454a0c5e85ac694c">UART_TXDATAX_TXTRIAT</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td></tr>
<tr class="separator:ga205adc63b2efee8c454a0c5e85ac694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379c885667f85abba20ff0d1c8a7eb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga379c885667f85abba20ff0d1c8a7eb08">_UART_TXDATAX_TXTRIAT_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga379c885667f85abba20ff0d1c8a7eb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72bbaf4a4d7f94930aa133a238c68cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga72bbaf4a4d7f94930aa133a238c68cd0">_UART_TXDATAX_TXTRIAT_MASK</a>&#160;&#160;&#160;0x1000UL</td></tr>
<tr class="separator:ga72bbaf4a4d7f94930aa133a238c68cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf095d071b0fda103c8f3c1e00628a16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf095d071b0fda103c8f3c1e00628a16e">_UART_TXDATAX_TXTRIAT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf095d071b0fda103c8f3c1e00628a16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7174e56f791196a1b86975a84ea0c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab7174e56f791196a1b86975a84ea0c03">UART_TXDATAX_TXTRIAT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf095d071b0fda103c8f3c1e00628a16e">_UART_TXDATAX_TXTRIAT_DEFAULT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gab7174e56f791196a1b86975a84ea0c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f17e38242d8d4b95bc0a2e3609278a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4f17e38242d8d4b95bc0a2e3609278a5">UART_TXDATAX_TXBREAK</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 13)</td></tr>
<tr class="separator:ga4f17e38242d8d4b95bc0a2e3609278a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a405ed83e732dba5bb9c488a66140e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac3a405ed83e732dba5bb9c488a66140e">_UART_TXDATAX_TXBREAK_SHIFT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gac3a405ed83e732dba5bb9c488a66140e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5706bf22a1654dd3ff7ea3c5770d9169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5706bf22a1654dd3ff7ea3c5770d9169">_UART_TXDATAX_TXBREAK_MASK</a>&#160;&#160;&#160;0x2000UL</td></tr>
<tr class="separator:ga5706bf22a1654dd3ff7ea3c5770d9169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae817eb6af11839c780feec22d71ca7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae817eb6af11839c780feec22d71ca7db">_UART_TXDATAX_TXBREAK_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae817eb6af11839c780feec22d71ca7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f8da41b7320dd68acd12126b097395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga67f8da41b7320dd68acd12126b097395">UART_TXDATAX_TXBREAK_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae817eb6af11839c780feec22d71ca7db">_UART_TXDATAX_TXBREAK_DEFAULT</a> &lt;&lt; 13)</td></tr>
<tr class="separator:ga67f8da41b7320dd68acd12126b097395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a95f5dc42a3b67e28d9b70f35bb121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga32a95f5dc42a3b67e28d9b70f35bb121">UART_TXDATAX_TXDISAT</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td></tr>
<tr class="separator:ga32a95f5dc42a3b67e28d9b70f35bb121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494499999617fd07f166ddf3bdd745ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga494499999617fd07f166ddf3bdd745ed">_UART_TXDATAX_TXDISAT_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga494499999617fd07f166ddf3bdd745ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc60e881451cdeae6b61fd5334f367c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabfc60e881451cdeae6b61fd5334f367c">_UART_TXDATAX_TXDISAT_MASK</a>&#160;&#160;&#160;0x4000UL</td></tr>
<tr class="separator:gabfc60e881451cdeae6b61fd5334f367c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa728dad15060085f350f23645e37d91f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa728dad15060085f350f23645e37d91f">_UART_TXDATAX_TXDISAT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa728dad15060085f350f23645e37d91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710761e0896c99ff816d7cefca1799fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga710761e0896c99ff816d7cefca1799fe">UART_TXDATAX_TXDISAT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa728dad15060085f350f23645e37d91f">_UART_TXDATAX_TXDISAT_DEFAULT</a> &lt;&lt; 14)</td></tr>
<tr class="separator:ga710761e0896c99ff816d7cefca1799fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c04555adc1fa61585625a4d19f161c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga07c04555adc1fa61585625a4d19f161c">UART_TXDATAX_RXENAT</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td></tr>
<tr class="separator:ga07c04555adc1fa61585625a4d19f161c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ee315cd7d39a01b65fe79f200e8526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga99ee315cd7d39a01b65fe79f200e8526">_UART_TXDATAX_RXENAT_SHIFT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga99ee315cd7d39a01b65fe79f200e8526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9610ce108ab65fcd33c680402af66a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9610ce108ab65fcd33c680402af66a46">_UART_TXDATAX_RXENAT_MASK</a>&#160;&#160;&#160;0x8000UL</td></tr>
<tr class="separator:ga9610ce108ab65fcd33c680402af66a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfcd7f1c795612b85eea779e6fdc48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4cfcd7f1c795612b85eea779e6fdc48c">_UART_TXDATAX_RXENAT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4cfcd7f1c795612b85eea779e6fdc48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2177d730674a0f20b5f015f108514110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2177d730674a0f20b5f015f108514110">UART_TXDATAX_RXENAT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4cfcd7f1c795612b85eea779e6fdc48c">_UART_TXDATAX_RXENAT_DEFAULT</a> &lt;&lt; 15)</td></tr>
<tr class="separator:ga2177d730674a0f20b5f015f108514110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18cd55c56b64f150123c3a9eb05a8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa18cd55c56b64f150123c3a9eb05a8e0">_UART_TXDATA_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa18cd55c56b64f150123c3a9eb05a8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6800b7bed91d206e11c1efdd5176776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf6800b7bed91d206e11c1efdd5176776">_UART_TXDATA_MASK</a>&#160;&#160;&#160;0x000000FFUL</td></tr>
<tr class="separator:gaf6800b7bed91d206e11c1efdd5176776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b073009e7dacdd01b5b39cf79ceb93b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6b073009e7dacdd01b5b39cf79ceb93b">_UART_TXDATA_TXDATA_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6b073009e7dacdd01b5b39cf79ceb93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1026735d25192b0048cc366bca3c48cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1026735d25192b0048cc366bca3c48cc">_UART_TXDATA_TXDATA_MASK</a>&#160;&#160;&#160;0xFFUL</td></tr>
<tr class="separator:ga1026735d25192b0048cc366bca3c48cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c997a497207f95e211531728a8a713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga17c997a497207f95e211531728a8a713">_UART_TXDATA_TXDATA_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga17c997a497207f95e211531728a8a713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4500140a814779c74a4347b82f7e85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae4500140a814779c74a4347b82f7e85c">UART_TXDATA_TXDATA_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga17c997a497207f95e211531728a8a713">_UART_TXDATA_TXDATA_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gae4500140a814779c74a4347b82f7e85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f9eee0c3f3d945cba80bba2418f1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga36f9eee0c3f3d945cba80bba2418f1a4">_UART_TXDOUBLEX_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga36f9eee0c3f3d945cba80bba2418f1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad137710a35dddb413507f4400584e490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad137710a35dddb413507f4400584e490">_UART_TXDOUBLEX_MASK</a>&#160;&#160;&#160;0xF9FFF9FFUL</td></tr>
<tr class="separator:gad137710a35dddb413507f4400584e490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781e42ce271231900b9ac9e363562d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga781e42ce271231900b9ac9e363562d3f">_UART_TXDOUBLEX_TXDATA0_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga781e42ce271231900b9ac9e363562d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e5404867074e8cd508b35fc0a9cdb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad8e5404867074e8cd508b35fc0a9cdb3">_UART_TXDOUBLEX_TXDATA0_MASK</a>&#160;&#160;&#160;0x1FFUL</td></tr>
<tr class="separator:gad8e5404867074e8cd508b35fc0a9cdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b2e07052030e6e44c253468249ed76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga45b2e07052030e6e44c253468249ed76">_UART_TXDOUBLEX_TXDATA0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga45b2e07052030e6e44c253468249ed76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0529a1fd29744c2d8ec2ca83d69de76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa0529a1fd29744c2d8ec2ca83d69de76">UART_TXDOUBLEX_TXDATA0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga45b2e07052030e6e44c253468249ed76">_UART_TXDOUBLEX_TXDATA0_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaa0529a1fd29744c2d8ec2ca83d69de76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c7c3f021bc04e0080478e0b96e84a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac7c7c3f021bc04e0080478e0b96e84a2">UART_TXDOUBLEX_UBRXAT0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gac7c7c3f021bc04e0080478e0b96e84a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f22cb7ff908e3f94a856d1f42efebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac2f22cb7ff908e3f94a856d1f42efebf">_UART_TXDOUBLEX_UBRXAT0_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gac2f22cb7ff908e3f94a856d1f42efebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22277cc58bca26c0aad408ded5bed54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab22277cc58bca26c0aad408ded5bed54">_UART_TXDOUBLEX_UBRXAT0_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:gab22277cc58bca26c0aad408ded5bed54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18230c9b4c19ea2dbc9607022741488a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga18230c9b4c19ea2dbc9607022741488a">_UART_TXDOUBLEX_UBRXAT0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga18230c9b4c19ea2dbc9607022741488a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee42e0278fc696f97fd6299bd0cd462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafee42e0278fc696f97fd6299bd0cd462">UART_TXDOUBLEX_UBRXAT0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga18230c9b4c19ea2dbc9607022741488a">_UART_TXDOUBLEX_UBRXAT0_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:gafee42e0278fc696f97fd6299bd0cd462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3fc0b13f972f7818e792accb5cc7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3a3fc0b13f972f7818e792accb5cc7cc">UART_TXDOUBLEX_TXTRIAT0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td></tr>
<tr class="separator:ga3a3fc0b13f972f7818e792accb5cc7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff38c097bb5a19a0964307eca3166af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8ff38c097bb5a19a0964307eca3166af">_UART_TXDOUBLEX_TXTRIAT0_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga8ff38c097bb5a19a0964307eca3166af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b6714321ac24c0e296a1a4bdb35d8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3b6714321ac24c0e296a1a4bdb35d8f2">_UART_TXDOUBLEX_TXTRIAT0_MASK</a>&#160;&#160;&#160;0x1000UL</td></tr>
<tr class="separator:ga3b6714321ac24c0e296a1a4bdb35d8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044c3c9897fea70f2bb12a150169ef42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga044c3c9897fea70f2bb12a150169ef42">_UART_TXDOUBLEX_TXTRIAT0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga044c3c9897fea70f2bb12a150169ef42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cfd8945f14e0585df4eba27509ca66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6cfd8945f14e0585df4eba27509ca66c">UART_TXDOUBLEX_TXTRIAT0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga044c3c9897fea70f2bb12a150169ef42">_UART_TXDOUBLEX_TXTRIAT0_DEFAULT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga6cfd8945f14e0585df4eba27509ca66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dabf5fcd2c452ab7f97ea267135995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae9dabf5fcd2c452ab7f97ea267135995">UART_TXDOUBLEX_TXBREAK0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 13)</td></tr>
<tr class="separator:gae9dabf5fcd2c452ab7f97ea267135995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88203a46bdb8189c1bfd02a2b3c14092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga88203a46bdb8189c1bfd02a2b3c14092">_UART_TXDOUBLEX_TXBREAK0_SHIFT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga88203a46bdb8189c1bfd02a2b3c14092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eac50cf2d44ec95b34dec3327ef7bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9eac50cf2d44ec95b34dec3327ef7bda">_UART_TXDOUBLEX_TXBREAK0_MASK</a>&#160;&#160;&#160;0x2000UL</td></tr>
<tr class="separator:ga9eac50cf2d44ec95b34dec3327ef7bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75539b5ee674ceab8ad3c707bf3b6cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga75539b5ee674ceab8ad3c707bf3b6cd8">_UART_TXDOUBLEX_TXBREAK0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga75539b5ee674ceab8ad3c707bf3b6cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5de29aaeab44c03690cfd0152e8731b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab5de29aaeab44c03690cfd0152e8731b">UART_TXDOUBLEX_TXBREAK0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga75539b5ee674ceab8ad3c707bf3b6cd8">_UART_TXDOUBLEX_TXBREAK0_DEFAULT</a> &lt;&lt; 13)</td></tr>
<tr class="separator:gab5de29aaeab44c03690cfd0152e8731b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65359ec762a9597f66dff7e1935f455a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga65359ec762a9597f66dff7e1935f455a">UART_TXDOUBLEX_TXDISAT0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td></tr>
<tr class="separator:ga65359ec762a9597f66dff7e1935f455a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13199d8a10735077f4450013aa9ad213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga13199d8a10735077f4450013aa9ad213">_UART_TXDOUBLEX_TXDISAT0_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga13199d8a10735077f4450013aa9ad213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a15a51b17942521d8db9e269baf7588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8a15a51b17942521d8db9e269baf7588">_UART_TXDOUBLEX_TXDISAT0_MASK</a>&#160;&#160;&#160;0x4000UL</td></tr>
<tr class="separator:ga8a15a51b17942521d8db9e269baf7588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f53932103ef8a7a34bec57568f27476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7f53932103ef8a7a34bec57568f27476">_UART_TXDOUBLEX_TXDISAT0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7f53932103ef8a7a34bec57568f27476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2b2f8f692327bb10027be3b4b2881b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabb2b2f8f692327bb10027be3b4b2881b">UART_TXDOUBLEX_TXDISAT0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7f53932103ef8a7a34bec57568f27476">_UART_TXDOUBLEX_TXDISAT0_DEFAULT</a> &lt;&lt; 14)</td></tr>
<tr class="separator:gabb2b2f8f692327bb10027be3b4b2881b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4207b25271c839daf1673e5fdd8289f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa4207b25271c839daf1673e5fdd8289f">UART_TXDOUBLEX_RXENAT0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td></tr>
<tr class="separator:gaa4207b25271c839daf1673e5fdd8289f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2da61c35ec9914f0a49a1590f4f80db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad2da61c35ec9914f0a49a1590f4f80db">_UART_TXDOUBLEX_RXENAT0_SHIFT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gad2da61c35ec9914f0a49a1590f4f80db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1d9b6fac09fbcf871f5e1894f133375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae1d9b6fac09fbcf871f5e1894f133375">_UART_TXDOUBLEX_RXENAT0_MASK</a>&#160;&#160;&#160;0x8000UL</td></tr>
<tr class="separator:gae1d9b6fac09fbcf871f5e1894f133375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25560aab1f7a8a0c7d301d9252aec7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae25560aab1f7a8a0c7d301d9252aec7c">_UART_TXDOUBLEX_RXENAT0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae25560aab1f7a8a0c7d301d9252aec7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2429c6ac7a011a46c59a2ea40cf6ccde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2429c6ac7a011a46c59a2ea40cf6ccde">UART_TXDOUBLEX_RXENAT0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae25560aab1f7a8a0c7d301d9252aec7c">_UART_TXDOUBLEX_RXENAT0_DEFAULT</a> &lt;&lt; 15)</td></tr>
<tr class="separator:ga2429c6ac7a011a46c59a2ea40cf6ccde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6afdf2ecaa58efae4b7e9a5572563f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa6afdf2ecaa58efae4b7e9a5572563f9">_UART_TXDOUBLEX_TXDATA1_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa6afdf2ecaa58efae4b7e9a5572563f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f31ea3d53045e9f86a7e6478ab5b865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0f31ea3d53045e9f86a7e6478ab5b865">_UART_TXDOUBLEX_TXDATA1_MASK</a>&#160;&#160;&#160;0x1FF0000UL</td></tr>
<tr class="separator:ga0f31ea3d53045e9f86a7e6478ab5b865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae2e9db68f3e6ca18633de98cf86cecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaae2e9db68f3e6ca18633de98cf86cecd">_UART_TXDOUBLEX_TXDATA1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaae2e9db68f3e6ca18633de98cf86cecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47e2480b73a48a5a601bd9788455e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae47e2480b73a48a5a601bd9788455e28">UART_TXDOUBLEX_TXDATA1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaae2e9db68f3e6ca18633de98cf86cecd">_UART_TXDOUBLEX_TXDATA1_DEFAULT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gae47e2480b73a48a5a601bd9788455e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94eba74843b821bd3b16483c9f4444eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga94eba74843b821bd3b16483c9f4444eb">UART_TXDOUBLEX_UBRXAT1</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 27)</td></tr>
<tr class="separator:ga94eba74843b821bd3b16483c9f4444eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217dc49feec64feeab60a75b4d197379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga217dc49feec64feeab60a75b4d197379">_UART_TXDOUBLEX_UBRXAT1_SHIFT</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ga217dc49feec64feeab60a75b4d197379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9783f9037bb1153d66ed3667eea87c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab9783f9037bb1153d66ed3667eea87c5">_UART_TXDOUBLEX_UBRXAT1_MASK</a>&#160;&#160;&#160;0x8000000UL</td></tr>
<tr class="separator:gab9783f9037bb1153d66ed3667eea87c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7d913aad152d77fd192e8496c51e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafe7d913aad152d77fd192e8496c51e2f">_UART_TXDOUBLEX_UBRXAT1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gafe7d913aad152d77fd192e8496c51e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e6d90183c3a760e3b81ab0150f5ac1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0e6d90183c3a760e3b81ab0150f5ac1a">UART_TXDOUBLEX_UBRXAT1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafe7d913aad152d77fd192e8496c51e2f">_UART_TXDOUBLEX_UBRXAT1_DEFAULT</a> &lt;&lt; 27)</td></tr>
<tr class="separator:ga0e6d90183c3a760e3b81ab0150f5ac1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ccf8a1d3a5596808688daee9ce9c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa9ccf8a1d3a5596808688daee9ce9c36">UART_TXDOUBLEX_TXTRIAT1</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 28)</td></tr>
<tr class="separator:gaa9ccf8a1d3a5596808688daee9ce9c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ca6a30062f1c3c6559f46ed5ed13c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac7ca6a30062f1c3c6559f46ed5ed13c6">_UART_TXDOUBLEX_TXTRIAT1_SHIFT</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gac7ca6a30062f1c3c6559f46ed5ed13c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89107467c8d81253d851766310bd069e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga89107467c8d81253d851766310bd069e">_UART_TXDOUBLEX_TXTRIAT1_MASK</a>&#160;&#160;&#160;0x10000000UL</td></tr>
<tr class="separator:ga89107467c8d81253d851766310bd069e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58bf7d20bef439f3911061978a10b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa58bf7d20bef439f3911061978a10b2d">_UART_TXDOUBLEX_TXTRIAT1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa58bf7d20bef439f3911061978a10b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64caffc02a3a8b9cee8156d315d5c920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga64caffc02a3a8b9cee8156d315d5c920">UART_TXDOUBLEX_TXTRIAT1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa58bf7d20bef439f3911061978a10b2d">_UART_TXDOUBLEX_TXTRIAT1_DEFAULT</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga64caffc02a3a8b9cee8156d315d5c920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dccad6a2ad686e67c36bd90aabb712e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3dccad6a2ad686e67c36bd90aabb712e">UART_TXDOUBLEX_TXBREAK1</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 29)</td></tr>
<tr class="separator:ga3dccad6a2ad686e67c36bd90aabb712e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadabdd5549d2b7ea8c3c15dce768eed03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadabdd5549d2b7ea8c3c15dce768eed03">_UART_TXDOUBLEX_TXBREAK1_SHIFT</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:gadabdd5549d2b7ea8c3c15dce768eed03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79389e3e192dac6fbd4b9c412d2f499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa79389e3e192dac6fbd4b9c412d2f499">_UART_TXDOUBLEX_TXBREAK1_MASK</a>&#160;&#160;&#160;0x20000000UL</td></tr>
<tr class="separator:gaa79389e3e192dac6fbd4b9c412d2f499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7745357cb3b4a3b3ff15363c2007b847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7745357cb3b4a3b3ff15363c2007b847">_UART_TXDOUBLEX_TXBREAK1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7745357cb3b4a3b3ff15363c2007b847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fb6c9a85dd2c23af11311012d1cb5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga96fb6c9a85dd2c23af11311012d1cb5e">UART_TXDOUBLEX_TXBREAK1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7745357cb3b4a3b3ff15363c2007b847">_UART_TXDOUBLEX_TXBREAK1_DEFAULT</a> &lt;&lt; 29)</td></tr>
<tr class="separator:ga96fb6c9a85dd2c23af11311012d1cb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf207fec9650985e5292a94f834785c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf207fec9650985e5292a94f834785c69">UART_TXDOUBLEX_TXDISAT1</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 30)</td></tr>
<tr class="separator:gaf207fec9650985e5292a94f834785c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d08f19adb1dc7d33f4f767f4ceea28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9d08f19adb1dc7d33f4f767f4ceea28c">_UART_TXDOUBLEX_TXDISAT1_SHIFT</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga9d08f19adb1dc7d33f4f767f4ceea28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0af6521a0bbe416522819f44341a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1f0af6521a0bbe416522819f44341a25">_UART_TXDOUBLEX_TXDISAT1_MASK</a>&#160;&#160;&#160;0x40000000UL</td></tr>
<tr class="separator:ga1f0af6521a0bbe416522819f44341a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1506ab35627cd27d85d20ce435d44e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab1506ab35627cd27d85d20ce435d44e3">_UART_TXDOUBLEX_TXDISAT1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab1506ab35627cd27d85d20ce435d44e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad990633ca376eac25fdc86dabd6aeb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad990633ca376eac25fdc86dabd6aeb86">UART_TXDOUBLEX_TXDISAT1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab1506ab35627cd27d85d20ce435d44e3">_UART_TXDOUBLEX_TXDISAT1_DEFAULT</a> &lt;&lt; 30)</td></tr>
<tr class="separator:gad990633ca376eac25fdc86dabd6aeb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac67405a42febbfdb2a64dd97705d4ea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac67405a42febbfdb2a64dd97705d4ea8">UART_TXDOUBLEX_RXENAT1</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td></tr>
<tr class="separator:gac67405a42febbfdb2a64dd97705d4ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45c13943ac70e22b5223b3481b0b10e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac45c13943ac70e22b5223b3481b0b10e">_UART_TXDOUBLEX_RXENAT1_SHIFT</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gac45c13943ac70e22b5223b3481b0b10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e100c00f4cc0e7c51f922d0ab61ae44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0e100c00f4cc0e7c51f922d0ab61ae44">_UART_TXDOUBLEX_RXENAT1_MASK</a>&#160;&#160;&#160;0x80000000UL</td></tr>
<tr class="separator:ga0e100c00f4cc0e7c51f922d0ab61ae44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f005450e7acf7ce1ccc1a023541c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga86f005450e7acf7ce1ccc1a023541c47">_UART_TXDOUBLEX_RXENAT1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga86f005450e7acf7ce1ccc1a023541c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91b4ea6b426ab49c3b7bdc054c2afb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac91b4ea6b426ab49c3b7bdc054c2afb4">UART_TXDOUBLEX_RXENAT1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga86f005450e7acf7ce1ccc1a023541c47">_UART_TXDOUBLEX_RXENAT1_DEFAULT</a> &lt;&lt; 31)</td></tr>
<tr class="separator:gac91b4ea6b426ab49c3b7bdc054c2afb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6acad8a4cb085e02aebdc9b5bc3a94d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6acad8a4cb085e02aebdc9b5bc3a94d5">_UART_TXDOUBLE_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6acad8a4cb085e02aebdc9b5bc3a94d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ecac8b4ca4c4f5487abebe8cf4ad67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga48ecac8b4ca4c4f5487abebe8cf4ad67">_UART_TXDOUBLE_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:ga48ecac8b4ca4c4f5487abebe8cf4ad67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9551be1c2b2289b9b0cc85199cb847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaff9551be1c2b2289b9b0cc85199cb847">_UART_TXDOUBLE_TXDATA0_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaff9551be1c2b2289b9b0cc85199cb847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8f6f2a6efdbbdd35b508a7b100575d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9d8f6f2a6efdbbdd35b508a7b100575d">_UART_TXDOUBLE_TXDATA0_MASK</a>&#160;&#160;&#160;0xFFUL</td></tr>
<tr class="separator:ga9d8f6f2a6efdbbdd35b508a7b100575d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ef2b82145f79606d0284b55a8e00b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga71ef2b82145f79606d0284b55a8e00b4">_UART_TXDOUBLE_TXDATA0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga71ef2b82145f79606d0284b55a8e00b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65099c30196f6c3dd15b26af5e33bbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga65099c30196f6c3dd15b26af5e33bbbd">UART_TXDOUBLE_TXDATA0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga71ef2b82145f79606d0284b55a8e00b4">_UART_TXDOUBLE_TXDATA0_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga65099c30196f6c3dd15b26af5e33bbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a3d4c3090038203ad0f525eea2558e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac5a3d4c3090038203ad0f525eea2558e">_UART_TXDOUBLE_TXDATA1_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gac5a3d4c3090038203ad0f525eea2558e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee973b336fb127f16125d2062b662486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaee973b336fb127f16125d2062b662486">_UART_TXDOUBLE_TXDATA1_MASK</a>&#160;&#160;&#160;0xFF00UL</td></tr>
<tr class="separator:gaee973b336fb127f16125d2062b662486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1cf114bd216dbe07cce3bc4b6eca49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5e1cf114bd216dbe07cce3bc4b6eca49">_UART_TXDOUBLE_TXDATA1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5e1cf114bd216dbe07cce3bc4b6eca49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa336c566700e32f30c5ef231c958999b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa336c566700e32f30c5ef231c958999b">UART_TXDOUBLE_TXDATA1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5e1cf114bd216dbe07cce3bc4b6eca49">_UART_TXDOUBLE_TXDATA1_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaa336c566700e32f30c5ef231c958999b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc63625b64181840fc0b1ae40bfcee64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafc63625b64181840fc0b1ae40bfcee64">_UART_IF_RESETVALUE</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gafc63625b64181840fc0b1ae40bfcee64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38602d3a7d700bf791148febd94d887b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga38602d3a7d700bf791148febd94d887b">_UART_IF_MASK</a>&#160;&#160;&#160;0x00001FFFUL</td></tr>
<tr class="separator:ga38602d3a7d700bf791148febd94d887b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bcf7e9bd320173629f710576be16def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0bcf7e9bd320173629f710576be16def">UART_IF_TXC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga0bcf7e9bd320173629f710576be16def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef1d854d99653076954cc99bfd6daeb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaef1d854d99653076954cc99bfd6daeb4">_UART_IF_TXC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaef1d854d99653076954cc99bfd6daeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751b3336637d3a38cc0c442eefc2319a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga751b3336637d3a38cc0c442eefc2319a">_UART_IF_TXC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga751b3336637d3a38cc0c442eefc2319a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7574e381b171d92445a2e3131afef0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7574e381b171d92445a2e3131afef0bb">_UART_IF_TXC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7574e381b171d92445a2e3131afef0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf218b4766f0dd29acfacb8f686f96cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf218b4766f0dd29acfacb8f686f96cab">UART_IF_TXC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7574e381b171d92445a2e3131afef0bb">_UART_IF_TXC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaf218b4766f0dd29acfacb8f686f96cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7c86c6827f0fb547a565fa37e0c708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafd7c86c6827f0fb547a565fa37e0c708">UART_IF_TXBL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gafd7c86c6827f0fb547a565fa37e0c708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1edfbe45e4778a1a88ce0fc50f7187db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1edfbe45e4778a1a88ce0fc50f7187db">_UART_IF_TXBL_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1edfbe45e4778a1a88ce0fc50f7187db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc97cf8fac59c73f30038278fd9f1f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadc97cf8fac59c73f30038278fd9f1f9a">_UART_IF_TXBL_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gadc97cf8fac59c73f30038278fd9f1f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2fd7d8d0110211d6882b8058dd7704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaca2fd7d8d0110211d6882b8058dd7704">_UART_IF_TXBL_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaca2fd7d8d0110211d6882b8058dd7704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1e8a036635c870bd35813d9bd2c283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gada1e8a036635c870bd35813d9bd2c283">UART_IF_TXBL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaca2fd7d8d0110211d6882b8058dd7704">_UART_IF_TXBL_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gada1e8a036635c870bd35813d9bd2c283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569876381422329356339f0fc844973d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga569876381422329356339f0fc844973d">UART_IF_RXDATAV</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga569876381422329356339f0fc844973d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11549762e7b17ae6e9ea329daefd0d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga11549762e7b17ae6e9ea329daefd0d86">_UART_IF_RXDATAV_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga11549762e7b17ae6e9ea329daefd0d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e85f33d63950c09d7c7d27df5d04c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga62e85f33d63950c09d7c7d27df5d04c0">_UART_IF_RXDATAV_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga62e85f33d63950c09d7c7d27df5d04c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637d2a1603b611b4a1d637c5c2114753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga637d2a1603b611b4a1d637c5c2114753">_UART_IF_RXDATAV_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga637d2a1603b611b4a1d637c5c2114753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0bb296a308d734cfb5dfbd0a6bc1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabb0bb296a308d734cfb5dfbd0a6bc1b2">UART_IF_RXDATAV_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga637d2a1603b611b4a1d637c5c2114753">_UART_IF_RXDATAV_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gabb0bb296a308d734cfb5dfbd0a6bc1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227f68741020134d5c0dd39d2f62d4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga227f68741020134d5c0dd39d2f62d4d7">UART_IF_RXFULL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga227f68741020134d5c0dd39d2f62d4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037792a46507c2fb760d99acced2ad0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga037792a46507c2fb760d99acced2ad0f">_UART_IF_RXFULL_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga037792a46507c2fb760d99acced2ad0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33346abe87e39fa188aa11a14a3fcc59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga33346abe87e39fa188aa11a14a3fcc59">_UART_IF_RXFULL_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga33346abe87e39fa188aa11a14a3fcc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c232ae0d12d8b6a9cc70180157163cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3c232ae0d12d8b6a9cc70180157163cc">_UART_IF_RXFULL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3c232ae0d12d8b6a9cc70180157163cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84779fff7cf8336f14a867dc25c725e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga84779fff7cf8336f14a867dc25c725e2">UART_IF_RXFULL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3c232ae0d12d8b6a9cc70180157163cc">_UART_IF_RXFULL_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga84779fff7cf8336f14a867dc25c725e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a0bd2e3d7b7cd1bb42f8fc2a367ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga10a0bd2e3d7b7cd1bb42f8fc2a367ba1">UART_IF_RXOF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga10a0bd2e3d7b7cd1bb42f8fc2a367ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa481b098caaf80277ba06f85d72b3fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa481b098caaf80277ba06f85d72b3fbc">_UART_IF_RXOF_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaa481b098caaf80277ba06f85d72b3fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5284d6e1c4f78928dcacd8c024be9509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5284d6e1c4f78928dcacd8c024be9509">_UART_IF_RXOF_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga5284d6e1c4f78928dcacd8c024be9509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2033e30d833dec11569d5afeba66a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab2033e30d833dec11569d5afeba66a49">_UART_IF_RXOF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab2033e30d833dec11569d5afeba66a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f23a8c6b8c535c7f8e3ac727cc7613a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7f23a8c6b8c535c7f8e3ac727cc7613a">UART_IF_RXOF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab2033e30d833dec11569d5afeba66a49">_UART_IF_RXOF_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga7f23a8c6b8c535c7f8e3ac727cc7613a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d67d61cf560ae48d4e0776e0377f35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3d67d61cf560ae48d4e0776e0377f35c">UART_IF_RXUF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga3d67d61cf560ae48d4e0776e0377f35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a699b8c576acf23051787514309c09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9a699b8c576acf23051787514309c09e">_UART_IF_RXUF_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga9a699b8c576acf23051787514309c09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab335c4fbb0de8d4655d2c738bb5edc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab335c4fbb0de8d4655d2c738bb5edc7c">_UART_IF_RXUF_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gab335c4fbb0de8d4655d2c738bb5edc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4688592f3db35b0b8c8b4bc11a3a823c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4688592f3db35b0b8c8b4bc11a3a823c">_UART_IF_RXUF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4688592f3db35b0b8c8b4bc11a3a823c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc793a480a9692e796de28f37a7675a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadbc793a480a9692e796de28f37a7675a">UART_IF_RXUF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4688592f3db35b0b8c8b4bc11a3a823c">_UART_IF_RXUF_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:gadbc793a480a9692e796de28f37a7675a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0107d3a094319f0494aebe228cf6c62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0107d3a094319f0494aebe228cf6c62d">UART_IF_TXOF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga0107d3a094319f0494aebe228cf6c62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb3f72cffcfef2998231cc6f0ddb796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaefb3f72cffcfef2998231cc6f0ddb796">_UART_IF_TXOF_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaefb3f72cffcfef2998231cc6f0ddb796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5136aabb8c646fc10ed1e30944b81c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaea5136aabb8c646fc10ed1e30944b81c">_UART_IF_TXOF_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gaea5136aabb8c646fc10ed1e30944b81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe1095267ad53e4fda0ee3818dba8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaafe1095267ad53e4fda0ee3818dba8c1">_UART_IF_TXOF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaafe1095267ad53e4fda0ee3818dba8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa278a2bad4bb94fe0048f01d8d048720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa278a2bad4bb94fe0048f01d8d048720">UART_IF_TXOF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaafe1095267ad53e4fda0ee3818dba8c1">_UART_IF_TXOF_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:gaa278a2bad4bb94fe0048f01d8d048720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21548c8388b10b7f6b35e7f3bf1e279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf21548c8388b10b7f6b35e7f3bf1e279">UART_IF_TXUF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gaf21548c8388b10b7f6b35e7f3bf1e279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b7b66e084c11686854139258a17195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf2b7b66e084c11686854139258a17195">_UART_IF_TXUF_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaf2b7b66e084c11686854139258a17195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb1ad3a74ebb9ac7cf75346d7bf48f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2bb1ad3a74ebb9ac7cf75346d7bf48f8">_UART_IF_TXUF_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga2bb1ad3a74ebb9ac7cf75346d7bf48f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf2c84c86ca0ee8ebeff2a9d0545f267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacf2c84c86ca0ee8ebeff2a9d0545f267">_UART_IF_TXUF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gacf2c84c86ca0ee8ebeff2a9d0545f267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea726af005acf3a8ea28065b07f516ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaea726af005acf3a8ea28065b07f516ec">UART_IF_TXUF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacf2c84c86ca0ee8ebeff2a9d0545f267">_UART_IF_TXUF_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:gaea726af005acf3a8ea28065b07f516ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga981eb6d154636e805a7a144068ebf8c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga981eb6d154636e805a7a144068ebf8c5">UART_IF_PERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga981eb6d154636e805a7a144068ebf8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75830cfc9e5e4a11859ba3e956d8bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab75830cfc9e5e4a11859ba3e956d8bff">_UART_IF_PERR_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab75830cfc9e5e4a11859ba3e956d8bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308b589d4d48882a75971934d9e6631b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga308b589d4d48882a75971934d9e6631b">_UART_IF_PERR_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga308b589d4d48882a75971934d9e6631b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb60a0648b176282731dc5adee9a736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacdb60a0648b176282731dc5adee9a736">_UART_IF_PERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gacdb60a0648b176282731dc5adee9a736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5835aa564d280bd917deac45977c06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad5835aa564d280bd917deac45977c06f">UART_IF_PERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacdb60a0648b176282731dc5adee9a736">_UART_IF_PERR_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gad5835aa564d280bd917deac45977c06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e4efa106b22a241eec8cca4ce5a00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga73e4efa106b22a241eec8cca4ce5a00f">UART_IF_FERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga73e4efa106b22a241eec8cca4ce5a00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6251778c341d3d31ac3cafd0bc58143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad6251778c341d3d31ac3cafd0bc58143">_UART_IF_FERR_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gad6251778c341d3d31ac3cafd0bc58143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f14cbf91b9bf76a90b72ad9f6b04c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf7f14cbf91b9bf76a90b72ad9f6b04c7">_UART_IF_FERR_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:gaf7f14cbf91b9bf76a90b72ad9f6b04c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd227442dfa8bd223f0f73411fe18b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7dd227442dfa8bd223f0f73411fe18b7">_UART_IF_FERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7dd227442dfa8bd223f0f73411fe18b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50eef7db9324c3743dc3d93fe6834759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga50eef7db9324c3743dc3d93fe6834759">UART_IF_FERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7dd227442dfa8bd223f0f73411fe18b7">_UART_IF_FERR_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga50eef7db9324c3743dc3d93fe6834759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59470ea82569bcd9740858ab80a1348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad59470ea82569bcd9740858ab80a1348">UART_IF_MPAF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:gad59470ea82569bcd9740858ab80a1348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63de8b7a9a12a73876c170f9d86864d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga63de8b7a9a12a73876c170f9d86864d1">_UART_IF_MPAF_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga63de8b7a9a12a73876c170f9d86864d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052d4886ee66c5e74782df3f88b495c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga052d4886ee66c5e74782df3f88b495c8">_UART_IF_MPAF_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga052d4886ee66c5e74782df3f88b495c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f6a16aad1bf6b9fe6008a61fe46a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga04f6a16aad1bf6b9fe6008a61fe46a99">_UART_IF_MPAF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga04f6a16aad1bf6b9fe6008a61fe46a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca316f3839b8978ae486b0f4315904cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaca316f3839b8978ae486b0f4315904cb">UART_IF_MPAF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga04f6a16aad1bf6b9fe6008a61fe46a99">_UART_IF_MPAF_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:gaca316f3839b8978ae486b0f4315904cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9823a494eebcb153768f68871563801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad9823a494eebcb153768f68871563801">UART_IF_SSM</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gad9823a494eebcb153768f68871563801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb6538d6b744cc61c9827bbc88c5819e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaeb6538d6b744cc61c9827bbc88c5819e">_UART_IF_SSM_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaeb6538d6b744cc61c9827bbc88c5819e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7e06f8e794b33b8d4238e4973213d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabc7e06f8e794b33b8d4238e4973213d5">_UART_IF_SSM_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:gabc7e06f8e794b33b8d4238e4973213d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51c2a42cca313e7ef14004509fe31bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa51c2a42cca313e7ef14004509fe31bd">_UART_IF_SSM_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa51c2a42cca313e7ef14004509fe31bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c961fce55830a32bd18f0d61d5be60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga40c961fce55830a32bd18f0d61d5be60">UART_IF_SSM_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa51c2a42cca313e7ef14004509fe31bd">_UART_IF_SSM_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga40c961fce55830a32bd18f0d61d5be60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8edd03a3534947440690c591e5d8722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa8edd03a3534947440690c591e5d8722">UART_IF_CCF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td></tr>
<tr class="separator:gaa8edd03a3534947440690c591e5d8722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c222bf6bb6d24111d60e7313e05abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga71c222bf6bb6d24111d60e7313e05abe">_UART_IF_CCF_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga71c222bf6bb6d24111d60e7313e05abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4afd011672a26e857a2ce7edf39b1008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4afd011672a26e857a2ce7edf39b1008">_UART_IF_CCF_MASK</a>&#160;&#160;&#160;0x1000UL</td></tr>
<tr class="separator:ga4afd011672a26e857a2ce7edf39b1008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f85ad62d8865f414e612811680df6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4f85ad62d8865f414e612811680df6c3">_UART_IF_CCF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4f85ad62d8865f414e612811680df6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c6028b8c652133820976d6a4585061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf6c6028b8c652133820976d6a4585061">UART_IF_CCF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4f85ad62d8865f414e612811680df6c3">_UART_IF_CCF_DEFAULT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gaf6c6028b8c652133820976d6a4585061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf590140ab0d57eb04a19a10694cee270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf590140ab0d57eb04a19a10694cee270">_UART_IFS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf590140ab0d57eb04a19a10694cee270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ba4f384942c44ed5daccabae7e539f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf2ba4f384942c44ed5daccabae7e539f">_UART_IFS_MASK</a>&#160;&#160;&#160;0x00001FF9UL</td></tr>
<tr class="separator:gaf2ba4f384942c44ed5daccabae7e539f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c638ad002f9e95bf7f85ab3cfcb307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae2c638ad002f9e95bf7f85ab3cfcb307">UART_IFS_TXC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:gae2c638ad002f9e95bf7f85ab3cfcb307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ead37c5051e58fca8bfccee67f9feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab8ead37c5051e58fca8bfccee67f9feb">_UART_IFS_TXC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab8ead37c5051e58fca8bfccee67f9feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32fd67ca05df1462fbbebb529ab7ce1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga32fd67ca05df1462fbbebb529ab7ce1a">_UART_IFS_TXC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga32fd67ca05df1462fbbebb529ab7ce1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7984eb35f56eb2b48e3ab472af9d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaca7984eb35f56eb2b48e3ab472af9d1b">_UART_IFS_TXC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaca7984eb35f56eb2b48e3ab472af9d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326acca4613211b84379ee9022cdca09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga326acca4613211b84379ee9022cdca09">UART_IFS_TXC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaca7984eb35f56eb2b48e3ab472af9d1b">_UART_IFS_TXC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga326acca4613211b84379ee9022cdca09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef99f63d47d498df93e0287a8ee9c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4ef99f63d47d498df93e0287a8ee9c77">UART_IFS_RXFULL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga4ef99f63d47d498df93e0287a8ee9c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84677775b4ca50f983890b81123e446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad84677775b4ca50f983890b81123e446">_UART_IFS_RXFULL_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad84677775b4ca50f983890b81123e446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8261f94ebe6757c21571bb4031f554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacc8261f94ebe6757c21571bb4031f554">_UART_IFS_RXFULL_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:gacc8261f94ebe6757c21571bb4031f554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5372ef13920c5be8c6c354f03962a446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5372ef13920c5be8c6c354f03962a446">_UART_IFS_RXFULL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5372ef13920c5be8c6c354f03962a446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8ebc826f8de637f70f4e0ddcbc046d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafc8ebc826f8de637f70f4e0ddcbc046d">UART_IFS_RXFULL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5372ef13920c5be8c6c354f03962a446">_UART_IFS_RXFULL_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:gafc8ebc826f8de637f70f4e0ddcbc046d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372f92c70cca95158c08aaa548163d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga372f92c70cca95158c08aaa548163d14">UART_IFS_RXOF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga372f92c70cca95158c08aaa548163d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98bf20860dda96290bc529142bf78d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac98bf20860dda96290bc529142bf78d1">_UART_IFS_RXOF_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac98bf20860dda96290bc529142bf78d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fae561e67a10ef8a74c8859e35dd698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1fae561e67a10ef8a74c8859e35dd698">_UART_IFS_RXOF_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga1fae561e67a10ef8a74c8859e35dd698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2f9a7ae570c7cad0c994513df29cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7c2f9a7ae570c7cad0c994513df29cb3">_UART_IFS_RXOF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7c2f9a7ae570c7cad0c994513df29cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga130659743c805d9f1e9a7d7abb162569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga130659743c805d9f1e9a7d7abb162569">UART_IFS_RXOF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7c2f9a7ae570c7cad0c994513df29cb3">_UART_IFS_RXOF_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga130659743c805d9f1e9a7d7abb162569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d11a7301c407520abef9208f0c296c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6d11a7301c407520abef9208f0c296c6">UART_IFS_RXUF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga6d11a7301c407520abef9208f0c296c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48cecb909e6f2b054f963c48f225d8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga48cecb909e6f2b054f963c48f225d8f3">_UART_IFS_RXUF_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga48cecb909e6f2b054f963c48f225d8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc9352a626309f0075adc654cff424a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaebc9352a626309f0075adc654cff424a">_UART_IFS_RXUF_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:gaebc9352a626309f0075adc654cff424a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19875bbd61ab76599ceca31ac637d9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga19875bbd61ab76599ceca31ac637d9a6">_UART_IFS_RXUF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga19875bbd61ab76599ceca31ac637d9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c89c7ec9d1ac5c61397f5ef786f2b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6c89c7ec9d1ac5c61397f5ef786f2b18">UART_IFS_RXUF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga19875bbd61ab76599ceca31ac637d9a6">_UART_IFS_RXUF_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga6c89c7ec9d1ac5c61397f5ef786f2b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653fb08b34573327056d89688564e1a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga653fb08b34573327056d89688564e1a2">UART_IFS_TXOF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga653fb08b34573327056d89688564e1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a100ff7291321f7b3e174c32f8f7b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1a100ff7291321f7b3e174c32f8f7b09">_UART_IFS_TXOF_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga1a100ff7291321f7b3e174c32f8f7b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148e3e8330eed8b5e0758bddec9144ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga148e3e8330eed8b5e0758bddec9144ee">_UART_IFS_TXOF_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:ga148e3e8330eed8b5e0758bddec9144ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade79e83a5f531d1885233a5be6f11510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gade79e83a5f531d1885233a5be6f11510">_UART_IFS_TXOF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gade79e83a5f531d1885233a5be6f11510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d0a7738d6689869e1ba809b59728757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4d0a7738d6689869e1ba809b59728757">UART_IFS_TXOF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gade79e83a5f531d1885233a5be6f11510">_UART_IFS_TXOF_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:ga4d0a7738d6689869e1ba809b59728757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab787a113d75595f0240e6f05f770d2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab787a113d75595f0240e6f05f770d2d9">UART_IFS_TXUF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gab787a113d75595f0240e6f05f770d2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64c5f93b2655feb965962089292e483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad64c5f93b2655feb965962089292e483">_UART_IFS_TXUF_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gad64c5f93b2655feb965962089292e483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada94c56691c312226eee4e0d4d5f18f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gada94c56691c312226eee4e0d4d5f18f9">_UART_IFS_TXUF_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:gada94c56691c312226eee4e0d4d5f18f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d44d41f56bc0ab3ab3274a59859a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga83d44d41f56bc0ab3ab3274a59859a01">_UART_IFS_TXUF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga83d44d41f56bc0ab3ab3274a59859a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga342a3b920bf524108be683fa0d2871f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga342a3b920bf524108be683fa0d2871f2">UART_IFS_TXUF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga83d44d41f56bc0ab3ab3274a59859a01">_UART_IFS_TXUF_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga342a3b920bf524108be683fa0d2871f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd7b8213700f21c098b16bfdc6659e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1fd7b8213700f21c098b16bfdc6659e6">UART_IFS_PERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga1fd7b8213700f21c098b16bfdc6659e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14eb729d0ac5e2aabeec3f4518f5459c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga14eb729d0ac5e2aabeec3f4518f5459c">_UART_IFS_PERR_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga14eb729d0ac5e2aabeec3f4518f5459c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c027166bb4aed269df97d856f6ce91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga57c027166bb4aed269df97d856f6ce91">_UART_IFS_PERR_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga57c027166bb4aed269df97d856f6ce91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e4dca078ea392d776d44cfe71775b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga01e4dca078ea392d776d44cfe71775b6">_UART_IFS_PERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga01e4dca078ea392d776d44cfe71775b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03afeb466c81880d3fde0ef27b82a193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga03afeb466c81880d3fde0ef27b82a193">UART_IFS_PERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga01e4dca078ea392d776d44cfe71775b6">_UART_IFS_PERR_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga03afeb466c81880d3fde0ef27b82a193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0706cd1c3824068684d4d03afa7e65f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0706cd1c3824068684d4d03afa7e65f3">UART_IFS_FERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga0706cd1c3824068684d4d03afa7e65f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e2631926cdefb707e177f80fde0c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga84e2631926cdefb707e177f80fde0c32">_UART_IFS_FERR_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga84e2631926cdefb707e177f80fde0c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa5f5f398cd578a767207c555d75014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5fa5f5f398cd578a767207c555d75014">_UART_IFS_FERR_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga5fa5f5f398cd578a767207c555d75014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e709db1f8c13c9c1e958e66149baae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6e709db1f8c13c9c1e958e66149baae5">_UART_IFS_FERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6e709db1f8c13c9c1e958e66149baae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c87850787af4ec4f45b82f17324302c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3c87850787af4ec4f45b82f17324302c">UART_IFS_FERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6e709db1f8c13c9c1e958e66149baae5">_UART_IFS_FERR_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga3c87850787af4ec4f45b82f17324302c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63eff28d1453a23660a91c498391169d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga63eff28d1453a23660a91c498391169d">UART_IFS_MPAF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga63eff28d1453a23660a91c498391169d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c46d046410e5c01e68f43d05a1e89a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga84c46d046410e5c01e68f43d05a1e89a">_UART_IFS_MPAF_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga84c46d046410e5c01e68f43d05a1e89a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3709480705f82618bc1b4e2d13ff2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2e3709480705f82618bc1b4e2d13ff2f">_UART_IFS_MPAF_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga2e3709480705f82618bc1b4e2d13ff2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c3871ce6a0fa1754f6a9a976008260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga86c3871ce6a0fa1754f6a9a976008260">_UART_IFS_MPAF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga86c3871ce6a0fa1754f6a9a976008260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab49e40ef537a5bdebc6b9f3bb7431269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab49e40ef537a5bdebc6b9f3bb7431269">UART_IFS_MPAF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga86c3871ce6a0fa1754f6a9a976008260">_UART_IFS_MPAF_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:gab49e40ef537a5bdebc6b9f3bb7431269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a3610ebd65eae3aa722e1b4d0e9a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad5a3610ebd65eae3aa722e1b4d0e9a76">UART_IFS_SSM</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gad5a3610ebd65eae3aa722e1b4d0e9a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed3541d3b1db200a14952fbda6335bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5ed3541d3b1db200a14952fbda6335bc">_UART_IFS_SSM_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga5ed3541d3b1db200a14952fbda6335bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8444a7389afeaf001d596d5a1ffa29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gada8444a7389afeaf001d596d5a1ffa29">_UART_IFS_SSM_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:gada8444a7389afeaf001d596d5a1ffa29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad307a1c258106a4a384eb53058ddc644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad307a1c258106a4a384eb53058ddc644">_UART_IFS_SSM_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad307a1c258106a4a384eb53058ddc644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d06df86f3d17249b2c305896ed06596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4d06df86f3d17249b2c305896ed06596">UART_IFS_SSM_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad307a1c258106a4a384eb53058ddc644">_UART_IFS_SSM_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga4d06df86f3d17249b2c305896ed06596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df05a4093cd40923b3378548f4ee105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4df05a4093cd40923b3378548f4ee105">UART_IFS_CCF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td></tr>
<tr class="separator:ga4df05a4093cd40923b3378548f4ee105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d711d10bc048bde05c09fb85018841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf5d711d10bc048bde05c09fb85018841">_UART_IFS_CCF_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaf5d711d10bc048bde05c09fb85018841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0827e714f75c8324e2920fb02cf2474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa0827e714f75c8324e2920fb02cf2474">_UART_IFS_CCF_MASK</a>&#160;&#160;&#160;0x1000UL</td></tr>
<tr class="separator:gaa0827e714f75c8324e2920fb02cf2474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b4723aa7cfb88fab03837e0197e96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga96b4723aa7cfb88fab03837e0197e96d">_UART_IFS_CCF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga96b4723aa7cfb88fab03837e0197e96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0befd5a157841b9a705b8e9b3c0ac9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae0befd5a157841b9a705b8e9b3c0ac9b">UART_IFS_CCF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga96b4723aa7cfb88fab03837e0197e96d">_UART_IFS_CCF_DEFAULT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gae0befd5a157841b9a705b8e9b3c0ac9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c47b0740da23c22ee61e5bef27bd3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae7c47b0740da23c22ee61e5bef27bd3d">_UART_IFC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae7c47b0740da23c22ee61e5bef27bd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f68baf0b5d3f2213ba157f7b5ddbfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab9f68baf0b5d3f2213ba157f7b5ddbfb">_UART_IFC_MASK</a>&#160;&#160;&#160;0x00001FF9UL</td></tr>
<tr class="separator:gab9f68baf0b5d3f2213ba157f7b5ddbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca06882b2bf29aea9d55c96efe53344f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaca06882b2bf29aea9d55c96efe53344f">UART_IFC_TXC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:gaca06882b2bf29aea9d55c96efe53344f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89bdfa0f7000df22d4bae699c107edf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga89bdfa0f7000df22d4bae699c107edf5">_UART_IFC_TXC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga89bdfa0f7000df22d4bae699c107edf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1abe8651dd5226825f31a6ee10452481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1abe8651dd5226825f31a6ee10452481">_UART_IFC_TXC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga1abe8651dd5226825f31a6ee10452481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74dbc0c9a57f7e3dbb1ac79e639c7d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga74dbc0c9a57f7e3dbb1ac79e639c7d1f">_UART_IFC_TXC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga74dbc0c9a57f7e3dbb1ac79e639c7d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975ef1042642009ba5f27e8906a9daa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga975ef1042642009ba5f27e8906a9daa0">UART_IFC_TXC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga74dbc0c9a57f7e3dbb1ac79e639c7d1f">_UART_IFC_TXC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga975ef1042642009ba5f27e8906a9daa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d309af9e410c6ff13d906b790d1d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga70d309af9e410c6ff13d906b790d1d12">UART_IFC_RXFULL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga70d309af9e410c6ff13d906b790d1d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d6063857b188a793412b9582481738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad7d6063857b188a793412b9582481738">_UART_IFC_RXFULL_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad7d6063857b188a793412b9582481738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef4f1484704f314f8b70c67d870336a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4ef4f1484704f314f8b70c67d870336a">_UART_IFC_RXFULL_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga4ef4f1484704f314f8b70c67d870336a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6399d69c63a18c79720ab34e65c73c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6399d69c63a18c79720ab34e65c73c19">_UART_IFC_RXFULL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6399d69c63a18c79720ab34e65c73c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740ea67813f12375d660bca9d0d08580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga740ea67813f12375d660bca9d0d08580">UART_IFC_RXFULL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6399d69c63a18c79720ab34e65c73c19">_UART_IFC_RXFULL_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga740ea67813f12375d660bca9d0d08580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d5da5d6d74d661609bf8e9d02f0862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae8d5da5d6d74d661609bf8e9d02f0862">UART_IFC_RXOF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gae8d5da5d6d74d661609bf8e9d02f0862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae56ec4154ff8d2ad7b8cea59a950ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1ae56ec4154ff8d2ad7b8cea59a950ab">_UART_IFC_RXOF_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga1ae56ec4154ff8d2ad7b8cea59a950ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bfd6dd0700f9bbe72bd8b228968ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab6bfd6dd0700f9bbe72bd8b228968ff7">_UART_IFC_RXOF_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gab6bfd6dd0700f9bbe72bd8b228968ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a33cde68233fd049d0f0bfbe78232b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga21a33cde68233fd049d0f0bfbe78232b">_UART_IFC_RXOF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga21a33cde68233fd049d0f0bfbe78232b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7283fa14d2aba5347342ab931e2c7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacb7283fa14d2aba5347342ab931e2c7a">UART_IFC_RXOF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga21a33cde68233fd049d0f0bfbe78232b">_UART_IFC_RXOF_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gacb7283fa14d2aba5347342ab931e2c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd49abf208dd32e8e6471042f27530e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabd49abf208dd32e8e6471042f27530e7">UART_IFC_RXUF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:gabd49abf208dd32e8e6471042f27530e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8208292d7a5f7ada01cadee86beebdce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8208292d7a5f7ada01cadee86beebdce">_UART_IFC_RXUF_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8208292d7a5f7ada01cadee86beebdce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24244d6d3a5e646e1fd6355d15154b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga24244d6d3a5e646e1fd6355d15154b44">_UART_IFC_RXUF_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga24244d6d3a5e646e1fd6355d15154b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5376e32d850b592eabeb66e5ddb5891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac5376e32d850b592eabeb66e5ddb5891">_UART_IFC_RXUF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac5376e32d850b592eabeb66e5ddb5891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9d87fb088cd37a5f1f14e689b7dbb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9f9d87fb088cd37a5f1f14e689b7dbb0">UART_IFC_RXUF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac5376e32d850b592eabeb66e5ddb5891">_UART_IFC_RXUF_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga9f9d87fb088cd37a5f1f14e689b7dbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df4f9452aa356b555370b771383474a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7df4f9452aa356b555370b771383474a">UART_IFC_TXOF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:ga7df4f9452aa356b555370b771383474a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c8f68862fb8bde097bef7d2dd2eb071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4c8f68862fb8bde097bef7d2dd2eb071">_UART_IFC_TXOF_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga4c8f68862fb8bde097bef7d2dd2eb071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf746b116b77a9d6d9af94adf57cdbaa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf746b116b77a9d6d9af94adf57cdbaa5">_UART_IFC_TXOF_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gaf746b116b77a9d6d9af94adf57cdbaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f4a49c3027b5298c6f320404b89626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad7f4a49c3027b5298c6f320404b89626">_UART_IFC_TXOF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad7f4a49c3027b5298c6f320404b89626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40107daf0eba126d13881035be14a79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae40107daf0eba126d13881035be14a79">UART_IFC_TXOF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad7f4a49c3027b5298c6f320404b89626">_UART_IFC_TXOF_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:gae40107daf0eba126d13881035be14a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095f770a4487bf92292986fe98ebabaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga095f770a4487bf92292986fe98ebabaa">UART_IFC_TXUF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:ga095f770a4487bf92292986fe98ebabaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ffe4ca4f940f9e83c7b7c4a7c5f890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga45ffe4ca4f940f9e83c7b7c4a7c5f890">_UART_IFC_TXUF_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga45ffe4ca4f940f9e83c7b7c4a7c5f890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e9143a6ba2d4622ae1233eae1bf380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga58e9143a6ba2d4622ae1233eae1bf380">_UART_IFC_TXUF_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga58e9143a6ba2d4622ae1233eae1bf380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0747c7c2c01261e41b91a9a6827fcacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0747c7c2c01261e41b91a9a6827fcacb">_UART_IFC_TXUF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0747c7c2c01261e41b91a9a6827fcacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09b49a5eb2209472f56bee188be95eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga09b49a5eb2209472f56bee188be95eb0">UART_IFC_TXUF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0747c7c2c01261e41b91a9a6827fcacb">_UART_IFC_TXUF_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga09b49a5eb2209472f56bee188be95eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e85dbb90b67c2ce06c27a54bef1a3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4e85dbb90b67c2ce06c27a54bef1a3b1">UART_IFC_PERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga4e85dbb90b67c2ce06c27a54bef1a3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd102dd1f1847d5a436641e953d0df0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafd102dd1f1847d5a436641e953d0df0a">_UART_IFC_PERR_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafd102dd1f1847d5a436641e953d0df0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7718667627dc01867cbcaafec57f1283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7718667627dc01867cbcaafec57f1283">_UART_IFC_PERR_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:ga7718667627dc01867cbcaafec57f1283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61680f74223c66f9c5ca795b1996fe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga61680f74223c66f9c5ca795b1996fe62">_UART_IFC_PERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga61680f74223c66f9c5ca795b1996fe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1749fb97dd70cc23f1a8a1fee4e0fcac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1749fb97dd70cc23f1a8a1fee4e0fcac">UART_IFC_PERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga61680f74223c66f9c5ca795b1996fe62">_UART_IFC_PERR_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga1749fb97dd70cc23f1a8a1fee4e0fcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf13801f96f59bef78d53a21c2f496b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf13801f96f59bef78d53a21c2f496b3d">UART_IFC_FERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:gaf13801f96f59bef78d53a21c2f496b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d693d159f48f934e404ad50292b3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga76d693d159f48f934e404ad50292b3e4">_UART_IFC_FERR_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga76d693d159f48f934e404ad50292b3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0397040772066987aa2af44b356310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9b0397040772066987aa2af44b356310">_UART_IFC_FERR_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga9b0397040772066987aa2af44b356310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6b13df20bfbc1c87f78b4693208e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabd6b13df20bfbc1c87f78b4693208e80">_UART_IFC_FERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabd6b13df20bfbc1c87f78b4693208e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0167a2264f2e92e6df9e166b0c905e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7e0167a2264f2e92e6df9e166b0c905e">UART_IFC_FERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabd6b13df20bfbc1c87f78b4693208e80">_UART_IFC_FERR_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:ga7e0167a2264f2e92e6df9e166b0c905e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404a08659393a979d18f79b145991cdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga404a08659393a979d18f79b145991cdd">UART_IFC_MPAF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:ga404a08659393a979d18f79b145991cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20598911dd472d6fbe13cc24da174336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga20598911dd472d6fbe13cc24da174336">_UART_IFC_MPAF_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga20598911dd472d6fbe13cc24da174336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a41d2aa9fed9edcf0e196113afa9c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6a41d2aa9fed9edcf0e196113afa9c3c">_UART_IFC_MPAF_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga6a41d2aa9fed9edcf0e196113afa9c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081494021a4cbabed06117f07a634999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga081494021a4cbabed06117f07a634999">_UART_IFC_MPAF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga081494021a4cbabed06117f07a634999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe3e96d9d170aee75e473d439371f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadbe3e96d9d170aee75e473d439371f39">UART_IFC_MPAF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga081494021a4cbabed06117f07a634999">_UART_IFC_MPAF_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:gadbe3e96d9d170aee75e473d439371f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0dece1ad0ab89eda7c20b7a910ed5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaff0dece1ad0ab89eda7c20b7a910ed5b">UART_IFC_SSM</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gaff0dece1ad0ab89eda7c20b7a910ed5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b49a400ba8d858f1d56fba239c0074b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9b49a400ba8d858f1d56fba239c0074b">_UART_IFC_SSM_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga9b49a400ba8d858f1d56fba239c0074b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1670a44ea84c6f6a85e79cc0c06b364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa1670a44ea84c6f6a85e79cc0c06b364">_UART_IFC_SSM_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:gaa1670a44ea84c6f6a85e79cc0c06b364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d9f832d4a8a531aad3df3673e9cffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa5d9f832d4a8a531aad3df3673e9cffb">_UART_IFC_SSM_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa5d9f832d4a8a531aad3df3673e9cffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb193478f1c6609ad1a904dcdef7ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1cb193478f1c6609ad1a904dcdef7ccd">UART_IFC_SSM_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa5d9f832d4a8a531aad3df3673e9cffb">_UART_IFC_SSM_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:ga1cb193478f1c6609ad1a904dcdef7ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf79712b35333138cc1a49790152a25d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf79712b35333138cc1a49790152a25d2">UART_IFC_CCF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td></tr>
<tr class="separator:gaf79712b35333138cc1a49790152a25d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c93013af8c74a8c2a7beec16a3c49ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2c93013af8c74a8c2a7beec16a3c49ca">_UART_IFC_CCF_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga2c93013af8c74a8c2a7beec16a3c49ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b38d779588e140f3822c512ce5c3df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3b38d779588e140f3822c512ce5c3df4">_UART_IFC_CCF_MASK</a>&#160;&#160;&#160;0x1000UL</td></tr>
<tr class="separator:ga3b38d779588e140f3822c512ce5c3df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110dfd6f9435935569a2c21d011d03a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga110dfd6f9435935569a2c21d011d03a6">_UART_IFC_CCF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga110dfd6f9435935569a2c21d011d03a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b4a4e6e13353c1b2c9f20684a4aa49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga71b4a4e6e13353c1b2c9f20684a4aa49">UART_IFC_CCF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga110dfd6f9435935569a2c21d011d03a6">_UART_IFC_CCF_DEFAULT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga71b4a4e6e13353c1b2c9f20684a4aa49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47493d16b0fc76c21d9668315133e3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga47493d16b0fc76c21d9668315133e3d6">_UART_IEN_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga47493d16b0fc76c21d9668315133e3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5967a9a8c042ab4fd4a8c8e8b15f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0c5967a9a8c042ab4fd4a8c8e8b15f5f">_UART_IEN_MASK</a>&#160;&#160;&#160;0x00001FFFUL</td></tr>
<tr class="separator:ga0c5967a9a8c042ab4fd4a8c8e8b15f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1d2c7fa9780d79ae7fea7e51f4705b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3d1d2c7fa9780d79ae7fea7e51f4705b">UART_IEN_TXC</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga3d1d2c7fa9780d79ae7fea7e51f4705b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161908dc644bbbc6effe998ef7e8aed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga161908dc644bbbc6effe998ef7e8aed6">_UART_IEN_TXC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga161908dc644bbbc6effe998ef7e8aed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0284dce366b03e984546fdeba477f9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0284dce366b03e984546fdeba477f9cf">_UART_IEN_TXC_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga0284dce366b03e984546fdeba477f9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad164af336b769f7bf2dd78158bb8206a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad164af336b769f7bf2dd78158bb8206a">_UART_IEN_TXC_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad164af336b769f7bf2dd78158bb8206a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf7eca2ea2c0b4d31468338b73a25e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8cf7eca2ea2c0b4d31468338b73a25e6">UART_IEN_TXC_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad164af336b769f7bf2dd78158bb8206a">_UART_IEN_TXC_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga8cf7eca2ea2c0b4d31468338b73a25e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c215ac1c28d6440f425d88db1fc85c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6c215ac1c28d6440f425d88db1fc85c3">UART_IEN_TXBL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga6c215ac1c28d6440f425d88db1fc85c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b227b1c4342ae3cf9864badac107cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga01b227b1c4342ae3cf9864badac107cd">_UART_IEN_TXBL_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga01b227b1c4342ae3cf9864badac107cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77abb92f26b7934f6df1c10909129f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga77abb92f26b7934f6df1c10909129f66">_UART_IEN_TXBL_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga77abb92f26b7934f6df1c10909129f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6e4d86564a2b4d67ea859980d085e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf6e4d86564a2b4d67ea859980d085e84">_UART_IEN_TXBL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf6e4d86564a2b4d67ea859980d085e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd52eed84679f658207655dca27139f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafd52eed84679f658207655dca27139f6">UART_IEN_TXBL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf6e4d86564a2b4d67ea859980d085e84">_UART_IEN_TXBL_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gafd52eed84679f658207655dca27139f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3febe2fb59c01b42acfd175d4efd246a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3febe2fb59c01b42acfd175d4efd246a">UART_IEN_RXDATAV</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga3febe2fb59c01b42acfd175d4efd246a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc31e95dbb8b4f29dddc7eb4953ba53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacc31e95dbb8b4f29dddc7eb4953ba53c">_UART_IEN_RXDATAV_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gacc31e95dbb8b4f29dddc7eb4953ba53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4339b65537b8d3abfa6d25595d290eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4339b65537b8d3abfa6d25595d290eb0">_UART_IEN_RXDATAV_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga4339b65537b8d3abfa6d25595d290eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08bd8c49cf01ad98db0d51714c27befb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga08bd8c49cf01ad98db0d51714c27befb">_UART_IEN_RXDATAV_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga08bd8c49cf01ad98db0d51714c27befb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fb3a0905d798f6efe8cfdc34efba23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf7fb3a0905d798f6efe8cfdc34efba23">UART_IEN_RXDATAV_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga08bd8c49cf01ad98db0d51714c27befb">_UART_IEN_RXDATAV_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gaf7fb3a0905d798f6efe8cfdc34efba23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75762a43671ad0c0948c2a133f94d7f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga75762a43671ad0c0948c2a133f94d7f5">UART_IEN_RXFULL</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga75762a43671ad0c0948c2a133f94d7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97c22a2ee213b8f0ef32990bd293def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa97c22a2ee213b8f0ef32990bd293def">_UART_IEN_RXFULL_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa97c22a2ee213b8f0ef32990bd293def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2215e7312cea67be49b712e05a8e1cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2215e7312cea67be49b712e05a8e1cb7">_UART_IEN_RXFULL_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga2215e7312cea67be49b712e05a8e1cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd7e2c75bcb9411b64099137bacd746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3bd7e2c75bcb9411b64099137bacd746">_UART_IEN_RXFULL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3bd7e2c75bcb9411b64099137bacd746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c7b636d97df8cb261b86208fdaf3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga46c7b636d97df8cb261b86208fdaf3f7">UART_IEN_RXFULL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3bd7e2c75bcb9411b64099137bacd746">_UART_IEN_RXFULL_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga46c7b636d97df8cb261b86208fdaf3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddd436990ee7ccbeb8946b5f0b7c752f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaddd436990ee7ccbeb8946b5f0b7c752f">UART_IEN_RXOF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gaddd436990ee7ccbeb8946b5f0b7c752f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04967ca3ee19d9e533776f205aaf91a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad04967ca3ee19d9e533776f205aaf91a">_UART_IEN_RXOF_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad04967ca3ee19d9e533776f205aaf91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124a3a08615d132c3b3d501133d604c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga124a3a08615d132c3b3d501133d604c7">_UART_IEN_RXOF_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga124a3a08615d132c3b3d501133d604c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0958bd4ad575a995d1b7c3f70f503180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0958bd4ad575a995d1b7c3f70f503180">_UART_IEN_RXOF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0958bd4ad575a995d1b7c3f70f503180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312b0a1ad866146bf0e6ec74724eb6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga312b0a1ad866146bf0e6ec74724eb6e9">UART_IEN_RXOF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0958bd4ad575a995d1b7c3f70f503180">_UART_IEN_RXOF_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga312b0a1ad866146bf0e6ec74724eb6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285349432f94b32a54ee31bb10bee0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga285349432f94b32a54ee31bb10bee0ba">UART_IEN_RXUF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga285349432f94b32a54ee31bb10bee0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4963c5f6452cbd81a9c1fa853557025f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4963c5f6452cbd81a9c1fa853557025f">_UART_IEN_RXUF_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga4963c5f6452cbd81a9c1fa853557025f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e99994d4fa144daa9e9fdf2c4db7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga82e99994d4fa144daa9e9fdf2c4db7a9">_UART_IEN_RXUF_MASK</a>&#160;&#160;&#160;0x20UL</td></tr>
<tr class="separator:ga82e99994d4fa144daa9e9fdf2c4db7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d735174ff83106ea63aaa26cbaf746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga34d735174ff83106ea63aaa26cbaf746">_UART_IEN_RXUF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga34d735174ff83106ea63aaa26cbaf746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8f7c08c29ba9bd0bdf2e90464cb6d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6f8f7c08c29ba9bd0bdf2e90464cb6d5">UART_IEN_RXUF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga34d735174ff83106ea63aaa26cbaf746">_UART_IEN_RXUF_DEFAULT</a> &lt;&lt; 5)</td></tr>
<tr class="separator:ga6f8f7c08c29ba9bd0bdf2e90464cb6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9eb33c7798066b191d0e3428e2cc272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae9eb33c7798066b191d0e3428e2cc272">UART_IEN_TXOF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td></tr>
<tr class="separator:gae9eb33c7798066b191d0e3428e2cc272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac96b7034a733e05f0c64cc86196362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2ac96b7034a733e05f0c64cc86196362">_UART_IEN_TXOF_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2ac96b7034a733e05f0c64cc86196362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe872d60e36ea5ea55752c8581b32f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabe872d60e36ea5ea55752c8581b32f82">_UART_IEN_TXOF_MASK</a>&#160;&#160;&#160;0x40UL</td></tr>
<tr class="separator:gabe872d60e36ea5ea55752c8581b32f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab42d807583e5ff677721d215710ff636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab42d807583e5ff677721d215710ff636">_UART_IEN_TXOF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab42d807583e5ff677721d215710ff636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52d55b8b743171e681745e9915a9fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa52d55b8b743171e681745e9915a9fd9">UART_IEN_TXOF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab42d807583e5ff677721d215710ff636">_UART_IEN_TXOF_DEFAULT</a> &lt;&lt; 6)</td></tr>
<tr class="separator:gaa52d55b8b743171e681745e9915a9fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7bce3c0a3692a8eaf9ab61c19430a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa7bce3c0a3692a8eaf9ab61c19430a4e">UART_IEN_TXUF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gaa7bce3c0a3692a8eaf9ab61c19430a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee8e61fc840eaf110732ad3aecb9fb90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaee8e61fc840eaf110732ad3aecb9fb90">_UART_IEN_TXUF_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaee8e61fc840eaf110732ad3aecb9fb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7782067139007cd1c3d5eca16dd36663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7782067139007cd1c3d5eca16dd36663">_UART_IEN_TXUF_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:ga7782067139007cd1c3d5eca16dd36663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c1a88d0d4a357b8323aba8fb1130e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga93c1a88d0d4a357b8323aba8fb1130e9">_UART_IEN_TXUF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga93c1a88d0d4a357b8323aba8fb1130e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga996ff8a4b6a12462a7b2bc272255ecfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga996ff8a4b6a12462a7b2bc272255ecfd">UART_IEN_TXUF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga93c1a88d0d4a357b8323aba8fb1130e9">_UART_IEN_TXUF_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:ga996ff8a4b6a12462a7b2bc272255ecfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54155ed6776bcc50d8d5fe7d2d008e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga54155ed6776bcc50d8d5fe7d2d008e0c">UART_IEN_PERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td></tr>
<tr class="separator:ga54155ed6776bcc50d8d5fe7d2d008e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc289b0ffae4a764035d7fc980ebb1d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafc289b0ffae4a764035d7fc980ebb1d5">_UART_IEN_PERR_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafc289b0ffae4a764035d7fc980ebb1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab843e3ee9698dc50c0b48f76167917af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab843e3ee9698dc50c0b48f76167917af">_UART_IEN_PERR_MASK</a>&#160;&#160;&#160;0x100UL</td></tr>
<tr class="separator:gab843e3ee9698dc50c0b48f76167917af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee401f09cd59ecab72d4d4448443870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabee401f09cd59ecab72d4d4448443870">_UART_IEN_PERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabee401f09cd59ecab72d4d4448443870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b6ee094ede787e8c5514475c409949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa0b6ee094ede787e8c5514475c409949">UART_IEN_PERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabee401f09cd59ecab72d4d4448443870">_UART_IEN_PERR_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaa0b6ee094ede787e8c5514475c409949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga682c641048e2b926d636d8418b70cedc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga682c641048e2b926d636d8418b70cedc">UART_IEN_FERR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td></tr>
<tr class="separator:ga682c641048e2b926d636d8418b70cedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4706e8fde9b884a2ede9868d79be443f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4706e8fde9b884a2ede9868d79be443f">_UART_IEN_FERR_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga4706e8fde9b884a2ede9868d79be443f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201ad4bdf5aab3f82795063cee7da929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga201ad4bdf5aab3f82795063cee7da929">_UART_IEN_FERR_MASK</a>&#160;&#160;&#160;0x200UL</td></tr>
<tr class="separator:ga201ad4bdf5aab3f82795063cee7da929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49affb2a10cfec5057ec2a0e29f436db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga49affb2a10cfec5057ec2a0e29f436db">_UART_IEN_FERR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga49affb2a10cfec5057ec2a0e29f436db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedadc867fd66b1b5adcdd95be1c1186d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaedadc867fd66b1b5adcdd95be1c1186d">UART_IEN_FERR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga49affb2a10cfec5057ec2a0e29f436db">_UART_IEN_FERR_DEFAULT</a> &lt;&lt; 9)</td></tr>
<tr class="separator:gaedadc867fd66b1b5adcdd95be1c1186d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf106ecaed16104d354445207e78d1c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf106ecaed16104d354445207e78d1c9e">UART_IEN_MPAF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td></tr>
<tr class="separator:gaf106ecaed16104d354445207e78d1c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b6229ec3ca599d757813c1ff0d3b767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7b6229ec3ca599d757813c1ff0d3b767">_UART_IEN_MPAF_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga7b6229ec3ca599d757813c1ff0d3b767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b008e2119320c8bcb2236d1571f79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga72b008e2119320c8bcb2236d1571f79e">_UART_IEN_MPAF_MASK</a>&#160;&#160;&#160;0x400UL</td></tr>
<tr class="separator:ga72b008e2119320c8bcb2236d1571f79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a91620eb5642f89a7a423d33f7125f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad7a91620eb5642f89a7a423d33f7125f">_UART_IEN_MPAF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad7a91620eb5642f89a7a423d33f7125f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33f37c9e1dd58122ec55c433db645ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac33f37c9e1dd58122ec55c433db645ee">UART_IEN_MPAF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad7a91620eb5642f89a7a423d33f7125f">_UART_IEN_MPAF_DEFAULT</a> &lt;&lt; 10)</td></tr>
<tr class="separator:gac33f37c9e1dd58122ec55c433db645ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad613018a11068af9e969d4032a3a064a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad613018a11068af9e969d4032a3a064a">UART_IEN_SSM</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td></tr>
<tr class="separator:gad613018a11068af9e969d4032a3a064a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a49f1e032d54a86ae2284ee6effd037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3a49f1e032d54a86ae2284ee6effd037">_UART_IEN_SSM_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga3a49f1e032d54a86ae2284ee6effd037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c094f9d1f467e71144a8a58c5b0379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga29c094f9d1f467e71144a8a58c5b0379">_UART_IEN_SSM_MASK</a>&#160;&#160;&#160;0x800UL</td></tr>
<tr class="separator:ga29c094f9d1f467e71144a8a58c5b0379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dcef0cd818153a2528969503dc9b299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6dcef0cd818153a2528969503dc9b299">_UART_IEN_SSM_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6dcef0cd818153a2528969503dc9b299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb725dc2204157913f68a5e143f96bd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaeb725dc2204157913f68a5e143f96bd0">UART_IEN_SSM_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6dcef0cd818153a2528969503dc9b299">_UART_IEN_SSM_DEFAULT</a> &lt;&lt; 11)</td></tr>
<tr class="separator:gaeb725dc2204157913f68a5e143f96bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb48974764fec26da1917443665ae37c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadb48974764fec26da1917443665ae37c">UART_IEN_CCF</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td></tr>
<tr class="separator:gadb48974764fec26da1917443665ae37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2267f7056d874e4a4c98d9db7486f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacb2267f7056d874e4a4c98d9db7486f3">_UART_IEN_CCF_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gacb2267f7056d874e4a4c98d9db7486f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc0c39bb95903ca0a4e3ce45d850b19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadc0c39bb95903ca0a4e3ce45d850b19e">_UART_IEN_CCF_MASK</a>&#160;&#160;&#160;0x1000UL</td></tr>
<tr class="separator:gadc0c39bb95903ca0a4e3ce45d850b19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c8a9581f3703abaf5cfdf79feffc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa4c8a9581f3703abaf5cfdf79feffc7c">_UART_IEN_CCF_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa4c8a9581f3703abaf5cfdf79feffc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69210e4e4f9f56844076aa7f638c78bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga69210e4e4f9f56844076aa7f638c78bb">UART_IEN_CCF_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa4c8a9581f3703abaf5cfdf79feffc7c">_UART_IEN_CCF_DEFAULT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga69210e4e4f9f56844076aa7f638c78bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b269bd8859238d8fdc397cb2aef180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga43b269bd8859238d8fdc397cb2aef180">_UART_IRCTRL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga43b269bd8859238d8fdc397cb2aef180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b9eed182c8c39dcc505b26b21c3d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf5b9eed182c8c39dcc505b26b21c3d44">_UART_IRCTRL_MASK</a>&#160;&#160;&#160;0x000000FFUL</td></tr>
<tr class="separator:gaf5b9eed182c8c39dcc505b26b21c3d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ced583ec81682ccfdbaecc268724dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2ced583ec81682ccfdbaecc268724dcd">UART_IRCTRL_IREN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga2ced583ec81682ccfdbaecc268724dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9036bb77aa8f09b0f18791a9b297e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf9036bb77aa8f09b0f18791a9b297e7d">_UART_IRCTRL_IREN_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf9036bb77aa8f09b0f18791a9b297e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad058b1512ff43cfe555b018c2cfdfb67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad058b1512ff43cfe555b018c2cfdfb67">_UART_IRCTRL_IREN_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gad058b1512ff43cfe555b018c2cfdfb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0c1b1b19af482da7a297aa643f6e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaad0c1b1b19af482da7a297aa643f6e0e">_UART_IRCTRL_IREN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaad0c1b1b19af482da7a297aa643f6e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9ed9f1000b5b89d40e8376b9ea557c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacc9ed9f1000b5b89d40e8376b9ea557c">UART_IRCTRL_IREN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaad0c1b1b19af482da7a297aa643f6e0e">_UART_IRCTRL_IREN_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gacc9ed9f1000b5b89d40e8376b9ea557c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168f54b6631b9916b5047260e0407067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga168f54b6631b9916b5047260e0407067">_UART_IRCTRL_IRPW_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga168f54b6631b9916b5047260e0407067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad524f90f33a6364ac269a7c6a874b57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad524f90f33a6364ac269a7c6a874b57a">_UART_IRCTRL_IRPW_MASK</a>&#160;&#160;&#160;0x6UL</td></tr>
<tr class="separator:gad524f90f33a6364ac269a7c6a874b57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bba3f3b08e41b2410b0896aeb2838cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4bba3f3b08e41b2410b0896aeb2838cb">_UART_IRCTRL_IRPW_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4bba3f3b08e41b2410b0896aeb2838cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d1f30a08eee8317ecd6f239482908b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad8d1f30a08eee8317ecd6f239482908b">_UART_IRCTRL_IRPW_ONE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad8d1f30a08eee8317ecd6f239482908b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf828f10419077e3c1063a7726e51beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabf828f10419077e3c1063a7726e51beb">_UART_IRCTRL_IRPW_TWO</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gabf828f10419077e3c1063a7726e51beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a2c0ca82be28e11014a9a218a6f049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga05a2c0ca82be28e11014a9a218a6f049">_UART_IRCTRL_IRPW_THREE</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga05a2c0ca82be28e11014a9a218a6f049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9daf7929c5bdf864b93ed4186d9dd81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9daf7929c5bdf864b93ed4186d9dd81e">_UART_IRCTRL_IRPW_FOUR</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga9daf7929c5bdf864b93ed4186d9dd81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef6f2460fbbd14ce3f9a77ddbf84375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2ef6f2460fbbd14ce3f9a77ddbf84375">UART_IRCTRL_IRPW_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4bba3f3b08e41b2410b0896aeb2838cb">_UART_IRCTRL_IRPW_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga2ef6f2460fbbd14ce3f9a77ddbf84375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7202b94c3eb277edf4b8c624704532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaeb7202b94c3eb277edf4b8c624704532">UART_IRCTRL_IRPW_ONE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad8d1f30a08eee8317ecd6f239482908b">_UART_IRCTRL_IRPW_ONE</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gaeb7202b94c3eb277edf4b8c624704532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee2d96fb863d7f4667dd401abc382db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9ee2d96fb863d7f4667dd401abc382db">UART_IRCTRL_IRPW_TWO</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabf828f10419077e3c1063a7726e51beb">_UART_IRCTRL_IRPW_TWO</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga9ee2d96fb863d7f4667dd401abc382db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a76ba6bcaf9219d0077c2e80660a3e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4a76ba6bcaf9219d0077c2e80660a3e2">UART_IRCTRL_IRPW_THREE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga05a2c0ca82be28e11014a9a218a6f049">_UART_IRCTRL_IRPW_THREE</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga4a76ba6bcaf9219d0077c2e80660a3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0469ececa00f2777ff1b85e84b172cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab0469ececa00f2777ff1b85e84b172cb">UART_IRCTRL_IRPW_FOUR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9daf7929c5bdf864b93ed4186d9dd81e">_UART_IRCTRL_IRPW_FOUR</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gab0469ececa00f2777ff1b85e84b172cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a4aeda6b308164d063a327eb15f506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga08a4aeda6b308164d063a327eb15f506">UART_IRCTRL_IRFILT</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga08a4aeda6b308164d063a327eb15f506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1943e261a21a43eda7b14c070c1fd158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1943e261a21a43eda7b14c070c1fd158">_UART_IRCTRL_IRFILT_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga1943e261a21a43eda7b14c070c1fd158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743cb74c60345a909425a6b4c157ddf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga743cb74c60345a909425a6b4c157ddf3">_UART_IRCTRL_IRFILT_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga743cb74c60345a909425a6b4c157ddf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860bac25c5d532a3cd527d61207b3b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga860bac25c5d532a3cd527d61207b3b68">_UART_IRCTRL_IRFILT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga860bac25c5d532a3cd527d61207b3b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac794051d16d32f3a81b037cd096889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6ac794051d16d32f3a81b037cd096889">UART_IRCTRL_IRFILT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga860bac25c5d532a3cd527d61207b3b68">_UART_IRCTRL_IRFILT_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga6ac794051d16d32f3a81b037cd096889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae57aaacf9f95382466b1e5844c5fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaeae57aaacf9f95382466b1e5844c5fed">_UART_IRCTRL_IRPRSSEL_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaeae57aaacf9f95382466b1e5844c5fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab9871d73eec3b9de706408ea079882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8ab9871d73eec3b9de706408ea079882">_UART_IRCTRL_IRPRSSEL_MASK</a>&#160;&#160;&#160;0x70UL</td></tr>
<tr class="separator:ga8ab9871d73eec3b9de706408ea079882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c3fda97ce0033da32ee367913333818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9c3fda97ce0033da32ee367913333818">_UART_IRCTRL_IRPRSSEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9c3fda97ce0033da32ee367913333818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a98b69f50348a3a8b11fcc8baf9eaf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3a98b69f50348a3a8b11fcc8baf9eaf8">_UART_IRCTRL_IRPRSSEL_PRSCH0</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3a98b69f50348a3a8b11fcc8baf9eaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga057084a970f1d9e450ce9b9e5873b81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga057084a970f1d9e450ce9b9e5873b81a">_UART_IRCTRL_IRPRSSEL_PRSCH1</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga057084a970f1d9e450ce9b9e5873b81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6169a0d8cd22c27033a96c67a87000e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6169a0d8cd22c27033a96c67a87000e1">_UART_IRCTRL_IRPRSSEL_PRSCH2</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga6169a0d8cd22c27033a96c67a87000e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b2fba175477e87585388bdfdc2c44a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae1b2fba175477e87585388bdfdc2c44a">_UART_IRCTRL_IRPRSSEL_PRSCH3</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gae1b2fba175477e87585388bdfdc2c44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db5f3bfb94735d0f12bfcdca6fe70e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3db5f3bfb94735d0f12bfcdca6fe70e0">_UART_IRCTRL_IRPRSSEL_PRSCH4</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga3db5f3bfb94735d0f12bfcdca6fe70e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a958563f1043e1a8b33d5fd31f0026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga75a958563f1043e1a8b33d5fd31f0026">_UART_IRCTRL_IRPRSSEL_PRSCH5</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga75a958563f1043e1a8b33d5fd31f0026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0666c4907b35c1fdbb6f5c1ed97461b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab0666c4907b35c1fdbb6f5c1ed97461b">_UART_IRCTRL_IRPRSSEL_PRSCH6</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:gab0666c4907b35c1fdbb6f5c1ed97461b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb29b94c3cbeffbe852e2ba46f082f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2fb29b94c3cbeffbe852e2ba46f082f7">_UART_IRCTRL_IRPRSSEL_PRSCH7</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga2fb29b94c3cbeffbe852e2ba46f082f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce9e212b2b926413d3e74a4f7c6f4eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1ce9e212b2b926413d3e74a4f7c6f4eb">UART_IRCTRL_IRPRSSEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9c3fda97ce0033da32ee367913333818">_UART_IRCTRL_IRPRSSEL_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga1ce9e212b2b926413d3e74a4f7c6f4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73417512f65a223e211ce693285590ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga73417512f65a223e211ce693285590ba">UART_IRCTRL_IRPRSSEL_PRSCH0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3a98b69f50348a3a8b11fcc8baf9eaf8">_UART_IRCTRL_IRPRSSEL_PRSCH0</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga73417512f65a223e211ce693285590ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c79df4e829159ff72f3221b376931d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga44c79df4e829159ff72f3221b376931d">UART_IRCTRL_IRPRSSEL_PRSCH1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga057084a970f1d9e450ce9b9e5873b81a">_UART_IRCTRL_IRPRSSEL_PRSCH1</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga44c79df4e829159ff72f3221b376931d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade989b12d190ae8202a9fafbcb5f3f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gade989b12d190ae8202a9fafbcb5f3f86">UART_IRCTRL_IRPRSSEL_PRSCH2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6169a0d8cd22c27033a96c67a87000e1">_UART_IRCTRL_IRPRSSEL_PRSCH2</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gade989b12d190ae8202a9fafbcb5f3f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ad21b8e8bc02e73d198a9986677edc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa4ad21b8e8bc02e73d198a9986677edc">UART_IRCTRL_IRPRSSEL_PRSCH3</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae1b2fba175477e87585388bdfdc2c44a">_UART_IRCTRL_IRPRSSEL_PRSCH3</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gaa4ad21b8e8bc02e73d198a9986677edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c310e2890ba45f501932682aff80401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5c310e2890ba45f501932682aff80401">UART_IRCTRL_IRPRSSEL_PRSCH4</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3db5f3bfb94735d0f12bfcdca6fe70e0">_UART_IRCTRL_IRPRSSEL_PRSCH4</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga5c310e2890ba45f501932682aff80401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2623749511db0cbf511223cd34d80083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2623749511db0cbf511223cd34d80083">UART_IRCTRL_IRPRSSEL_PRSCH5</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga75a958563f1043e1a8b33d5fd31f0026">_UART_IRCTRL_IRPRSSEL_PRSCH5</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga2623749511db0cbf511223cd34d80083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119152b6e867a1681cead7d71b7dec1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga119152b6e867a1681cead7d71b7dec1d">UART_IRCTRL_IRPRSSEL_PRSCH6</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab0666c4907b35c1fdbb6f5c1ed97461b">_UART_IRCTRL_IRPRSSEL_PRSCH6</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga119152b6e867a1681cead7d71b7dec1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga817c1c1b3e6efe81c092a4634e7f0f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga817c1c1b3e6efe81c092a4634e7f0f19">UART_IRCTRL_IRPRSSEL_PRSCH7</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2fb29b94c3cbeffbe852e2ba46f082f7">_UART_IRCTRL_IRPRSSEL_PRSCH7</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga817c1c1b3e6efe81c092a4634e7f0f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3010352bd2d004d44ebf8f4d79db1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabf3010352bd2d004d44ebf8f4d79db1e">UART_IRCTRL_IRPRSEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td></tr>
<tr class="separator:gabf3010352bd2d004d44ebf8f4d79db1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25c867b03b9e71d9f7264c71a8ce088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac25c867b03b9e71d9f7264c71a8ce088">_UART_IRCTRL_IRPRSEN_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac25c867b03b9e71d9f7264c71a8ce088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff17e0d6c40a23d272c7e1cb0f9e1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaeff17e0d6c40a23d272c7e1cb0f9e1a7">_UART_IRCTRL_IRPRSEN_MASK</a>&#160;&#160;&#160;0x80UL</td></tr>
<tr class="separator:gaeff17e0d6c40a23d272c7e1cb0f9e1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcce0c30243bc2018398a5349d6796da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabcce0c30243bc2018398a5349d6796da">_UART_IRCTRL_IRPRSEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabcce0c30243bc2018398a5349d6796da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9b27da59983b85e69e79585f814275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacb9b27da59983b85e69e79585f814275">UART_IRCTRL_IRPRSEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabcce0c30243bc2018398a5349d6796da">_UART_IRCTRL_IRPRSEN_DEFAULT</a> &lt;&lt; 7)</td></tr>
<tr class="separator:gacb9b27da59983b85e69e79585f814275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f00d1cbc13fb863a7fb43240c83cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac2f00d1cbc13fb863a7fb43240c83cbd">_UART_ROUTE_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac2f00d1cbc13fb863a7fb43240c83cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebc1e40dd64ece59f7f244c87707ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1ebc1e40dd64ece59f7f244c87707ec0">_UART_ROUTE_MASK</a>&#160;&#160;&#160;0x0000070FUL</td></tr>
<tr class="separator:ga1ebc1e40dd64ece59f7f244c87707ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4234ac882ebedd0423a853b57f1e39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac4234ac882ebedd0423a853b57f1e39d">UART_ROUTE_RXPEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:gac4234ac882ebedd0423a853b57f1e39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc87d4bf2be96a84f1156b9eb0ced9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaabc87d4bf2be96a84f1156b9eb0ced9f">_UART_ROUTE_RXPEN_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaabc87d4bf2be96a84f1156b9eb0ced9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41395f9a1c6f0e35a8672cd0a69c6aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga41395f9a1c6f0e35a8672cd0a69c6aae">_UART_ROUTE_RXPEN_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga41395f9a1c6f0e35a8672cd0a69c6aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748aac9ee0c2be460528548046e21cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga748aac9ee0c2be460528548046e21cb6">_UART_ROUTE_RXPEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga748aac9ee0c2be460528548046e21cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fce005ad02c1c5ca9c28a05d2e76b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8fce005ad02c1c5ca9c28a05d2e76b3c">UART_ROUTE_RXPEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga748aac9ee0c2be460528548046e21cb6">_UART_ROUTE_RXPEN_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga8fce005ad02c1c5ca9c28a05d2e76b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc155d52326e24b01f44da7f288303c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadfc155d52326e24b01f44da7f288303c">UART_ROUTE_TXPEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gadfc155d52326e24b01f44da7f288303c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0277f02eebe90423cef90d89cd918e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0277f02eebe90423cef90d89cd918e54">_UART_ROUTE_TXPEN_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0277f02eebe90423cef90d89cd918e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffbef981b1404d155b60748e4246a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadffbef981b1404d155b60748e4246a29">_UART_ROUTE_TXPEN_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gadffbef981b1404d155b60748e4246a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c44148b318153298e3f6fadb4c25e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3c44148b318153298e3f6fadb4c25e66">_UART_ROUTE_TXPEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3c44148b318153298e3f6fadb4c25e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff03c79d973b95b6da9fc2424b3d65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaff03c79d973b95b6da9fc2424b3d65b">UART_ROUTE_TXPEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3c44148b318153298e3f6fadb4c25e66">_UART_ROUTE_TXPEN_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gaaff03c79d973b95b6da9fc2424b3d65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90d30417ea3e61f880501f39a38f579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac90d30417ea3e61f880501f39a38f579">UART_ROUTE_CSPEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gac90d30417ea3e61f880501f39a38f579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff3d02362b66df50247d00c9348784c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2ff3d02362b66df50247d00c9348784c">_UART_ROUTE_CSPEN_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2ff3d02362b66df50247d00c9348784c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b420103f852e950464bf7673935430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga04b420103f852e950464bf7673935430">_UART_ROUTE_CSPEN_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga04b420103f852e950464bf7673935430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab682a0f3a862cdf7657e3ba407912876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab682a0f3a862cdf7657e3ba407912876">_UART_ROUTE_CSPEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab682a0f3a862cdf7657e3ba407912876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f663ef14ff5cbf1bf026b94538643e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga14f663ef14ff5cbf1bf026b94538643e">UART_ROUTE_CSPEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab682a0f3a862cdf7657e3ba407912876">_UART_ROUTE_CSPEN_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga14f663ef14ff5cbf1bf026b94538643e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bcbd230faebc58031f002d3ce5adca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga62bcbd230faebc58031f002d3ce5adca">UART_ROUTE_CLKPEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:ga62bcbd230faebc58031f002d3ce5adca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c055594b854d5d184a07201b85885af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9c055594b854d5d184a07201b85885af">_UART_ROUTE_CLKPEN_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9c055594b854d5d184a07201b85885af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e6ba5c54c2674f8cf3cfa8f053674a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga17e6ba5c54c2674f8cf3cfa8f053674a">_UART_ROUTE_CLKPEN_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga17e6ba5c54c2674f8cf3cfa8f053674a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad972fa771de6e7c64d173cf51699b6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad972fa771de6e7c64d173cf51699b6ec">_UART_ROUTE_CLKPEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad972fa771de6e7c64d173cf51699b6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966d14dbcc3520f2e81ee0f6dfc4b576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga966d14dbcc3520f2e81ee0f6dfc4b576">UART_ROUTE_CLKPEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad972fa771de6e7c64d173cf51699b6ec">_UART_ROUTE_CLKPEN_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga966d14dbcc3520f2e81ee0f6dfc4b576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5272a6df92fe06b8f9e397f96192815c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5272a6df92fe06b8f9e397f96192815c">_UART_ROUTE_LOCATION_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga5272a6df92fe06b8f9e397f96192815c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e323f74f28330be8a0b0753df6ef05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga72e323f74f28330be8a0b0753df6ef05">_UART_ROUTE_LOCATION_MASK</a>&#160;&#160;&#160;0x700UL</td></tr>
<tr class="separator:ga72e323f74f28330be8a0b0753df6ef05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaddc2c83ba82cbea67aa21ad79fe89a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaddc2c83ba82cbea67aa21ad79fe89a5">_UART_ROUTE_LOCATION_LOC0</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaaddc2c83ba82cbea67aa21ad79fe89a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0015f533a58f3f599e0575af6f02424c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0015f533a58f3f599e0575af6f02424c">_UART_ROUTE_LOCATION_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0015f533a58f3f599e0575af6f02424c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d138170d42c568b54d2be3dd766dfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1d138170d42c568b54d2be3dd766dfb4">_UART_ROUTE_LOCATION_LOC1</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga1d138170d42c568b54d2be3dd766dfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc9135aaa8402886442469cf8b9526e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaecc9135aaa8402886442469cf8b9526e">_UART_ROUTE_LOCATION_LOC2</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gaecc9135aaa8402886442469cf8b9526e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ea333fee858c9259cfbfea0e790851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga50ea333fee858c9259cfbfea0e790851">_UART_ROUTE_LOCATION_LOC3</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga50ea333fee858c9259cfbfea0e790851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5fb13507ac9563947c0241540eb918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabd5fb13507ac9563947c0241540eb918">_UART_ROUTE_LOCATION_LOC4</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gabd5fb13507ac9563947c0241540eb918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c9355494c6f7bab761e09a6d48fa20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga52c9355494c6f7bab761e09a6d48fa20">_UART_ROUTE_LOCATION_LOC5</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga52c9355494c6f7bab761e09a6d48fa20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2710177e8f08b31d41c8c97d80b181fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2710177e8f08b31d41c8c97d80b181fa">UART_ROUTE_LOCATION_LOC0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaddc2c83ba82cbea67aa21ad79fe89a5">_UART_ROUTE_LOCATION_LOC0</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga2710177e8f08b31d41c8c97d80b181fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769ece425f69e8cb0d6905fd0c12122f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga769ece425f69e8cb0d6905fd0c12122f">UART_ROUTE_LOCATION_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0015f533a58f3f599e0575af6f02424c">_UART_ROUTE_LOCATION_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga769ece425f69e8cb0d6905fd0c12122f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81b8a0260dd8a4466c1846c1eb4c9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae81b8a0260dd8a4466c1846c1eb4c9b6">UART_ROUTE_LOCATION_LOC1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1d138170d42c568b54d2be3dd766dfb4">_UART_ROUTE_LOCATION_LOC1</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gae81b8a0260dd8a4466c1846c1eb4c9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3633d3f00ecc10190ebde8a7c9abb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafd3633d3f00ecc10190ebde8a7c9abb3">UART_ROUTE_LOCATION_LOC2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaecc9135aaa8402886442469cf8b9526e">_UART_ROUTE_LOCATION_LOC2</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gafd3633d3f00ecc10190ebde8a7c9abb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510ab04b3a0bc261b89c32ad2809a7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga510ab04b3a0bc261b89c32ad2809a7d3">UART_ROUTE_LOCATION_LOC3</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga50ea333fee858c9259cfbfea0e790851">_UART_ROUTE_LOCATION_LOC3</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga510ab04b3a0bc261b89c32ad2809a7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ac399d1f78b12409754d2ed6daace4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga77ac399d1f78b12409754d2ed6daace4">UART_ROUTE_LOCATION_LOC4</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabd5fb13507ac9563947c0241540eb918">_UART_ROUTE_LOCATION_LOC4</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga77ac399d1f78b12409754d2ed6daace4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed2a58b89a62543100ecab5da60b413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafed2a58b89a62543100ecab5da60b413">UART_ROUTE_LOCATION_LOC5</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga52c9355494c6f7bab761e09a6d48fa20">_UART_ROUTE_LOCATION_LOC5</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gafed2a58b89a62543100ecab5da60b413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02699759f70ef403d65bc4ae7d94944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa02699759f70ef403d65bc4ae7d94944">_UART_INPUT_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa02699759f70ef403d65bc4ae7d94944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73c7e40fe6088e5860abb1506a4a7d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga73c7e40fe6088e5860abb1506a4a7d8d">_UART_INPUT_MASK</a>&#160;&#160;&#160;0x0000001FUL</td></tr>
<tr class="separator:ga73c7e40fe6088e5860abb1506a4a7d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa250302c004500075a0940a6bafe8015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa250302c004500075a0940a6bafe8015">_UART_INPUT_RXPRSSEL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa250302c004500075a0940a6bafe8015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9606e928ebb5f7036bea8204d3c4d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac9606e928ebb5f7036bea8204d3c4d54">_UART_INPUT_RXPRSSEL_MASK</a>&#160;&#160;&#160;0xFUL</td></tr>
<tr class="separator:gac9606e928ebb5f7036bea8204d3c4d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da96aa0e096c38fce0efd9df729d39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4da96aa0e096c38fce0efd9df729d39d">_UART_INPUT_RXPRSSEL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4da96aa0e096c38fce0efd9df729d39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b6787b012a3b9b32a19b7f1089df3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae3b6787b012a3b9b32a19b7f1089df3c">_UART_INPUT_RXPRSSEL_PRSCH0</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae3b6787b012a3b9b32a19b7f1089df3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2318e256ffbf1393b111c987ed32885d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2318e256ffbf1393b111c987ed32885d">_UART_INPUT_RXPRSSEL_PRSCH1</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga2318e256ffbf1393b111c987ed32885d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106b6c6c1df27a7a5f622806622011e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga106b6c6c1df27a7a5f622806622011e6">_UART_INPUT_RXPRSSEL_PRSCH2</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga106b6c6c1df27a7a5f622806622011e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7accab638d146b829162f20799d6265f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7accab638d146b829162f20799d6265f">_UART_INPUT_RXPRSSEL_PRSCH3</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga7accab638d146b829162f20799d6265f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462982b04e3ac60c6e37743825be2da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga462982b04e3ac60c6e37743825be2da2">_UART_INPUT_RXPRSSEL_PRSCH4</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga462982b04e3ac60c6e37743825be2da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5eb647874067fcbcf827bfd729315d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac5eb647874067fcbcf827bfd729315d2">_UART_INPUT_RXPRSSEL_PRSCH5</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gac5eb647874067fcbcf827bfd729315d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f1eaddf2ebf8304becd0257808cfa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga06f1eaddf2ebf8304becd0257808cfa2">_UART_INPUT_RXPRSSEL_PRSCH6</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga06f1eaddf2ebf8304becd0257808cfa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43166483f76282a4d1b1b4df2b527b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad43166483f76282a4d1b1b4df2b527b2">_UART_INPUT_RXPRSSEL_PRSCH7</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:gad43166483f76282a4d1b1b4df2b527b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00bc0f495b18e118e8453f591aa61beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga00bc0f495b18e118e8453f591aa61beb">_UART_INPUT_RXPRSSEL_PRSCH8</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga00bc0f495b18e118e8453f591aa61beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ea63a458a17f8e7bffc6de3646f171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga04ea63a458a17f8e7bffc6de3646f171">_UART_INPUT_RXPRSSEL_PRSCH9</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga04ea63a458a17f8e7bffc6de3646f171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9e9d63c93865e23157bb8d5cc5f899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafa9e9d63c93865e23157bb8d5cc5f899">_UART_INPUT_RXPRSSEL_PRSCH10</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:gafa9e9d63c93865e23157bb8d5cc5f899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd09d65d6c7d79e4439ee661ccc7f51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadd09d65d6c7d79e4439ee661ccc7f51e">_UART_INPUT_RXPRSSEL_PRSCH11</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:gadd09d65d6c7d79e4439ee661ccc7f51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga830241a3c22a28401e8b07af0d05b4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga830241a3c22a28401e8b07af0d05b4a1">UART_INPUT_RXPRSSEL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4da96aa0e096c38fce0efd9df729d39d">_UART_INPUT_RXPRSSEL_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga830241a3c22a28401e8b07af0d05b4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c962ec7418c795d986638b8c85dfea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad7c962ec7418c795d986638b8c85dfea">UART_INPUT_RXPRSSEL_PRSCH0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae3b6787b012a3b9b32a19b7f1089df3c">_UART_INPUT_RXPRSSEL_PRSCH0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad7c962ec7418c795d986638b8c85dfea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac814aa48eba000edc8209fb64dd65599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac814aa48eba000edc8209fb64dd65599">UART_INPUT_RXPRSSEL_PRSCH1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2318e256ffbf1393b111c987ed32885d">_UART_INPUT_RXPRSSEL_PRSCH1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gac814aa48eba000edc8209fb64dd65599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6540d46af0d424a44d1a14e772871e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6540d46af0d424a44d1a14e772871e2b">UART_INPUT_RXPRSSEL_PRSCH2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga106b6c6c1df27a7a5f622806622011e6">_UART_INPUT_RXPRSSEL_PRSCH2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga6540d46af0d424a44d1a14e772871e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9215bccdd686e8fd57d219bf3da13067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9215bccdd686e8fd57d219bf3da13067">UART_INPUT_RXPRSSEL_PRSCH3</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7accab638d146b829162f20799d6265f">_UART_INPUT_RXPRSSEL_PRSCH3</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga9215bccdd686e8fd57d219bf3da13067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3024fde31ca4dafaea5362e6cf10d1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3024fde31ca4dafaea5362e6cf10d1f7">UART_INPUT_RXPRSSEL_PRSCH4</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga462982b04e3ac60c6e37743825be2da2">_UART_INPUT_RXPRSSEL_PRSCH4</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga3024fde31ca4dafaea5362e6cf10d1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a719bbf4bed31287ba26ca6c23af3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac3a719bbf4bed31287ba26ca6c23af3c">UART_INPUT_RXPRSSEL_PRSCH5</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac5eb647874067fcbcf827bfd729315d2">_UART_INPUT_RXPRSSEL_PRSCH5</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gac3a719bbf4bed31287ba26ca6c23af3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a498a579a3d89570736244ba9d7f2df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1a498a579a3d89570736244ba9d7f2df">UART_INPUT_RXPRSSEL_PRSCH6</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga06f1eaddf2ebf8304becd0257808cfa2">_UART_INPUT_RXPRSSEL_PRSCH6</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1a498a579a3d89570736244ba9d7f2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed301981c2d3f4f61184288b26f1de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaed301981c2d3f4f61184288b26f1de1">UART_INPUT_RXPRSSEL_PRSCH7</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad43166483f76282a4d1b1b4df2b527b2">_UART_INPUT_RXPRSSEL_PRSCH7</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaaed301981c2d3f4f61184288b26f1de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b09a7c44f79797ef38ed078ef671cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga82b09a7c44f79797ef38ed078ef671cf">UART_INPUT_RXPRSSEL_PRSCH8</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga00bc0f495b18e118e8453f591aa61beb">_UART_INPUT_RXPRSSEL_PRSCH8</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga82b09a7c44f79797ef38ed078ef671cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a8dfdc6fcee7fae6672678d6665b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga32a8dfdc6fcee7fae6672678d6665b9a">UART_INPUT_RXPRSSEL_PRSCH9</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga04ea63a458a17f8e7bffc6de3646f171">_UART_INPUT_RXPRSSEL_PRSCH9</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga32a8dfdc6fcee7fae6672678d6665b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9228885881c533df1ba2678a3b7d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9c9228885881c533df1ba2678a3b7d92">UART_INPUT_RXPRSSEL_PRSCH10</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafa9e9d63c93865e23157bb8d5cc5f899">_UART_INPUT_RXPRSSEL_PRSCH10</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga9c9228885881c533df1ba2678a3b7d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa19b3a327a4767ac9d2113980b6605b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa19b3a327a4767ac9d2113980b6605b3">UART_INPUT_RXPRSSEL_PRSCH11</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadd09d65d6c7d79e4439ee661ccc7f51e">_UART_INPUT_RXPRSSEL_PRSCH11</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaa19b3a327a4767ac9d2113980b6605b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209a0d34e34ee817baa6b08401850949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga209a0d34e34ee817baa6b08401850949">UART_INPUT_RXPRS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga209a0d34e34ee817baa6b08401850949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf8a51f58135f1bcda8b161f8ad7a9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaf8a51f58135f1bcda8b161f8ad7a9d8">_UART_INPUT_RXPRS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaaf8a51f58135f1bcda8b161f8ad7a9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f51a36c50bb0a61ea95c54c5f08b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae1f51a36c50bb0a61ea95c54c5f08b72">_UART_INPUT_RXPRS_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gae1f51a36c50bb0a61ea95c54c5f08b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b21a506244603f8795083d4af684642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6b21a506244603f8795083d4af684642">_UART_INPUT_RXPRS_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6b21a506244603f8795083d4af684642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c3cb44396004728bce9a1088e6fd9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga62c3cb44396004728bce9a1088e6fd9c">UART_INPUT_RXPRS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6b21a506244603f8795083d4af684642">_UART_INPUT_RXPRS_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga62c3cb44396004728bce9a1088e6fd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga054b7000c2ea1803de299187086779cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga054b7000c2ea1803de299187086779cb">_UART_I2SCTRL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga054b7000c2ea1803de299187086779cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca2aabafd03e9b2b1763e29f00824d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6ca2aabafd03e9b2b1763e29f00824d5">_UART_I2SCTRL_MASK</a>&#160;&#160;&#160;0x0000071FUL</td></tr>
<tr class="separator:ga6ca2aabafd03e9b2b1763e29f00824d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afd39b1e12d975908134a63507de136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6afd39b1e12d975908134a63507de136">UART_I2SCTRL_EN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga6afd39b1e12d975908134a63507de136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b45c6ae0ad946969af1afa9a2ab9dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2b45c6ae0ad946969af1afa9a2ab9dc7">_UART_I2SCTRL_EN_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2b45c6ae0ad946969af1afa9a2ab9dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1367f7287f14ce6b0e9aeda21dd54c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1367f7287f14ce6b0e9aeda21dd54c38">_UART_I2SCTRL_EN_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga1367f7287f14ce6b0e9aeda21dd54c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae926d80ade3750f6a5f3fd61e6176de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae926d80ade3750f6a5f3fd61e6176de3">_UART_I2SCTRL_EN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae926d80ade3750f6a5f3fd61e6176de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35690e643532486fc6cf513b080eb131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga35690e643532486fc6cf513b080eb131">UART_I2SCTRL_EN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae926d80ade3750f6a5f3fd61e6176de3">_UART_I2SCTRL_EN_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga35690e643532486fc6cf513b080eb131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1646df38a03add4409c26913d3981f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab1646df38a03add4409c26913d3981f1">UART_I2SCTRL_MONO</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:gab1646df38a03add4409c26913d3981f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab43662fd79e00b9323e8634f1134e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2ab43662fd79e00b9323e8634f1134e6">_UART_I2SCTRL_MONO_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2ab43662fd79e00b9323e8634f1134e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47300108eb1f68706beaef5016a37ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga47300108eb1f68706beaef5016a37ca1">_UART_I2SCTRL_MONO_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga47300108eb1f68706beaef5016a37ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7c4dc81938a3cb2d202326c5fe8251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3a7c4dc81938a3cb2d202326c5fe8251">_UART_I2SCTRL_MONO_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3a7c4dc81938a3cb2d202326c5fe8251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa35d2705b731d147f2e27b77a80cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0aa35d2705b731d147f2e27b77a80cfa">UART_I2SCTRL_MONO_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3a7c4dc81938a3cb2d202326c5fe8251">_UART_I2SCTRL_MONO_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga0aa35d2705b731d147f2e27b77a80cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86a398eb7c5a7eb204865a27a4d5270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa86a398eb7c5a7eb204865a27a4d5270">UART_I2SCTRL_JUSTIFY</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gaa86a398eb7c5a7eb204865a27a4d5270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9878a7787af8c54876d1bd1dda43c195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9878a7787af8c54876d1bd1dda43c195">_UART_I2SCTRL_JUSTIFY_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9878a7787af8c54876d1bd1dda43c195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga680c4bd7f2aef15e7c3e4a4073042489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga680c4bd7f2aef15e7c3e4a4073042489">_UART_I2SCTRL_JUSTIFY_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga680c4bd7f2aef15e7c3e4a4073042489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a51a98bd9b2274fd60a476cc339c70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2a51a98bd9b2274fd60a476cc339c70c">_UART_I2SCTRL_JUSTIFY_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2a51a98bd9b2274fd60a476cc339c70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792fd3cc33b3093591cb4c14fedb9b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga792fd3cc33b3093591cb4c14fedb9b61">_UART_I2SCTRL_JUSTIFY_LEFT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga792fd3cc33b3093591cb4c14fedb9b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabab4ab1d9dffadd4de55663585128b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaabab4ab1d9dffadd4de55663585128b7">_UART_I2SCTRL_JUSTIFY_RIGHT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaabab4ab1d9dffadd4de55663585128b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1ca82c39581220a2bcc9ec22cbde2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadc1ca82c39581220a2bcc9ec22cbde2b">UART_I2SCTRL_JUSTIFY_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2a51a98bd9b2274fd60a476cc339c70c">_UART_I2SCTRL_JUSTIFY_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:gadc1ca82c39581220a2bcc9ec22cbde2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76dd4f972402aedc2272a5d598686cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga76dd4f972402aedc2272a5d598686cc5">UART_I2SCTRL_JUSTIFY_LEFT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga792fd3cc33b3093591cb4c14fedb9b61">_UART_I2SCTRL_JUSTIFY_LEFT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga76dd4f972402aedc2272a5d598686cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0629ffae8ccad60158714c55f7a5fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0629ffae8ccad60158714c55f7a5fd42">UART_I2SCTRL_JUSTIFY_RIGHT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaabab4ab1d9dffadd4de55663585128b7">_UART_I2SCTRL_JUSTIFY_RIGHT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga0629ffae8ccad60158714c55f7a5fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb14286a983a2f45fbd256b20ba7459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaffb14286a983a2f45fbd256b20ba7459">UART_I2SCTRL_DMASPLIT</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td></tr>
<tr class="separator:gaffb14286a983a2f45fbd256b20ba7459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e75683ff160e08e01b4e552bb311ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae4e75683ff160e08e01b4e552bb311ca">_UART_I2SCTRL_DMASPLIT_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gae4e75683ff160e08e01b4e552bb311ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c42f4ec36370aaa7ce949b276697446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7c42f4ec36370aaa7ce949b276697446">_UART_I2SCTRL_DMASPLIT_MASK</a>&#160;&#160;&#160;0x8UL</td></tr>
<tr class="separator:ga7c42f4ec36370aaa7ce949b276697446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d856b46c2fa90264b709c136344aa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga74d856b46c2fa90264b709c136344aa0">_UART_I2SCTRL_DMASPLIT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga74d856b46c2fa90264b709c136344aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51de892516c417b098b3c9812f11a185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga51de892516c417b098b3c9812f11a185">UART_I2SCTRL_DMASPLIT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga74d856b46c2fa90264b709c136344aa0">_UART_I2SCTRL_DMASPLIT_DEFAULT</a> &lt;&lt; 3)</td></tr>
<tr class="separator:ga51de892516c417b098b3c9812f11a185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6541f64f1be404e3cb17fb021613f081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6541f64f1be404e3cb17fb021613f081">UART_I2SCTRL_DELAY</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td></tr>
<tr class="separator:ga6541f64f1be404e3cb17fb021613f081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d64bbca38527ab20ac22657603b4ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga26d64bbca38527ab20ac22657603b4ce">_UART_I2SCTRL_DELAY_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga26d64bbca38527ab20ac22657603b4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga432e7dff7cbef7325cb7eab3541cb9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga432e7dff7cbef7325cb7eab3541cb9fd">_UART_I2SCTRL_DELAY_MASK</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:ga432e7dff7cbef7325cb7eab3541cb9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721e7599ba7278976aa0adcf869d26dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga721e7599ba7278976aa0adcf869d26dc">_UART_I2SCTRL_DELAY_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga721e7599ba7278976aa0adcf869d26dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283c5da56b4132ddb676322d1d32580a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga283c5da56b4132ddb676322d1d32580a">UART_I2SCTRL_DELAY_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga721e7599ba7278976aa0adcf869d26dc">_UART_I2SCTRL_DELAY_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga283c5da56b4132ddb676322d1d32580a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87ca5680bbfa38e016beb5213129e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab87ca5680bbfa38e016beb5213129e12">_UART_I2SCTRL_FORMAT_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab87ca5680bbfa38e016beb5213129e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7b1fb11684c31bca2adf7abed3c949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6a7b1fb11684c31bca2adf7abed3c949">_UART_I2SCTRL_FORMAT_MASK</a>&#160;&#160;&#160;0x700UL</td></tr>
<tr class="separator:ga6a7b1fb11684c31bca2adf7abed3c949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953623d46bf6a0e0f75011e5a51be6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga953623d46bf6a0e0f75011e5a51be6fd">_UART_I2SCTRL_FORMAT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga953623d46bf6a0e0f75011e5a51be6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae900d4d70c48f7b121716209e7ac1901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae900d4d70c48f7b121716209e7ac1901">_UART_I2SCTRL_FORMAT_W32D32</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae900d4d70c48f7b121716209e7ac1901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae66f65c8c9eba5ecc85faaea2919e58a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae66f65c8c9eba5ecc85faaea2919e58a">_UART_I2SCTRL_FORMAT_W32D24M</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gae66f65c8c9eba5ecc85faaea2919e58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5806df9bd5247a88b78c1beb18ea390d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5806df9bd5247a88b78c1beb18ea390d">_UART_I2SCTRL_FORMAT_W32D24</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga5806df9bd5247a88b78c1beb18ea390d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349b4a62b5a599581dca44088d33c8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga349b4a62b5a599581dca44088d33c8fc">_UART_I2SCTRL_FORMAT_W32D16</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga349b4a62b5a599581dca44088d33c8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4220bd2962f7306a5580915d5bf194f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4220bd2962f7306a5580915d5bf194f7">_UART_I2SCTRL_FORMAT_W32D8</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga4220bd2962f7306a5580915d5bf194f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd7551e7a03ec437cbaea9b16ef9015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8dd7551e7a03ec437cbaea9b16ef9015">_UART_I2SCTRL_FORMAT_W16D16</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga8dd7551e7a03ec437cbaea9b16ef9015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bdd6b4c359fa0663c3dd527467dc063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8bdd6b4c359fa0663c3dd527467dc063">_UART_I2SCTRL_FORMAT_W16D8</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga8bdd6b4c359fa0663c3dd527467dc063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e83c5765c98840e69936349740a0310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5e83c5765c98840e69936349740a0310">_UART_I2SCTRL_FORMAT_W8D8</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga5e83c5765c98840e69936349740a0310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2950453d8541e8e70cdbe407d15994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4e2950453d8541e8e70cdbe407d15994">UART_I2SCTRL_FORMAT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga953623d46bf6a0e0f75011e5a51be6fd">_UART_I2SCTRL_FORMAT_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga4e2950453d8541e8e70cdbe407d15994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06007339b36fd4cda47e5c3db1087d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga06007339b36fd4cda47e5c3db1087d16">UART_I2SCTRL_FORMAT_W32D32</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae900d4d70c48f7b121716209e7ac1901">_UART_I2SCTRL_FORMAT_W32D32</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga06007339b36fd4cda47e5c3db1087d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf295c24834dc9987a09bdbc12cf1bd4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf295c24834dc9987a09bdbc12cf1bd4c">UART_I2SCTRL_FORMAT_W32D24M</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae66f65c8c9eba5ecc85faaea2919e58a">_UART_I2SCTRL_FORMAT_W32D24M</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaf295c24834dc9987a09bdbc12cf1bd4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1e52a30b3ff6ecdf7b19dfde30b027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaa1e52a30b3ff6ecdf7b19dfde30b027">UART_I2SCTRL_FORMAT_W32D24</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5806df9bd5247a88b78c1beb18ea390d">_UART_I2SCTRL_FORMAT_W32D24</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaaa1e52a30b3ff6ecdf7b19dfde30b027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa1f4e3e410c6b512f79dc826fbc566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaefa1f4e3e410c6b512f79dc826fbc566">UART_I2SCTRL_FORMAT_W32D16</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga349b4a62b5a599581dca44088d33c8fc">_UART_I2SCTRL_FORMAT_W32D16</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaefa1f4e3e410c6b512f79dc826fbc566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f1ce6f585f2cd6844601e69412c5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga24f1ce6f585f2cd6844601e69412c5c5">UART_I2SCTRL_FORMAT_W32D8</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4220bd2962f7306a5580915d5bf194f7">_UART_I2SCTRL_FORMAT_W32D8</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga24f1ce6f585f2cd6844601e69412c5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga301920da8b3ed604d5da00af1e9eef59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga301920da8b3ed604d5da00af1e9eef59">UART_I2SCTRL_FORMAT_W16D16</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8dd7551e7a03ec437cbaea9b16ef9015">_UART_I2SCTRL_FORMAT_W16D16</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga301920da8b3ed604d5da00af1e9eef59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae176ceb92d1110fc666abea995ec7aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae176ceb92d1110fc666abea995ec7aea">UART_I2SCTRL_FORMAT_W16D8</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8bdd6b4c359fa0663c3dd527467dc063">_UART_I2SCTRL_FORMAT_W16D8</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gae176ceb92d1110fc666abea995ec7aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea8423b024027b428cfc2ad206bde52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaeea8423b024027b428cfc2ad206bde52">UART_I2SCTRL_FORMAT_W8D8</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5e83c5765c98840e69936349740a0310">_UART_I2SCTRL_FORMAT_W8D8</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaeea8423b024027b428cfc2ad206bde52"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gad7a6bbffc81e0b620c2e3beeea19e081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7a6bbffc81e0b620c2e3beeea19e081">&#9670;&nbsp;</a></span>_UART_CLKDIV_DIV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CLKDIV_DIV_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CLKDIV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00444">444</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf04118ded8ce8d8f7e974fe6f5ff159d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf04118ded8ce8d8f7e974fe6f5ff159d">&#9670;&nbsp;</a></span>_UART_CLKDIV_DIV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CLKDIV_DIV_MASK&#160;&#160;&#160;0x1FFFC0UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_DIV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00443">443</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga719843b4039b9a4831fb953c9d1952c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga719843b4039b9a4831fb953c9d1952c8">&#9670;&nbsp;</a></span>_UART_CLKDIV_DIV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CLKDIV_DIV_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_DIV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00442">442</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa8ad6f38bc3cf8ecaf8ebc09c8e57ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8ad6f38bc3cf8ecaf8ebc09c8e57ad5">&#9670;&nbsp;</a></span>_UART_CLKDIV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CLKDIV_MASK&#160;&#160;&#160;0x001FFFC0UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_CLKDIV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00441">441</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac3a3ab4424326c0fffc0a0c02dd297d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3a3ab4424326c0fffc0a0c02dd297d7">&#9670;&nbsp;</a></span>_UART_CLKDIV_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CLKDIV_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_CLKDIV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00440">440</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9b47f31d63b9ed326eca7bbe68d749dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b47f31d63b9ed326eca7bbe68d749dd">&#9670;&nbsp;</a></span>_UART_CMD_CLEARRX_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_CLEARRX_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00367">367</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3944ea8aadee072c032a8cd6ca9a9166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3944ea8aadee072c032a8cd6ca9a9166">&#9670;&nbsp;</a></span>_UART_CMD_CLEARRX_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_CLEARRX_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_CLEARRX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00366">366</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad3a318af88b27ba0c1cf87c974a23318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3a318af88b27ba0c1cf87c974a23318">&#9670;&nbsp;</a></span>_UART_CMD_CLEARRX_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_CLEARRX_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_CLEARRX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00365">365</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga263456414bc0b39da137eae6856c4c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga263456414bc0b39da137eae6856c4c9f">&#9670;&nbsp;</a></span>_UART_CMD_CLEARTX_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_CLEARTX_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00362">362</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6b5cc44437fba26a3cf05a19a59fecfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b5cc44437fba26a3cf05a19a59fecfb">&#9670;&nbsp;</a></span>_UART_CMD_CLEARTX_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_CLEARTX_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_CLEARTX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00361">361</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga23180599d1aecdba63443b707a78ac4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23180599d1aecdba63443b707a78ac4d">&#9670;&nbsp;</a></span>_UART_CMD_CLEARTX_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_CLEARTX_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_CLEARTX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00360">360</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4f5fd1de480ec399f1bedfa26514feee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f5fd1de480ec399f1bedfa26514feee">&#9670;&nbsp;</a></span>_UART_CMD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_MASK&#160;&#160;&#160;0x00000FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00308">308</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8faf227294e3a0ce1f500bdb6a159d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8faf227294e3a0ce1f500bdb6a159d29">&#9670;&nbsp;</a></span>_UART_CMD_MASTERDIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_MASTERDIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00337">337</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga728924d6aaa4cf9867b25a18886e4a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga728924d6aaa4cf9867b25a18886e4a4d">&#9670;&nbsp;</a></span>_UART_CMD_MASTERDIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_MASTERDIS_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_MASTERDIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00336">336</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaac9bea8f30a95cead5a8627af1343bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac9bea8f30a95cead5a8627af1343bdb">&#9670;&nbsp;</a></span>_UART_CMD_MASTERDIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_MASTERDIS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_MASTERDIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00335">335</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga85bd9cccc313f623fbef180ffec2f30c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85bd9cccc313f623fbef180ffec2f30c">&#9670;&nbsp;</a></span>_UART_CMD_MASTEREN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_MASTEREN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00332">332</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4b4407900d30e01fec709bea436bdbfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b4407900d30e01fec709bea436bdbfc">&#9670;&nbsp;</a></span>_UART_CMD_MASTEREN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_MASTEREN_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_MASTEREN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00331">331</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaebf0d12bd80edc9b17bc41d104bffc3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebf0d12bd80edc9b17bc41d104bffc3c">&#9670;&nbsp;</a></span>_UART_CMD_MASTEREN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_MASTEREN_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_MASTEREN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00330">330</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad248ea65cf98dd48fc1ce595092c21fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad248ea65cf98dd48fc1ce595092c21fe">&#9670;&nbsp;</a></span>_UART_CMD_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00307">307</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5d18e0a3a6f930dd96d452fec2a40fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d18e0a3a6f930dd96d452fec2a40fae">&#9670;&nbsp;</a></span>_UART_CMD_RXBLOCKDIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXBLOCKDIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00347">347</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac19c278cfe4fc9e83862aa60d7e07016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac19c278cfe4fc9e83862aa60d7e07016">&#9670;&nbsp;</a></span>_UART_CMD_RXBLOCKDIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXBLOCKDIS_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXBLOCKDIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00346">346</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga81282f3d332288677c709a03d6276ee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81282f3d332288677c709a03d6276ee5">&#9670;&nbsp;</a></span>_UART_CMD_RXBLOCKDIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXBLOCKDIS_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXBLOCKDIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00345">345</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga05dcc39aa4ea6da7c6a0cbabe24b9325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05dcc39aa4ea6da7c6a0cbabe24b9325">&#9670;&nbsp;</a></span>_UART_CMD_RXBLOCKEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXBLOCKEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00342">342</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0668c6eb46c81544daccff7f3db28049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0668c6eb46c81544daccff7f3db28049">&#9670;&nbsp;</a></span>_UART_CMD_RXBLOCKEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXBLOCKEN_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXBLOCKEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00341">341</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3b7e0432bda8cc5d0bc234a86d3a46b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b7e0432bda8cc5d0bc234a86d3a46b3">&#9670;&nbsp;</a></span>_UART_CMD_RXBLOCKEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXBLOCKEN_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXBLOCKEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00340">340</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab32d66f31d3e8990bc22a0e5193174fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab32d66f31d3e8990bc22a0e5193174fa">&#9670;&nbsp;</a></span>_UART_CMD_RXDIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXDIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00317">317</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga636032543de7a0acb0376eb6cbe84897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga636032543de7a0acb0376eb6cbe84897">&#9670;&nbsp;</a></span>_UART_CMD_RXDIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXDIS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXDIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00316">316</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga010739b91ea824cbc01a1bff806dce7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga010739b91ea824cbc01a1bff806dce7f">&#9670;&nbsp;</a></span>_UART_CMD_RXDIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXDIS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXDIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00315">315</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9747b8997937fe7f574906172cb3e160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9747b8997937fe7f574906172cb3e160">&#9670;&nbsp;</a></span>_UART_CMD_RXEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00312">312</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5b1e3b3af274d7c39c5f2292ec9841ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b1e3b3af274d7c39c5f2292ec9841ad">&#9670;&nbsp;</a></span>_UART_CMD_RXEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXEN_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00311">311</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga406d34d5e5a0d79e38fce0c8a63246c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga406d34d5e5a0d79e38fce0c8a63246c3">&#9670;&nbsp;</a></span>_UART_CMD_RXEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXEN_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00310">310</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab3c4836ac6b24fa084ad33b576572817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c4836ac6b24fa084ad33b576572817">&#9670;&nbsp;</a></span>_UART_CMD_TXDIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXDIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00327">327</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae0a3a79a9f007fab2015b8c89d3fe081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0a3a79a9f007fab2015b8c89d3fe081">&#9670;&nbsp;</a></span>_UART_CMD_TXDIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXDIS_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXDIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00326">326</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9962f8954a13db108af98aa176de6305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9962f8954a13db108af98aa176de6305">&#9670;&nbsp;</a></span>_UART_CMD_TXDIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXDIS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXDIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00325">325</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa50032c412ce9b410682624b1174f34c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa50032c412ce9b410682624b1174f34c">&#9670;&nbsp;</a></span>_UART_CMD_TXEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00322">322</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadd59f6155c757378fffb30ef9fc28e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd59f6155c757378fffb30ef9fc28e64">&#9670;&nbsp;</a></span>_UART_CMD_TXEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXEN_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00321">321</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8bf1cfbac64fbef930ae7b5584ee5887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bf1cfbac64fbef930ae7b5584ee5887">&#9670;&nbsp;</a></span>_UART_CMD_TXEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXEN_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00320">320</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0dc128c9f830982c847251819eb8b018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dc128c9f830982c847251819eb8b018">&#9670;&nbsp;</a></span>_UART_CMD_TXTRIDIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXTRIDIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00357">357</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2f03a0e1d5c6bc28d8045dadb1c4cbd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f03a0e1d5c6bc28d8045dadb1c4cbd3">&#9670;&nbsp;</a></span>_UART_CMD_TXTRIDIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXTRIDIS_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXTRIDIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00356">356</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0fbf7e64ee26f3ddf03ce784949708bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fbf7e64ee26f3ddf03ce784949708bc">&#9670;&nbsp;</a></span>_UART_CMD_TXTRIDIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXTRIDIS_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXTRIDIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00355">355</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga60805fd3fef0dee8e9f2fb00c40280fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60805fd3fef0dee8e9f2fb00c40280fa">&#9670;&nbsp;</a></span>_UART_CMD_TXTRIEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXTRIEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00352">352</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab79590e8fd0227921d7322d10177651b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab79590e8fd0227921d7322d10177651b">&#9670;&nbsp;</a></span>_UART_CMD_TXTRIEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXTRIEN_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXTRIEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00351">351</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga00f420a9d5d5b3f4b4469f6d01f7e569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00f420a9d5d5b3f4b4469f6d01f7e569">&#9670;&nbsp;</a></span>_UART_CMD_TXTRIEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXTRIEN_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXTRIEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00350">350</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad95801ffeda4a64d53c4108c9f260053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad95801ffeda4a64d53c4108c9f260053">&#9670;&nbsp;</a></span>_UART_CTRL_AUTOCS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOCS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00141">141</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5992daf94e6b682ee3c05c4b731592a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5992daf94e6b682ee3c05c4b731592a9">&#9670;&nbsp;</a></span>_UART_CTRL_AUTOCS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOCS_MASK&#160;&#160;&#160;0x10000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_AUTOCS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00140">140</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2a4a4d8cc036c09df01a49c973c7a177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a4a4d8cc036c09df01a49c973c7a177">&#9670;&nbsp;</a></span>_UART_CTRL_AUTOCS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOCS_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_AUTOCS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00139">139</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2f2b2e08e2230eecdc83c965d057fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2b2e08e2230eecdc83c965d057fa94">&#9670;&nbsp;</a></span>_UART_CTRL_AUTOTRI_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOTRI_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00146">146</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga20642a420955701f6de880d60edf6d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20642a420955701f6de880d60edf6d24">&#9670;&nbsp;</a></span>_UART_CTRL_AUTOTRI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOTRI_MASK&#160;&#160;&#160;0x20000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_AUTOTRI </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00145">145</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaccf7440f6878375883a68f4b0eed1f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccf7440f6878375883a68f4b0eed1f29">&#9670;&nbsp;</a></span>_UART_CTRL_AUTOTRI_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOTRI_SHIFT&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_AUTOTRI </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00144">144</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga80885e0386f51a0f9ee3456a2f481847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80885e0386f51a0f9ee3456a2f481847">&#9670;&nbsp;</a></span>_UART_CTRL_AUTOTX_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOTX_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00203">203</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae568dd712e6a98d46facec845bcd4717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae568dd712e6a98d46facec845bcd4717">&#9670;&nbsp;</a></span>_UART_CTRL_AUTOTX_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOTX_MASK&#160;&#160;&#160;0x20000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_AUTOTX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00202">202</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9bbc2339154674c26bf014627b30cadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bbc2339154674c26bf014627b30cadf">&#9670;&nbsp;</a></span>_UART_CTRL_AUTOTX_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOTX_SHIFT&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_AUTOTX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00201">201</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa9ccf0b14ad4a5d112b14cddc362be7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9ccf0b14ad4a5d112b14cddc362be7e">&#9670;&nbsp;</a></span>_UART_CTRL_BIT8DV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_BIT8DV_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00166">166</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7adc39b3ea40de01a93ef96a8dca3d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7adc39b3ea40de01a93ef96a8dca3d8b">&#9670;&nbsp;</a></span>_UART_CTRL_BIT8DV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_BIT8DV_MASK&#160;&#160;&#160;0x200000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_BIT8DV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00165">165</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae2fab5e1671085822c00a807b68a7be8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2fab5e1671085822c00a807b68a7be8">&#9670;&nbsp;</a></span>_UART_CTRL_BIT8DV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_BIT8DV_SHIFT&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_BIT8DV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00164">164</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga25b83e8172f95662ae585f7b2a615f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25b83e8172f95662ae585f7b2a615f7f">&#9670;&nbsp;</a></span>_UART_CTRL_BYTESWAP_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_BYTESWAP_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00198">198</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga601a50bf609bfd84b19b9f37397cbe61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga601a50bf609bfd84b19b9f37397cbe61">&#9670;&nbsp;</a></span>_UART_CTRL_BYTESWAP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_BYTESWAP_MASK&#160;&#160;&#160;0x10000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_BYTESWAP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00197">197</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad89bfa51b970ce2569787da8bfc316ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad89bfa51b970ce2569787da8bfc316ce">&#9670;&nbsp;</a></span>_UART_CTRL_BYTESWAP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_BYTESWAP_SHIFT&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_BYTESWAP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00196">196</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga877bce2480d71470f8e1c584eca5eae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga877bce2480d71470f8e1c584eca5eae1">&#9670;&nbsp;</a></span>_UART_CTRL_CCEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CCEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00058">58</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa9e06bd7e806ea857d63f88286604b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9e06bd7e806ea857d63f88286604b6f">&#9670;&nbsp;</a></span>_UART_CTRL_CCEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CCEN_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_CCEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00057">57</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaaea05a51e0b861b88958d2ac88f3f43b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaea05a51e0b861b88958d2ac88f3f43b">&#9670;&nbsp;</a></span>_UART_CTRL_CCEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CCEN_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_CCEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00056">56</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga39a0312757d56e322a3533ec73f28a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39a0312757d56e322a3533ec73f28a04">&#9670;&nbsp;</a></span>_UART_CTRL_CLKPHA_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPHA_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00094">94</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab79e3865c2ed34447692378c15286bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab79e3865c2ed34447692378c15286bca">&#9670;&nbsp;</a></span>_UART_CTRL_CLKPHA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPHA_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_CLKPHA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00093">93</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1623bdb1296bb050eaab5589577201c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1623bdb1296bb050eaab5589577201c9">&#9670;&nbsp;</a></span>_UART_CTRL_CLKPHA_SAMPLELEADING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPHA_SAMPLELEADING&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode SAMPLELEADING for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00095">95</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1072537478a3733d3b37a985231bd0f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1072537478a3733d3b37a985231bd0f3">&#9670;&nbsp;</a></span>_UART_CTRL_CLKPHA_SAMPLETRAILING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPHA_SAMPLETRAILING&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode SAMPLETRAILING for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00096">96</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6a80b29c617fb9986c38a504d1e1b03a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a80b29c617fb9986c38a504d1e1b03a">&#9670;&nbsp;</a></span>_UART_CTRL_CLKPHA_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPHA_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_CLKPHA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00092">92</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6836f9758a0f60278f3ab4b0b681eea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6836f9758a0f60278f3ab4b0b681eea0">&#9670;&nbsp;</a></span>_UART_CTRL_CLKPOL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPOL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00085">85</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga74d9a4580518e72d20950ac5d9c72ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74d9a4580518e72d20950ac5d9c72ef8">&#9670;&nbsp;</a></span>_UART_CTRL_CLKPOL_IDLEHIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPOL_IDLEHIGH&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode IDLEHIGH for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00087">87</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga73c11d4c4af9e280723d51888ce5068b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73c11d4c4af9e280723d51888ce5068b">&#9670;&nbsp;</a></span>_UART_CTRL_CLKPOL_IDLELOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPOL_IDLELOW&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode IDLELOW for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00086">86</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1f4efc79ff5102221f1e0dcb89cbd200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f4efc79ff5102221f1e0dcb89cbd200">&#9670;&nbsp;</a></span>_UART_CTRL_CLKPOL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPOL_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_CLKPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00084">84</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab3538598e53221de49682805ed26b108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3538598e53221de49682805ed26b108">&#9670;&nbsp;</a></span>_UART_CTRL_CLKPOL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPOL_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_CLKPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00083">83</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga339322d98aa537b9451eebf701a3d888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga339322d98aa537b9451eebf701a3d888">&#9670;&nbsp;</a></span>_UART_CTRL_CSINV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSINV_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00136">136</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0c8533f56c2ab4be8e0a3ea4ee2b39a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c8533f56c2ab4be8e0a3ea4ee2b39a2">&#9670;&nbsp;</a></span>_UART_CTRL_CSINV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSINV_MASK&#160;&#160;&#160;0x8000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_CSINV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00135">135</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab92b72d68d315d3cdad22b6eae0605fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab92b72d68d315d3cdad22b6eae0605fa">&#9670;&nbsp;</a></span>_UART_CTRL_CSINV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSINV_SHIFT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_CSINV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00134">134</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7b52e18ca968db60b42df28e2d550cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b52e18ca968db60b42df28e2d550cbb">&#9670;&nbsp;</a></span>_UART_CTRL_CSMA_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSMA_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00108">108</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3895a386a472d26cbb65c3a7fff00565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3895a386a472d26cbb65c3a7fff00565">&#9670;&nbsp;</a></span>_UART_CTRL_CSMA_GOTOSLAVEMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSMA_GOTOSLAVEMODE&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode GOTOSLAVEMODE for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00110">110</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga94e3b8dcbf846217d2c1ec66e10a154a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94e3b8dcbf846217d2c1ec66e10a154a">&#9670;&nbsp;</a></span>_UART_CTRL_CSMA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSMA_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_CSMA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00107">107</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6c3ab9a558eeb609a3b952102dd772a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c3ab9a558eeb609a3b952102dd772a8">&#9670;&nbsp;</a></span>_UART_CTRL_CSMA_NOACTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSMA_NOACTION&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode NOACTION for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00109">109</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9308f66b060b33c9a3c93706d3642dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9308f66b060b33c9a3c93706d3642dfe">&#9670;&nbsp;</a></span>_UART_CTRL_CSMA_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSMA_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_CSMA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00106">106</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga63707a2619c5a01ae80e8b69b078629e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63707a2619c5a01ae80e8b69b078629e">&#9670;&nbsp;</a></span>_UART_CTRL_ERRSDMA_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSDMA_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00171">171</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad80d354360c6fb266c289e83ee761aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad80d354360c6fb266c289e83ee761aa8">&#9670;&nbsp;</a></span>_UART_CTRL_ERRSDMA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSDMA_MASK&#160;&#160;&#160;0x400000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_ERRSDMA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00170">170</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6735079c9bb783c6ac83438fb3cba423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6735079c9bb783c6ac83438fb3cba423">&#9670;&nbsp;</a></span>_UART_CTRL_ERRSDMA_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSDMA_SHIFT&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_ERRSDMA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00169">169</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1ba1cb3eef09603a22a92e75eb5a22d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ba1cb3eef09603a22a92e75eb5a22d9">&#9670;&nbsp;</a></span>_UART_CTRL_ERRSRX_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSRX_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00176">176</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga97a89a5d0e636e79915ec2a5af8db328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97a89a5d0e636e79915ec2a5af8db328">&#9670;&nbsp;</a></span>_UART_CTRL_ERRSRX_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSRX_MASK&#160;&#160;&#160;0x800000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_ERRSRX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00175">175</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae91da89fc5c4ae93c600360b1fdbcf86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae91da89fc5c4ae93c600360b1fdbcf86">&#9670;&nbsp;</a></span>_UART_CTRL_ERRSRX_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSRX_SHIFT&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_ERRSRX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00174">174</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadfc154a41d5f95a963aa7b12d0586665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfc154a41d5f95a963aa7b12d0586665">&#9670;&nbsp;</a></span>_UART_CTRL_ERRSTX_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSTX_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00181">181</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga26e8ab72c2f728dcc272462590c620c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26e8ab72c2f728dcc272462590c620c5">&#9670;&nbsp;</a></span>_UART_CTRL_ERRSTX_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSTX_MASK&#160;&#160;&#160;0x1000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_ERRSTX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00180">180</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0485b30367e1e0738371370d3788ae11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0485b30367e1e0738371370d3788ae11">&#9670;&nbsp;</a></span>_UART_CTRL_ERRSTX_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSTX_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_ERRSTX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00179">179</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2967103a743df74a1969b7e7e57bd3ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2967103a743df74a1969b7e7e57bd3ec">&#9670;&nbsp;</a></span>_UART_CTRL_LOOPBK_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_LOOPBK_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00053">53</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga72e0e08a05795eb7ce5d381ab12e1ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72e0e08a05795eb7ce5d381ab12e1ffe">&#9670;&nbsp;</a></span>_UART_CTRL_LOOPBK_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_LOOPBK_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_LOOPBK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00052">52</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3851ad8e310a97bcc1421c771bcc49b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3851ad8e310a97bcc1421c771bcc49b1">&#9670;&nbsp;</a></span>_UART_CTRL_LOOPBK_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_LOOPBK_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_LOOPBK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00051">51</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6a45f79f16c392317ecce941a41fee7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a45f79f16c392317ecce941a41fee7b">&#9670;&nbsp;</a></span>_UART_CTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MASK&#160;&#160;&#160;0x7DFFFF7FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00044">44</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga90089e620624d183b375295055857324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90089e620624d183b375295055857324">&#9670;&nbsp;</a></span>_UART_CTRL_MPAB_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MPAB_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00068">68</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga610c3be4f2d3ee5d358709a31d0f4fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga610c3be4f2d3ee5d358709a31d0f4fd2">&#9670;&nbsp;</a></span>_UART_CTRL_MPAB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MPAB_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_MPAB </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00067">67</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae445b5eaec9bdb3c070ead320f690fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae445b5eaec9bdb3c070ead320f690fa7">&#9670;&nbsp;</a></span>_UART_CTRL_MPAB_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MPAB_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_MPAB </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00066">66</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6c05e9462898a727666d6f4f94b3c3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c05e9462898a727666d6f4f94b3c3bf">&#9670;&nbsp;</a></span>_UART_CTRL_MPM_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MPM_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00063">63</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4504fceb37f96ef9c28cea132cbc4ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4504fceb37f96ef9c28cea132cbc4ab7">&#9670;&nbsp;</a></span>_UART_CTRL_MPM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MPM_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_MPM </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00062">62</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5f3b09fe27d5b3259c54872f99369941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f3b09fe27d5b3259c54872f99369941">&#9670;&nbsp;</a></span>_UART_CTRL_MPM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MPM_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_MPM </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00061">61</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab64510416d1d75031edbebb4dc2d8261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab64510416d1d75031edbebb4dc2d8261">&#9670;&nbsp;</a></span>_UART_CTRL_MSBF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MSBF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00103">103</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab390209baa7a5e88a7d71bfcae6c5115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab390209baa7a5e88a7d71bfcae6c5115">&#9670;&nbsp;</a></span>_UART_CTRL_MSBF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MSBF_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_MSBF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00102">102</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8a9c07d02a1b348aaba952ffaae7ab21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a9c07d02a1b348aaba952ffaae7ab21">&#9670;&nbsp;</a></span>_UART_CTRL_MSBF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MSBF_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_MSBF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00101">101</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2f9f112c7023b35036e5e013be21a195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f9f112c7023b35036e5e013be21a195">&#9670;&nbsp;</a></span>_UART_CTRL_MVDIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MVDIS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00208">208</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab2cf7cefb2aeea9cf2f6e05b5d04b421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2cf7cefb2aeea9cf2f6e05b5d04b421">&#9670;&nbsp;</a></span>_UART_CTRL_MVDIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MVDIS_MASK&#160;&#160;&#160;0x40000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_MVDIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00207">207</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga84f7cb26555c49bba316fab55098c0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84f7cb26555c49bba316fab55098c0b1">&#9670;&nbsp;</a></span>_UART_CTRL_MVDIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MVDIS_SHIFT&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_MVDIS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00206">206</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga42356fb72130d56df3d6975188c595a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42356fb72130d56df3d6975188c595a7">&#9670;&nbsp;</a></span>_UART_CTRL_OVS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_OVS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00072">72</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa96df497c66ef6bbfc1687a180e324a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa96df497c66ef6bbfc1687a180e324a7">&#9670;&nbsp;</a></span>_UART_CTRL_OVS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_OVS_MASK&#160;&#160;&#160;0x60UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_OVS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00071">71</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab3723d0428fb3fc7cd1e68b2aaeff346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3723d0428fb3fc7cd1e68b2aaeff346">&#9670;&nbsp;</a></span>_UART_CTRL_OVS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_OVS_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_OVS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00070">70</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga43a63b2d61bd7edfddf8897271e1a075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43a63b2d61bd7edfddf8897271e1a075">&#9670;&nbsp;</a></span>_UART_CTRL_OVS_X16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_OVS_X16&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode X16 for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00073">73</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0a83fcca82d66925b84e3e40f9e02df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a83fcca82d66925b84e3e40f9e02df6">&#9670;&nbsp;</a></span>_UART_CTRL_OVS_X4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_OVS_X4&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode X4 for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00076">76</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaca9ebc24c886292aa744f7ad9c67c6c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca9ebc24c886292aa744f7ad9c67c6c4">&#9670;&nbsp;</a></span>_UART_CTRL_OVS_X6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_OVS_X6&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode X6 for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00075">75</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8224052117649adc6fc997adc673263b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8224052117649adc6fc997adc673263b">&#9670;&nbsp;</a></span>_UART_CTRL_OVS_X8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_OVS_X8&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode X8 for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00074">74</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2543361fc88a8b049e8267a3c9d4de9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2543361fc88a8b049e8267a3c9d4de9e">&#9670;&nbsp;</a></span>_UART_CTRL_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00043">43</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac5d56007016f618928ab9d945a276861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5d56007016f618928ab9d945a276861">&#9670;&nbsp;</a></span>_UART_CTRL_RXINV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_RXINV_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00126">126</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga910939a67de59c096bf7530d722178e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga910939a67de59c096bf7530d722178e4">&#9670;&nbsp;</a></span>_UART_CTRL_RXINV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_RXINV_MASK&#160;&#160;&#160;0x2000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXINV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00125">125</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga61e333d6a4f804ae14ed442798700c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61e333d6a4f804ae14ed442798700c9b">&#9670;&nbsp;</a></span>_UART_CTRL_RXINV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_RXINV_SHIFT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXINV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00124">124</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6ffaf84994a1d90e3e752756beb1a7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ffaf84994a1d90e3e752756beb1a7bf">&#9670;&nbsp;</a></span>_UART_CTRL_SCMODE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SCMODE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00151">151</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5b2e9a4545fefa9fd9edb3cb6ac1eb49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b2e9a4545fefa9fd9edb3cb6ac1eb49">&#9670;&nbsp;</a></span>_UART_CTRL_SCMODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SCMODE_MASK&#160;&#160;&#160;0x40000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_SCMODE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00150">150</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga53c016ad9fadeddbbbee32ba9d27a311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53c016ad9fadeddbbbee32ba9d27a311">&#9670;&nbsp;</a></span>_UART_CTRL_SCMODE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SCMODE_SHIFT&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_SCMODE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00149">149</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab0fe49e7a9c0847b1ad129d429f35f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0fe49e7a9c0847b1ad129d429f35f84">&#9670;&nbsp;</a></span>_UART_CTRL_SCRETRANS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SCRETRANS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00156">156</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4655a924689137cf4f0369f487a3ea7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4655a924689137cf4f0369f487a3ea7b">&#9670;&nbsp;</a></span>_UART_CTRL_SCRETRANS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SCRETRANS_MASK&#160;&#160;&#160;0x80000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_SCRETRANS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00155">155</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad8a7bb7cbb21e1260a2840268ec6f77b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8a7bb7cbb21e1260a2840268ec6f77b">&#9670;&nbsp;</a></span>_UART_CTRL_SCRETRANS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SCRETRANS_SHIFT&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_SCRETRANS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00154">154</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaaec215d5fe6dc238fe28009ec614e4dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaec215d5fe6dc238fe28009ec614e4dc">&#9670;&nbsp;</a></span>_UART_CTRL_SKIPPERRF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SKIPPERRF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00161">161</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8aa744640f55bdc020e68d81f265c921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aa744640f55bdc020e68d81f265c921">&#9670;&nbsp;</a></span>_UART_CTRL_SKIPPERRF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SKIPPERRF_MASK&#160;&#160;&#160;0x100000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_SKIPPERRF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00160">160</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafab95e090befcee82a880a35ca683710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafab95e090befcee82a880a35ca683710">&#9670;&nbsp;</a></span>_UART_CTRL_SKIPPERRF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SKIPPERRF_SHIFT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_SKIPPERRF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00159">159</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga266a47243299faa641130be2e43dac3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga266a47243299faa641130be2e43dac3f">&#9670;&nbsp;</a></span>_UART_CTRL_SYNC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SYNC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00048">48</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacf212a13611c22e3f631bb868fd772a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf212a13611c22e3f631bb868fd772a8">&#9670;&nbsp;</a></span>_UART_CTRL_SYNC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SYNC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_SYNC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00047">47</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf43f50a6f4a010d13e582bdd8b69fc8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf43f50a6f4a010d13e582bdd8b69fc8b">&#9670;&nbsp;</a></span>_UART_CTRL_SYNC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SYNC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_SYNC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00046">46</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga915f538ca2c5b606107eb0dde46c57a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga915f538ca2c5b606107eb0dde46c57a4">&#9670;&nbsp;</a></span>_UART_CTRL_TXBIL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXBIL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00117">117</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6f9acd7b3646fbc09a7eb66bdef09f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f9acd7b3646fbc09a7eb66bdef09f22">&#9670;&nbsp;</a></span>_UART_CTRL_TXBIL_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXBIL_EMPTY&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode EMPTY for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00118">118</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9561f83b63a80eb1ee46f07af3ca5577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9561f83b63a80eb1ee46f07af3ca5577">&#9670;&nbsp;</a></span>_UART_CTRL_TXBIL_HALFFULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXBIL_HALFFULL&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode HALFFULL for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00119">119</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa3d7e7ff7efdb894b66d3a27d442deb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3d7e7ff7efdb894b66d3a27d442deb9">&#9670;&nbsp;</a></span>_UART_CTRL_TXBIL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXBIL_MASK&#160;&#160;&#160;0x1000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXBIL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00116">116</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2197cffac8bd3908f42bdf5cdff43c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2197cffac8bd3908f42bdf5cdff43c30">&#9670;&nbsp;</a></span>_UART_CTRL_TXBIL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXBIL_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXBIL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00115">115</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5bc6fa98fa774da56b2b10138e29d252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bc6fa98fa774da56b2b10138e29d252">&#9670;&nbsp;</a></span>_UART_CTRL_TXDELAY_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXDELAY_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00185">185</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab0d37415bb61c5d56adc1dc03547c503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0d37415bb61c5d56adc1dc03547c503">&#9670;&nbsp;</a></span>_UART_CTRL_TXDELAY_DOUBLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXDELAY_DOUBLE&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DOUBLE for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00188">188</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafff73fc48c2f70a8c5bc5f01623a330d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafff73fc48c2f70a8c5bc5f01623a330d">&#9670;&nbsp;</a></span>_UART_CTRL_TXDELAY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXDELAY_MASK&#160;&#160;&#160;0xC000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXDELAY </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00184">184</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9ac9b5995f16fcbad4d9bf4550138048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ac9b5995f16fcbad4d9bf4550138048">&#9670;&nbsp;</a></span>_UART_CTRL_TXDELAY_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXDELAY_NONE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode NONE for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00186">186</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0de43eb2fd41ab34b5d85c985ff88241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0de43eb2fd41ab34b5d85c985ff88241">&#9670;&nbsp;</a></span>_UART_CTRL_TXDELAY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXDELAY_SHIFT&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXDELAY </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00183">183</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga503c59c6e668094c15a1ed1bae6873a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga503c59c6e668094c15a1ed1bae6873a0">&#9670;&nbsp;</a></span>_UART_CTRL_TXDELAY_SINGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXDELAY_SINGLE&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode SINGLE for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00187">187</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga418e585dc6c5cda4d4544b46ccbad581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga418e585dc6c5cda4d4544b46ccbad581">&#9670;&nbsp;</a></span>_UART_CTRL_TXDELAY_TRIPLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXDELAY_TRIPLE&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TRIPLE for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00189">189</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaebfb459e3437ce28e743f22cbfd088ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebfb459e3437ce28e743f22cbfd088ad">&#9670;&nbsp;</a></span>_UART_CTRL_TXINV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXINV_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00131">131</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2013cf9fa0a434880a6d2bb6c85c6716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2013cf9fa0a434880a6d2bb6c85c6716">&#9670;&nbsp;</a></span>_UART_CTRL_TXINV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXINV_MASK&#160;&#160;&#160;0x4000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXINV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00130">130</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga942d4aee22783b8e37ee9018641f4127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga942d4aee22783b8e37ee9018641f4127">&#9670;&nbsp;</a></span>_UART_CTRL_TXINV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXINV_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXINV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00129">129</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1364d02f952f4ea415d6ec328cec350d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1364d02f952f4ea415d6ec328cec350d">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_DEFAULT&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00220">220</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga98a0d1f4ef6bdc71eb1264c1b94fbe65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98a0d1f4ef6bdc71eb1264c1b94fbe65">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_EIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_EIGHT&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode EIGHT for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00221">221</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5bf557ee1b2316cdfdfc4446dfd546ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bf557ee1b2316cdfdfc4446dfd546ed">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_ELEVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_ELEVEN&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ELEVEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00224">224</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf06dfc29071acaff46bd54c6f5cb3d49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf06dfc29071acaff46bd54c6f5cb3d49">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_FIFTEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_FIFTEEN&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode FIFTEEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00228">228</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5e6a5d9a02823fbe377682331735dce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e6a5d9a02823fbe377682331735dce0">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_FIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_FIVE&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode FIVE for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00217">217</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8dfe8e5e5e7175a37bba5e0375a10f72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dfe8e5e5e7175a37bba5e0375a10f72">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_FOUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_FOUR&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode FOUR for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00216">216</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf87fdee66957a302263315bd66501d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf87fdee66957a302263315bd66501d68">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_FOURTEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_FOURTEEN&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode FOURTEEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00227">227</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga11dc8e247908fa346b4e9076c4c9a0bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11dc8e247908fa346b4e9076c4c9a0bd">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_MASK&#160;&#160;&#160;0xFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_DATABITS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00215">215</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga304b234752c32596df08572a6fc5663b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga304b234752c32596df08572a6fc5663b">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_NINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_NINE&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode NINE for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00222">222</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac8403ad93d8fef593cdf66ae9ed438ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8403ad93d8fef593cdf66ae9ed438ea">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_SEVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_SEVEN&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode SEVEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00219">219</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga30c67c73fbf3a5b513188d83d8a92e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30c67c73fbf3a5b513188d83d8a92e0b">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_DATABITS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00214">214</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga912a88d276da6dcaaf629eccb4cc343d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga912a88d276da6dcaaf629eccb4cc343d">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_SIX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_SIX&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode SIX for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00218">218</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6e8dee1b42976d023830d9237645a210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e8dee1b42976d023830d9237645a210">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_SIXTEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_SIXTEEN&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode SIXTEEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00229">229</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2a9010135123d4866e60a50b13071511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a9010135123d4866e60a50b13071511">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_TEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_TEN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00223">223</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga73902faf767c099460c58f29f46bdc93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73902faf767c099460c58f29f46bdc93">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_THIRTEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_THIRTEEN&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode THIRTEEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00226">226</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1dab8c32463df00296c2b3fec2cfa17c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dab8c32463df00296c2b3fec2cfa17c">&#9670;&nbsp;</a></span>_UART_FRAME_DATABITS_TWELVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_TWELVE&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TWELVE for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00225">225</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaeaaaf90e149134610ef9d13eaf033cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaaaf90e149134610ef9d13eaf033cd1">&#9670;&nbsp;</a></span>_UART_FRAME_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_MASK&#160;&#160;&#160;0x0000330FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00213">213</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3ab7b43cc49be8dbb378e566b289a152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ab7b43cc49be8dbb378e566b289a152">&#9670;&nbsp;</a></span>_UART_FRAME_PARITY_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_PARITY_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00246">246</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8fb5d9f0e630a66f920e1a7606be1567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fb5d9f0e630a66f920e1a7606be1567">&#9670;&nbsp;</a></span>_UART_FRAME_PARITY_EVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_PARITY_EVEN&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode EVEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00248">248</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae1e288e1cd05b000cc8bdd774d8c78df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1e288e1cd05b000cc8bdd774d8c78df">&#9670;&nbsp;</a></span>_UART_FRAME_PARITY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_PARITY_MASK&#160;&#160;&#160;0x300UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_PARITY </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00245">245</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga684925f7ff8a0e7b9f50046fff7551fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga684925f7ff8a0e7b9f50046fff7551fa">&#9670;&nbsp;</a></span>_UART_FRAME_PARITY_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_PARITY_NONE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode NONE for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00247">247</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga38571f92dd163ed184616450dd4cd27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38571f92dd163ed184616450dd4cd27b">&#9670;&nbsp;</a></span>_UART_FRAME_PARITY_ODD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_PARITY_ODD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ODD for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00249">249</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7866dc73649bb27fb9f697228f2abbf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7866dc73649bb27fb9f697228f2abbf4">&#9670;&nbsp;</a></span>_UART_FRAME_PARITY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_PARITY_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_PARITY </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00244">244</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac484a539e31a62e7dcaedfa632e8d564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac484a539e31a62e7dcaedfa632e8d564">&#9670;&nbsp;</a></span>_UART_FRAME_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_RESETVALUE&#160;&#160;&#160;0x00001005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00212">212</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga887cb4ada3a838ce4821820ef0336fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga887cb4ada3a838ce4821820ef0336fbe">&#9670;&nbsp;</a></span>_UART_FRAME_STOPBITS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_STOPBITS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00257">257</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga325d2754970042d912b426288d774bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga325d2754970042d912b426288d774bd1">&#9670;&nbsp;</a></span>_UART_FRAME_STOPBITS_HALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_STOPBITS_HALF&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode HALF for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00256">256</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3ebebf2b11bbb048bb9a5417320e717d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ebebf2b11bbb048bb9a5417320e717d">&#9670;&nbsp;</a></span>_UART_FRAME_STOPBITS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_STOPBITS_MASK&#160;&#160;&#160;0x3000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_STOPBITS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00255">255</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac0de2bed1625b36dcd1ec7653b77d5ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0de2bed1625b36dcd1ec7653b77d5ef">&#9670;&nbsp;</a></span>_UART_FRAME_STOPBITS_ONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_STOPBITS_ONE&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ONE for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00258">258</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaeea3712bca9b17ddd9e9f103c66104b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeea3712bca9b17ddd9e9f103c66104b1">&#9670;&nbsp;</a></span>_UART_FRAME_STOPBITS_ONEANDAHALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_STOPBITS_ONEANDAHALF&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ONEANDAHALF for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00259">259</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2bb4ce5f79bf078e8d7ca1cbfa65c88d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bb4ce5f79bf078e8d7ca1cbfa65c88d">&#9670;&nbsp;</a></span>_UART_FRAME_STOPBITS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_STOPBITS_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_STOPBITS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00254">254</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9c8657ac1db3b4f6a2189e4e5bea24c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c8657ac1db3b4f6a2189e4e5bea24c3">&#9670;&nbsp;</a></span>_UART_FRAME_STOPBITS_TWO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_STOPBITS_TWO&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TWO for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00260">260</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga721e7599ba7278976aa0adcf869d26dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga721e7599ba7278976aa0adcf869d26dc">&#9670;&nbsp;</a></span>_UART_I2SCTRL_DELAY_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_DELAY_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01096">1096</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga432e7dff7cbef7325cb7eab3541cb9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga432e7dff7cbef7325cb7eab3541cb9fd">&#9670;&nbsp;</a></span>_UART_I2SCTRL_DELAY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_DELAY_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_DELAY </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01095">1095</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga26d64bbca38527ab20ac22657603b4ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26d64bbca38527ab20ac22657603b4ce">&#9670;&nbsp;</a></span>_UART_I2SCTRL_DELAY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_DELAY_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_DELAY </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01094">1094</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga74d856b46c2fa90264b709c136344aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74d856b46c2fa90264b709c136344aa0">&#9670;&nbsp;</a></span>_UART_I2SCTRL_DMASPLIT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_DMASPLIT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01091">1091</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7c42f4ec36370aaa7ce949b276697446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c42f4ec36370aaa7ce949b276697446">&#9670;&nbsp;</a></span>_UART_I2SCTRL_DMASPLIT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_DMASPLIT_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_DMASPLIT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01090">1090</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae4e75683ff160e08e01b4e552bb311ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4e75683ff160e08e01b4e552bb311ca">&#9670;&nbsp;</a></span>_UART_I2SCTRL_DMASPLIT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_DMASPLIT_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_DMASPLIT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01089">1089</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae926d80ade3750f6a5f3fd61e6176de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae926d80ade3750f6a5f3fd61e6176de3">&#9670;&nbsp;</a></span>_UART_I2SCTRL_EN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_EN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01072">1072</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1367f7287f14ce6b0e9aeda21dd54c38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1367f7287f14ce6b0e9aeda21dd54c38">&#9670;&nbsp;</a></span>_UART_I2SCTRL_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_EN_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_EN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01071">1071</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2b45c6ae0ad946969af1afa9a2ab9dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b45c6ae0ad946969af1afa9a2ab9dc7">&#9670;&nbsp;</a></span>_UART_I2SCTRL_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_EN_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_EN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01070">1070</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga953623d46bf6a0e0f75011e5a51be6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953623d46bf6a0e0f75011e5a51be6fd">&#9670;&nbsp;</a></span>_UART_I2SCTRL_FORMAT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01100">1100</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6a7b1fb11684c31bca2adf7abed3c949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a7b1fb11684c31bca2adf7abed3c949">&#9670;&nbsp;</a></span>_UART_I2SCTRL_FORMAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_MASK&#160;&#160;&#160;0x700UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_FORMAT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01099">1099</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab87ca5680bbfa38e016beb5213129e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab87ca5680bbfa38e016beb5213129e12">&#9670;&nbsp;</a></span>_UART_I2SCTRL_FORMAT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_FORMAT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01098">1098</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8dd7551e7a03ec437cbaea9b16ef9015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dd7551e7a03ec437cbaea9b16ef9015">&#9670;&nbsp;</a></span>_UART_I2SCTRL_FORMAT_W16D16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W16D16&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode W16D16 for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01106">1106</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8bdd6b4c359fa0663c3dd527467dc063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bdd6b4c359fa0663c3dd527467dc063">&#9670;&nbsp;</a></span>_UART_I2SCTRL_FORMAT_W16D8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W16D8&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode W16D8 for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01107">1107</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga349b4a62b5a599581dca44088d33c8fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga349b4a62b5a599581dca44088d33c8fc">&#9670;&nbsp;</a></span>_UART_I2SCTRL_FORMAT_W32D16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W32D16&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode W32D16 for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01104">1104</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5806df9bd5247a88b78c1beb18ea390d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5806df9bd5247a88b78c1beb18ea390d">&#9670;&nbsp;</a></span>_UART_I2SCTRL_FORMAT_W32D24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W32D24&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode W32D24 for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01103">1103</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae66f65c8c9eba5ecc85faaea2919e58a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae66f65c8c9eba5ecc85faaea2919e58a">&#9670;&nbsp;</a></span>_UART_I2SCTRL_FORMAT_W32D24M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W32D24M&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode W32D24M for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01102">1102</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae900d4d70c48f7b121716209e7ac1901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae900d4d70c48f7b121716209e7ac1901">&#9670;&nbsp;</a></span>_UART_I2SCTRL_FORMAT_W32D32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W32D32&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode W32D32 for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01101">1101</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4220bd2962f7306a5580915d5bf194f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4220bd2962f7306a5580915d5bf194f7">&#9670;&nbsp;</a></span>_UART_I2SCTRL_FORMAT_W32D8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W32D8&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode W32D8 for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01105">1105</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5e83c5765c98840e69936349740a0310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e83c5765c98840e69936349740a0310">&#9670;&nbsp;</a></span>_UART_I2SCTRL_FORMAT_W8D8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W8D8&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode W8D8 for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01108">1108</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2a51a98bd9b2274fd60a476cc339c70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a51a98bd9b2274fd60a476cc339c70c">&#9670;&nbsp;</a></span>_UART_I2SCTRL_JUSTIFY_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_JUSTIFY_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01082">1082</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga792fd3cc33b3093591cb4c14fedb9b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga792fd3cc33b3093591cb4c14fedb9b61">&#9670;&nbsp;</a></span>_UART_I2SCTRL_JUSTIFY_LEFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_JUSTIFY_LEFT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LEFT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01083">1083</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga680c4bd7f2aef15e7c3e4a4073042489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga680c4bd7f2aef15e7c3e4a4073042489">&#9670;&nbsp;</a></span>_UART_I2SCTRL_JUSTIFY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_JUSTIFY_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_JUSTIFY </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01081">1081</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaabab4ab1d9dffadd4de55663585128b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabab4ab1d9dffadd4de55663585128b7">&#9670;&nbsp;</a></span>_UART_I2SCTRL_JUSTIFY_RIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_JUSTIFY_RIGHT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode RIGHT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01084">1084</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9878a7787af8c54876d1bd1dda43c195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9878a7787af8c54876d1bd1dda43c195">&#9670;&nbsp;</a></span>_UART_I2SCTRL_JUSTIFY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_JUSTIFY_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_JUSTIFY </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01080">1080</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6ca2aabafd03e9b2b1763e29f00824d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ca2aabafd03e9b2b1763e29f00824d5">&#9670;&nbsp;</a></span>_UART_I2SCTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_MASK&#160;&#160;&#160;0x0000071FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01068">1068</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3a7c4dc81938a3cb2d202326c5fe8251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a7c4dc81938a3cb2d202326c5fe8251">&#9670;&nbsp;</a></span>_UART_I2SCTRL_MONO_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_MONO_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01077">1077</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga47300108eb1f68706beaef5016a37ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47300108eb1f68706beaef5016a37ca1">&#9670;&nbsp;</a></span>_UART_I2SCTRL_MONO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_MONO_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_MONO </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01076">1076</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2ab43662fd79e00b9323e8634f1134e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ab43662fd79e00b9323e8634f1134e6">&#9670;&nbsp;</a></span>_UART_I2SCTRL_MONO_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_MONO_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_MONO </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01075">1075</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga054b7000c2ea1803de299187086779cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga054b7000c2ea1803de299187086779cb">&#9670;&nbsp;</a></span>_UART_I2SCTRL_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01067">1067</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa4c8a9581f3703abaf5cfdf79feffc7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c8a9581f3703abaf5cfdf79feffc7c">&#9670;&nbsp;</a></span>_UART_IEN_CCF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_CCF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00935">935</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadc0c39bb95903ca0a4e3ce45d850b19e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc0c39bb95903ca0a4e3ce45d850b19e">&#9670;&nbsp;</a></span>_UART_IEN_CCF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_CCF_MASK&#160;&#160;&#160;0x1000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_CCF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00934">934</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacb2267f7056d874e4a4c98d9db7486f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb2267f7056d874e4a4c98d9db7486f3">&#9670;&nbsp;</a></span>_UART_IEN_CCF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_CCF_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_CCF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00933">933</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga49affb2a10cfec5057ec2a0e29f436db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49affb2a10cfec5057ec2a0e29f436db">&#9670;&nbsp;</a></span>_UART_IEN_FERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_FERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00920">920</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga201ad4bdf5aab3f82795063cee7da929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga201ad4bdf5aab3f82795063cee7da929">&#9670;&nbsp;</a></span>_UART_IEN_FERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_FERR_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_FERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00919">919</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4706e8fde9b884a2ede9868d79be443f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4706e8fde9b884a2ede9868d79be443f">&#9670;&nbsp;</a></span>_UART_IEN_FERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_FERR_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_FERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00918">918</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0c5967a9a8c042ab4fd4a8c8e8b15f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c5967a9a8c042ab4fd4a8c8e8b15f5f">&#9670;&nbsp;</a></span>_UART_IEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_MASK&#160;&#160;&#160;0x00001FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00871">871</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad7a91620eb5642f89a7a423d33f7125f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7a91620eb5642f89a7a423d33f7125f">&#9670;&nbsp;</a></span>_UART_IEN_MPAF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_MPAF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00925">925</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga72b008e2119320c8bcb2236d1571f79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72b008e2119320c8bcb2236d1571f79e">&#9670;&nbsp;</a></span>_UART_IEN_MPAF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_MPAF_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_MPAF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00924">924</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7b6229ec3ca599d757813c1ff0d3b767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b6229ec3ca599d757813c1ff0d3b767">&#9670;&nbsp;</a></span>_UART_IEN_MPAF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_MPAF_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_MPAF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00923">923</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabee401f09cd59ecab72d4d4448443870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabee401f09cd59ecab72d4d4448443870">&#9670;&nbsp;</a></span>_UART_IEN_PERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_PERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00915">915</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab843e3ee9698dc50c0b48f76167917af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab843e3ee9698dc50c0b48f76167917af">&#9670;&nbsp;</a></span>_UART_IEN_PERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_PERR_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_PERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00914">914</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafc289b0ffae4a764035d7fc980ebb1d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc289b0ffae4a764035d7fc980ebb1d5">&#9670;&nbsp;</a></span>_UART_IEN_PERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_PERR_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_PERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00913">913</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga47493d16b0fc76c21d9668315133e3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47493d16b0fc76c21d9668315133e3d6">&#9670;&nbsp;</a></span>_UART_IEN_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00870">870</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga08bd8c49cf01ad98db0d51714c27befb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08bd8c49cf01ad98db0d51714c27befb">&#9670;&nbsp;</a></span>_UART_IEN_RXDATAV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXDATAV_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00885">885</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4339b65537b8d3abfa6d25595d290eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4339b65537b8d3abfa6d25595d290eb0">&#9670;&nbsp;</a></span>_UART_IEN_RXDATAV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXDATAV_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXDATAV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00884">884</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacc31e95dbb8b4f29dddc7eb4953ba53c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc31e95dbb8b4f29dddc7eb4953ba53c">&#9670;&nbsp;</a></span>_UART_IEN_RXDATAV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXDATAV_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXDATAV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00883">883</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3bd7e2c75bcb9411b64099137bacd746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bd7e2c75bcb9411b64099137bacd746">&#9670;&nbsp;</a></span>_UART_IEN_RXFULL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXFULL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00890">890</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2215e7312cea67be49b712e05a8e1cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2215e7312cea67be49b712e05a8e1cb7">&#9670;&nbsp;</a></span>_UART_IEN_RXFULL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXFULL_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXFULL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00889">889</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa97c22a2ee213b8f0ef32990bd293def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa97c22a2ee213b8f0ef32990bd293def">&#9670;&nbsp;</a></span>_UART_IEN_RXFULL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXFULL_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXFULL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00888">888</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0958bd4ad575a995d1b7c3f70f503180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0958bd4ad575a995d1b7c3f70f503180">&#9670;&nbsp;</a></span>_UART_IEN_RXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXOF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00895">895</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga124a3a08615d132c3b3d501133d604c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga124a3a08615d132c3b3d501133d604c7">&#9670;&nbsp;</a></span>_UART_IEN_RXOF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXOF_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00894">894</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad04967ca3ee19d9e533776f205aaf91a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad04967ca3ee19d9e533776f205aaf91a">&#9670;&nbsp;</a></span>_UART_IEN_RXOF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXOF_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00893">893</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga34d735174ff83106ea63aaa26cbaf746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34d735174ff83106ea63aaa26cbaf746">&#9670;&nbsp;</a></span>_UART_IEN_RXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXUF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00900">900</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga82e99994d4fa144daa9e9fdf2c4db7a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82e99994d4fa144daa9e9fdf2c4db7a9">&#9670;&nbsp;</a></span>_UART_IEN_RXUF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXUF_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00899">899</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4963c5f6452cbd81a9c1fa853557025f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4963c5f6452cbd81a9c1fa853557025f">&#9670;&nbsp;</a></span>_UART_IEN_RXUF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXUF_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00898">898</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6dcef0cd818153a2528969503dc9b299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dcef0cd818153a2528969503dc9b299">&#9670;&nbsp;</a></span>_UART_IEN_SSM_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_SSM_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00930">930</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga29c094f9d1f467e71144a8a58c5b0379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29c094f9d1f467e71144a8a58c5b0379">&#9670;&nbsp;</a></span>_UART_IEN_SSM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_SSM_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_SSM </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00929">929</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3a49f1e032d54a86ae2284ee6effd037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a49f1e032d54a86ae2284ee6effd037">&#9670;&nbsp;</a></span>_UART_IEN_SSM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_SSM_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_SSM </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00928">928</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf6e4d86564a2b4d67ea859980d085e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6e4d86564a2b4d67ea859980d085e84">&#9670;&nbsp;</a></span>_UART_IEN_TXBL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXBL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00880">880</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga77abb92f26b7934f6df1c10909129f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77abb92f26b7934f6df1c10909129f66">&#9670;&nbsp;</a></span>_UART_IEN_TXBL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXBL_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXBL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00879">879</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga01b227b1c4342ae3cf9864badac107cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01b227b1c4342ae3cf9864badac107cd">&#9670;&nbsp;</a></span>_UART_IEN_TXBL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXBL_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXBL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00878">878</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad164af336b769f7bf2dd78158bb8206a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad164af336b769f7bf2dd78158bb8206a">&#9670;&nbsp;</a></span>_UART_IEN_TXC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00875">875</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0284dce366b03e984546fdeba477f9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0284dce366b03e984546fdeba477f9cf">&#9670;&nbsp;</a></span>_UART_IEN_TXC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00874">874</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga161908dc644bbbc6effe998ef7e8aed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga161908dc644bbbc6effe998ef7e8aed6">&#9670;&nbsp;</a></span>_UART_IEN_TXC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00873">873</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab42d807583e5ff677721d215710ff636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab42d807583e5ff677721d215710ff636">&#9670;&nbsp;</a></span>_UART_IEN_TXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXOF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00905">905</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabe872d60e36ea5ea55752c8581b32f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe872d60e36ea5ea55752c8581b32f82">&#9670;&nbsp;</a></span>_UART_IEN_TXOF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXOF_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00904">904</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2ac96b7034a733e05f0c64cc86196362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ac96b7034a733e05f0c64cc86196362">&#9670;&nbsp;</a></span>_UART_IEN_TXOF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXOF_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00903">903</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga93c1a88d0d4a357b8323aba8fb1130e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93c1a88d0d4a357b8323aba8fb1130e9">&#9670;&nbsp;</a></span>_UART_IEN_TXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXUF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00910">910</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7782067139007cd1c3d5eca16dd36663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7782067139007cd1c3d5eca16dd36663">&#9670;&nbsp;</a></span>_UART_IEN_TXUF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXUF_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00909">909</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaee8e61fc840eaf110732ad3aecb9fb90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee8e61fc840eaf110732ad3aecb9fb90">&#9670;&nbsp;</a></span>_UART_IEN_TXUF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXUF_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00908">908</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4f85ad62d8865f414e612811680df6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f85ad62d8865f414e612811680df6c3">&#9670;&nbsp;</a></span>_UART_IF_CCF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_CCF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00748">748</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4afd011672a26e857a2ce7edf39b1008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4afd011672a26e857a2ce7edf39b1008">&#9670;&nbsp;</a></span>_UART_IF_CCF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_CCF_MASK&#160;&#160;&#160;0x1000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_CCF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00747">747</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga71c222bf6bb6d24111d60e7313e05abe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c222bf6bb6d24111d60e7313e05abe">&#9670;&nbsp;</a></span>_UART_IF_CCF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_CCF_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_CCF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00746">746</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7dd227442dfa8bd223f0f73411fe18b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dd227442dfa8bd223f0f73411fe18b7">&#9670;&nbsp;</a></span>_UART_IF_FERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_FERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00733">733</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf7f14cbf91b9bf76a90b72ad9f6b04c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7f14cbf91b9bf76a90b72ad9f6b04c7">&#9670;&nbsp;</a></span>_UART_IF_FERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_FERR_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_FERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00732">732</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad6251778c341d3d31ac3cafd0bc58143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6251778c341d3d31ac3cafd0bc58143">&#9670;&nbsp;</a></span>_UART_IF_FERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_FERR_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_FERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00731">731</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga38602d3a7d700bf791148febd94d887b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38602d3a7d700bf791148febd94d887b">&#9670;&nbsp;</a></span>_UART_IF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_MASK&#160;&#160;&#160;0x00001FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00684">684</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga04f6a16aad1bf6b9fe6008a61fe46a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04f6a16aad1bf6b9fe6008a61fe46a99">&#9670;&nbsp;</a></span>_UART_IF_MPAF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_MPAF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00738">738</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga052d4886ee66c5e74782df3f88b495c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga052d4886ee66c5e74782df3f88b495c8">&#9670;&nbsp;</a></span>_UART_IF_MPAF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_MPAF_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_MPAF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00737">737</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga63de8b7a9a12a73876c170f9d86864d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63de8b7a9a12a73876c170f9d86864d1">&#9670;&nbsp;</a></span>_UART_IF_MPAF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_MPAF_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_MPAF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00736">736</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacdb60a0648b176282731dc5adee9a736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdb60a0648b176282731dc5adee9a736">&#9670;&nbsp;</a></span>_UART_IF_PERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_PERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00728">728</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga308b589d4d48882a75971934d9e6631b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga308b589d4d48882a75971934d9e6631b">&#9670;&nbsp;</a></span>_UART_IF_PERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_PERR_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_PERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00727">727</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab75830cfc9e5e4a11859ba3e956d8bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab75830cfc9e5e4a11859ba3e956d8bff">&#9670;&nbsp;</a></span>_UART_IF_PERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_PERR_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_PERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00726">726</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafc63625b64181840fc0b1ae40bfcee64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc63625b64181840fc0b1ae40bfcee64">&#9670;&nbsp;</a></span>_UART_IF_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RESETVALUE&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00683">683</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga637d2a1603b611b4a1d637c5c2114753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga637d2a1603b611b4a1d637c5c2114753">&#9670;&nbsp;</a></span>_UART_IF_RXDATAV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXDATAV_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00698">698</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga62e85f33d63950c09d7c7d27df5d04c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62e85f33d63950c09d7c7d27df5d04c0">&#9670;&nbsp;</a></span>_UART_IF_RXDATAV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXDATAV_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXDATAV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00697">697</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga11549762e7b17ae6e9ea329daefd0d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11549762e7b17ae6e9ea329daefd0d86">&#9670;&nbsp;</a></span>_UART_IF_RXDATAV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXDATAV_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXDATAV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00696">696</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3c232ae0d12d8b6a9cc70180157163cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c232ae0d12d8b6a9cc70180157163cc">&#9670;&nbsp;</a></span>_UART_IF_RXFULL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXFULL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00703">703</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga33346abe87e39fa188aa11a14a3fcc59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33346abe87e39fa188aa11a14a3fcc59">&#9670;&nbsp;</a></span>_UART_IF_RXFULL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXFULL_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXFULL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00702">702</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga037792a46507c2fb760d99acced2ad0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga037792a46507c2fb760d99acced2ad0f">&#9670;&nbsp;</a></span>_UART_IF_RXFULL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXFULL_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXFULL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00701">701</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab2033e30d833dec11569d5afeba66a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2033e30d833dec11569d5afeba66a49">&#9670;&nbsp;</a></span>_UART_IF_RXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXOF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00708">708</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5284d6e1c4f78928dcacd8c024be9509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5284d6e1c4f78928dcacd8c024be9509">&#9670;&nbsp;</a></span>_UART_IF_RXOF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXOF_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00707">707</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa481b098caaf80277ba06f85d72b3fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa481b098caaf80277ba06f85d72b3fbc">&#9670;&nbsp;</a></span>_UART_IF_RXOF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXOF_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00706">706</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4688592f3db35b0b8c8b4bc11a3a823c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4688592f3db35b0b8c8b4bc11a3a823c">&#9670;&nbsp;</a></span>_UART_IF_RXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXUF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00713">713</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab335c4fbb0de8d4655d2c738bb5edc7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab335c4fbb0de8d4655d2c738bb5edc7c">&#9670;&nbsp;</a></span>_UART_IF_RXUF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXUF_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00712">712</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9a699b8c576acf23051787514309c09e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a699b8c576acf23051787514309c09e">&#9670;&nbsp;</a></span>_UART_IF_RXUF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXUF_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00711">711</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa51c2a42cca313e7ef14004509fe31bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa51c2a42cca313e7ef14004509fe31bd">&#9670;&nbsp;</a></span>_UART_IF_SSM_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_SSM_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00743">743</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabc7e06f8e794b33b8d4238e4973213d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc7e06f8e794b33b8d4238e4973213d5">&#9670;&nbsp;</a></span>_UART_IF_SSM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_SSM_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_SSM </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00742">742</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaeb6538d6b744cc61c9827bbc88c5819e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb6538d6b744cc61c9827bbc88c5819e">&#9670;&nbsp;</a></span>_UART_IF_SSM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_SSM_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_SSM </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00741">741</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaca2fd7d8d0110211d6882b8058dd7704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca2fd7d8d0110211d6882b8058dd7704">&#9670;&nbsp;</a></span>_UART_IF_TXBL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXBL_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00693">693</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadc97cf8fac59c73f30038278fd9f1f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc97cf8fac59c73f30038278fd9f1f9a">&#9670;&nbsp;</a></span>_UART_IF_TXBL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXBL_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXBL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00692">692</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1edfbe45e4778a1a88ce0fc50f7187db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1edfbe45e4778a1a88ce0fc50f7187db">&#9670;&nbsp;</a></span>_UART_IF_TXBL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXBL_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXBL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00691">691</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7574e381b171d92445a2e3131afef0bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7574e381b171d92445a2e3131afef0bb">&#9670;&nbsp;</a></span>_UART_IF_TXC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00688">688</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga751b3336637d3a38cc0c442eefc2319a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751b3336637d3a38cc0c442eefc2319a">&#9670;&nbsp;</a></span>_UART_IF_TXC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00687">687</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaef1d854d99653076954cc99bfd6daeb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef1d854d99653076954cc99bfd6daeb4">&#9670;&nbsp;</a></span>_UART_IF_TXC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00686">686</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaafe1095267ad53e4fda0ee3818dba8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafe1095267ad53e4fda0ee3818dba8c1">&#9670;&nbsp;</a></span>_UART_IF_TXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXOF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00718">718</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaea5136aabb8c646fc10ed1e30944b81c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea5136aabb8c646fc10ed1e30944b81c">&#9670;&nbsp;</a></span>_UART_IF_TXOF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXOF_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00717">717</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaefb3f72cffcfef2998231cc6f0ddb796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefb3f72cffcfef2998231cc6f0ddb796">&#9670;&nbsp;</a></span>_UART_IF_TXOF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXOF_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00716">716</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacf2c84c86ca0ee8ebeff2a9d0545f267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf2c84c86ca0ee8ebeff2a9d0545f267">&#9670;&nbsp;</a></span>_UART_IF_TXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXUF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00723">723</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2bb1ad3a74ebb9ac7cf75346d7bf48f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bb1ad3a74ebb9ac7cf75346d7bf48f8">&#9670;&nbsp;</a></span>_UART_IF_TXUF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXUF_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00722">722</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf2b7b66e084c11686854139258a17195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2b7b66e084c11686854139258a17195">&#9670;&nbsp;</a></span>_UART_IF_TXUF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXUF_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00721">721</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga110dfd6f9435935569a2c21d011d03a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga110dfd6f9435935569a2c21d011d03a6">&#9670;&nbsp;</a></span>_UART_IFC_CCF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_CCF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00866">866</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3b38d779588e140f3822c512ce5c3df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b38d779588e140f3822c512ce5c3df4">&#9670;&nbsp;</a></span>_UART_IFC_CCF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_CCF_MASK&#160;&#160;&#160;0x1000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_CCF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00865">865</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2c93013af8c74a8c2a7beec16a3c49ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c93013af8c74a8c2a7beec16a3c49ca">&#9670;&nbsp;</a></span>_UART_IFC_CCF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_CCF_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_CCF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00864">864</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabd6b13df20bfbc1c87f78b4693208e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd6b13df20bfbc1c87f78b4693208e80">&#9670;&nbsp;</a></span>_UART_IFC_FERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_FERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00851">851</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9b0397040772066987aa2af44b356310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b0397040772066987aa2af44b356310">&#9670;&nbsp;</a></span>_UART_IFC_FERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_FERR_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_FERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00850">850</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga76d693d159f48f934e404ad50292b3e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76d693d159f48f934e404ad50292b3e4">&#9670;&nbsp;</a></span>_UART_IFC_FERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_FERR_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_FERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00849">849</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab9f68baf0b5d3f2213ba157f7b5ddbfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9f68baf0b5d3f2213ba157f7b5ddbfb">&#9670;&nbsp;</a></span>_UART_IFC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_MASK&#160;&#160;&#160;0x00001FF9UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00812">812</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga081494021a4cbabed06117f07a634999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga081494021a4cbabed06117f07a634999">&#9670;&nbsp;</a></span>_UART_IFC_MPAF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_MPAF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00856">856</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6a41d2aa9fed9edcf0e196113afa9c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a41d2aa9fed9edcf0e196113afa9c3c">&#9670;&nbsp;</a></span>_UART_IFC_MPAF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_MPAF_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_MPAF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00855">855</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga20598911dd472d6fbe13cc24da174336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20598911dd472d6fbe13cc24da174336">&#9670;&nbsp;</a></span>_UART_IFC_MPAF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_MPAF_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_MPAF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00854">854</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga61680f74223c66f9c5ca795b1996fe62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61680f74223c66f9c5ca795b1996fe62">&#9670;&nbsp;</a></span>_UART_IFC_PERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_PERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00846">846</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7718667627dc01867cbcaafec57f1283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7718667627dc01867cbcaafec57f1283">&#9670;&nbsp;</a></span>_UART_IFC_PERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_PERR_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_PERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00845">845</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafd102dd1f1847d5a436641e953d0df0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd102dd1f1847d5a436641e953d0df0a">&#9670;&nbsp;</a></span>_UART_IFC_PERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_PERR_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_PERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00844">844</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae7c47b0740da23c22ee61e5bef27bd3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7c47b0740da23c22ee61e5bef27bd3d">&#9670;&nbsp;</a></span>_UART_IFC_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00811">811</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6399d69c63a18c79720ab34e65c73c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6399d69c63a18c79720ab34e65c73c19">&#9670;&nbsp;</a></span>_UART_IFC_RXFULL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXFULL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00821">821</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4ef4f1484704f314f8b70c67d870336a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef4f1484704f314f8b70c67d870336a">&#9670;&nbsp;</a></span>_UART_IFC_RXFULL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXFULL_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXFULL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00820">820</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad7d6063857b188a793412b9582481738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7d6063857b188a793412b9582481738">&#9670;&nbsp;</a></span>_UART_IFC_RXFULL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXFULL_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXFULL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00819">819</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga21a33cde68233fd049d0f0bfbe78232b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21a33cde68233fd049d0f0bfbe78232b">&#9670;&nbsp;</a></span>_UART_IFC_RXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXOF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00826">826</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab6bfd6dd0700f9bbe72bd8b228968ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6bfd6dd0700f9bbe72bd8b228968ff7">&#9670;&nbsp;</a></span>_UART_IFC_RXOF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXOF_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00825">825</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1ae56ec4154ff8d2ad7b8cea59a950ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ae56ec4154ff8d2ad7b8cea59a950ab">&#9670;&nbsp;</a></span>_UART_IFC_RXOF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXOF_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00824">824</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac5376e32d850b592eabeb66e5ddb5891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5376e32d850b592eabeb66e5ddb5891">&#9670;&nbsp;</a></span>_UART_IFC_RXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXUF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00831">831</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga24244d6d3a5e646e1fd6355d15154b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24244d6d3a5e646e1fd6355d15154b44">&#9670;&nbsp;</a></span>_UART_IFC_RXUF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXUF_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00830">830</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8208292d7a5f7ada01cadee86beebdce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8208292d7a5f7ada01cadee86beebdce">&#9670;&nbsp;</a></span>_UART_IFC_RXUF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXUF_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00829">829</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa5d9f832d4a8a531aad3df3673e9cffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5d9f832d4a8a531aad3df3673e9cffb">&#9670;&nbsp;</a></span>_UART_IFC_SSM_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_SSM_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00861">861</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa1670a44ea84c6f6a85e79cc0c06b364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1670a44ea84c6f6a85e79cc0c06b364">&#9670;&nbsp;</a></span>_UART_IFC_SSM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_SSM_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_SSM </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00860">860</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9b49a400ba8d858f1d56fba239c0074b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b49a400ba8d858f1d56fba239c0074b">&#9670;&nbsp;</a></span>_UART_IFC_SSM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_SSM_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_SSM </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00859">859</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga74dbc0c9a57f7e3dbb1ac79e639c7d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74dbc0c9a57f7e3dbb1ac79e639c7d1f">&#9670;&nbsp;</a></span>_UART_IFC_TXC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00816">816</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1abe8651dd5226825f31a6ee10452481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1abe8651dd5226825f31a6ee10452481">&#9670;&nbsp;</a></span>_UART_IFC_TXC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00815">815</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga89bdfa0f7000df22d4bae699c107edf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89bdfa0f7000df22d4bae699c107edf5">&#9670;&nbsp;</a></span>_UART_IFC_TXC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00814">814</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad7f4a49c3027b5298c6f320404b89626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7f4a49c3027b5298c6f320404b89626">&#9670;&nbsp;</a></span>_UART_IFC_TXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXOF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00836">836</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf746b116b77a9d6d9af94adf57cdbaa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf746b116b77a9d6d9af94adf57cdbaa5">&#9670;&nbsp;</a></span>_UART_IFC_TXOF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXOF_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00835">835</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4c8f68862fb8bde097bef7d2dd2eb071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c8f68862fb8bde097bef7d2dd2eb071">&#9670;&nbsp;</a></span>_UART_IFC_TXOF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXOF_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00834">834</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0747c7c2c01261e41b91a9a6827fcacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0747c7c2c01261e41b91a9a6827fcacb">&#9670;&nbsp;</a></span>_UART_IFC_TXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXUF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00841">841</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga58e9143a6ba2d4622ae1233eae1bf380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58e9143a6ba2d4622ae1233eae1bf380">&#9670;&nbsp;</a></span>_UART_IFC_TXUF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXUF_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00840">840</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga45ffe4ca4f940f9e83c7b7c4a7c5f890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45ffe4ca4f940f9e83c7b7c4a7c5f890">&#9670;&nbsp;</a></span>_UART_IFC_TXUF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXUF_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00839">839</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga96b4723aa7cfb88fab03837e0197e96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96b4723aa7cfb88fab03837e0197e96d">&#9670;&nbsp;</a></span>_UART_IFS_CCF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_CCF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00807">807</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa0827e714f75c8324e2920fb02cf2474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0827e714f75c8324e2920fb02cf2474">&#9670;&nbsp;</a></span>_UART_IFS_CCF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_CCF_MASK&#160;&#160;&#160;0x1000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_CCF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00806">806</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf5d711d10bc048bde05c09fb85018841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5d711d10bc048bde05c09fb85018841">&#9670;&nbsp;</a></span>_UART_IFS_CCF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_CCF_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_CCF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00805">805</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6e709db1f8c13c9c1e958e66149baae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e709db1f8c13c9c1e958e66149baae5">&#9670;&nbsp;</a></span>_UART_IFS_FERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_FERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00792">792</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5fa5f5f398cd578a767207c555d75014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fa5f5f398cd578a767207c555d75014">&#9670;&nbsp;</a></span>_UART_IFS_FERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_FERR_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_FERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00791">791</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga84e2631926cdefb707e177f80fde0c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84e2631926cdefb707e177f80fde0c32">&#9670;&nbsp;</a></span>_UART_IFS_FERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_FERR_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_FERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00790">790</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf2ba4f384942c44ed5daccabae7e539f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2ba4f384942c44ed5daccabae7e539f">&#9670;&nbsp;</a></span>_UART_IFS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_MASK&#160;&#160;&#160;0x00001FF9UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00753">753</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga86c3871ce6a0fa1754f6a9a976008260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86c3871ce6a0fa1754f6a9a976008260">&#9670;&nbsp;</a></span>_UART_IFS_MPAF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_MPAF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00797">797</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2e3709480705f82618bc1b4e2d13ff2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e3709480705f82618bc1b4e2d13ff2f">&#9670;&nbsp;</a></span>_UART_IFS_MPAF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_MPAF_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_MPAF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00796">796</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga84c46d046410e5c01e68f43d05a1e89a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84c46d046410e5c01e68f43d05a1e89a">&#9670;&nbsp;</a></span>_UART_IFS_MPAF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_MPAF_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_MPAF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00795">795</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga01e4dca078ea392d776d44cfe71775b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01e4dca078ea392d776d44cfe71775b6">&#9670;&nbsp;</a></span>_UART_IFS_PERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_PERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00787">787</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga57c027166bb4aed269df97d856f6ce91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57c027166bb4aed269df97d856f6ce91">&#9670;&nbsp;</a></span>_UART_IFS_PERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_PERR_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_PERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00786">786</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga14eb729d0ac5e2aabeec3f4518f5459c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14eb729d0ac5e2aabeec3f4518f5459c">&#9670;&nbsp;</a></span>_UART_IFS_PERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_PERR_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_PERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00785">785</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf590140ab0d57eb04a19a10694cee270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf590140ab0d57eb04a19a10694cee270">&#9670;&nbsp;</a></span>_UART_IFS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00752">752</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5372ef13920c5be8c6c354f03962a446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5372ef13920c5be8c6c354f03962a446">&#9670;&nbsp;</a></span>_UART_IFS_RXFULL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXFULL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00762">762</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacc8261f94ebe6757c21571bb4031f554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc8261f94ebe6757c21571bb4031f554">&#9670;&nbsp;</a></span>_UART_IFS_RXFULL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXFULL_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXFULL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00761">761</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad84677775b4ca50f983890b81123e446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad84677775b4ca50f983890b81123e446">&#9670;&nbsp;</a></span>_UART_IFS_RXFULL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXFULL_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXFULL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00760">760</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7c2f9a7ae570c7cad0c994513df29cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c2f9a7ae570c7cad0c994513df29cb3">&#9670;&nbsp;</a></span>_UART_IFS_RXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXOF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00767">767</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1fae561e67a10ef8a74c8859e35dd698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fae561e67a10ef8a74c8859e35dd698">&#9670;&nbsp;</a></span>_UART_IFS_RXOF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXOF_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00766">766</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac98bf20860dda96290bc529142bf78d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac98bf20860dda96290bc529142bf78d1">&#9670;&nbsp;</a></span>_UART_IFS_RXOF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXOF_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00765">765</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga19875bbd61ab76599ceca31ac637d9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19875bbd61ab76599ceca31ac637d9a6">&#9670;&nbsp;</a></span>_UART_IFS_RXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXUF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00772">772</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaebc9352a626309f0075adc654cff424a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebc9352a626309f0075adc654cff424a">&#9670;&nbsp;</a></span>_UART_IFS_RXUF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXUF_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00771">771</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga48cecb909e6f2b054f963c48f225d8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48cecb909e6f2b054f963c48f225d8f3">&#9670;&nbsp;</a></span>_UART_IFS_RXUF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXUF_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00770">770</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad307a1c258106a4a384eb53058ddc644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad307a1c258106a4a384eb53058ddc644">&#9670;&nbsp;</a></span>_UART_IFS_SSM_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_SSM_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00802">802</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gada8444a7389afeaf001d596d5a1ffa29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada8444a7389afeaf001d596d5a1ffa29">&#9670;&nbsp;</a></span>_UART_IFS_SSM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_SSM_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_SSM </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00801">801</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5ed3541d3b1db200a14952fbda6335bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ed3541d3b1db200a14952fbda6335bc">&#9670;&nbsp;</a></span>_UART_IFS_SSM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_SSM_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_SSM </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00800">800</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaca7984eb35f56eb2b48e3ab472af9d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca7984eb35f56eb2b48e3ab472af9d1b">&#9670;&nbsp;</a></span>_UART_IFS_TXC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00757">757</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga32fd67ca05df1462fbbebb529ab7ce1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32fd67ca05df1462fbbebb529ab7ce1a">&#9670;&nbsp;</a></span>_UART_IFS_TXC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXC_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00756">756</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab8ead37c5051e58fca8bfccee67f9feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8ead37c5051e58fca8bfccee67f9feb">&#9670;&nbsp;</a></span>_UART_IFS_TXC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00755">755</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gade79e83a5f531d1885233a5be6f11510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade79e83a5f531d1885233a5be6f11510">&#9670;&nbsp;</a></span>_UART_IFS_TXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXOF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00777">777</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga148e3e8330eed8b5e0758bddec9144ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga148e3e8330eed8b5e0758bddec9144ee">&#9670;&nbsp;</a></span>_UART_IFS_TXOF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXOF_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00776">776</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1a100ff7291321f7b3e174c32f8f7b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a100ff7291321f7b3e174c32f8f7b09">&#9670;&nbsp;</a></span>_UART_IFS_TXOF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXOF_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXOF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00775">775</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga83d44d41f56bc0ab3ab3274a59859a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83d44d41f56bc0ab3ab3274a59859a01">&#9670;&nbsp;</a></span>_UART_IFS_TXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXUF_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00782">782</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gada94c56691c312226eee4e0d4d5f18f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada94c56691c312226eee4e0d4d5f18f9">&#9670;&nbsp;</a></span>_UART_IFS_TXUF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXUF_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00781">781</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad64c5f93b2655feb965962089292e483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad64c5f93b2655feb965962089292e483">&#9670;&nbsp;</a></span>_UART_IFS_TXUF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXUF_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXUF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00780">780</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga73c7e40fe6088e5860abb1506a4a7d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73c7e40fe6088e5860abb1506a4a7d8d">&#9670;&nbsp;</a></span>_UART_INPUT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_MASK&#160;&#160;&#160;0x0000001FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01031">1031</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa02699759f70ef403d65bc4ae7d94944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa02699759f70ef403d65bc4ae7d94944">&#9670;&nbsp;</a></span>_UART_INPUT_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01030">1030</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6b21a506244603f8795083d4af684642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b21a506244603f8795083d4af684642">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01063">1063</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae1f51a36c50bb0a61ea95c54c5f08b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1f51a36c50bb0a61ea95c54c5f08b72">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRS_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXPRS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01062">1062</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaaf8a51f58135f1bcda8b161f8ad7a9d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf8a51f58135f1bcda8b161f8ad7a9d8">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRS_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXPRS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01061">1061</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4da96aa0e096c38fce0efd9df729d39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4da96aa0e096c38fce0efd9df729d39d">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01034">1034</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac9606e928ebb5f7036bea8204d3c4d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9606e928ebb5f7036bea8204d3c4d54">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_MASK&#160;&#160;&#160;0xFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXPRSSEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01033">1033</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae3b6787b012a3b9b32a19b7f1089df3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3b6787b012a3b9b32a19b7f1089df3c">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_PRSCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH0&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH0 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01035">1035</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2318e256ffbf1393b111c987ed32885d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2318e256ffbf1393b111c987ed32885d">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_PRSCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH1&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH1 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01036">1036</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafa9e9d63c93865e23157bb8d5cc5f899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa9e9d63c93865e23157bb8d5cc5f899">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_PRSCH10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH10&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH10 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01045">1045</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadd09d65d6c7d79e4439ee661ccc7f51e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd09d65d6c7d79e4439ee661ccc7f51e">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_PRSCH11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH11&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH11 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01046">1046</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga106b6c6c1df27a7a5f622806622011e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga106b6c6c1df27a7a5f622806622011e6">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_PRSCH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH2&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH2 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01037">1037</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7accab638d146b829162f20799d6265f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7accab638d146b829162f20799d6265f">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_PRSCH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH3&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH3 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01038">1038</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga462982b04e3ac60c6e37743825be2da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga462982b04e3ac60c6e37743825be2da2">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_PRSCH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH4&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH4 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01039">1039</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac5eb647874067fcbcf827bfd729315d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5eb647874067fcbcf827bfd729315d2">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_PRSCH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH5&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH5 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01040">1040</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga06f1eaddf2ebf8304becd0257808cfa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06f1eaddf2ebf8304becd0257808cfa2">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_PRSCH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH6&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH6 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01041">1041</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad43166483f76282a4d1b1b4df2b527b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad43166483f76282a4d1b1b4df2b527b2">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_PRSCH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH7&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH7 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01042">1042</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga00bc0f495b18e118e8453f591aa61beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00bc0f495b18e118e8453f591aa61beb">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_PRSCH8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH8&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH8 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01043">1043</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga04ea63a458a17f8e7bffc6de3646f171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04ea63a458a17f8e7bffc6de3646f171">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_PRSCH9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH9&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH9 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01044">1044</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa250302c004500075a0940a6bafe8015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa250302c004500075a0940a6bafe8015">&#9670;&nbsp;</a></span>_UART_INPUT_RXPRSSEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXPRSSEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01032">1032</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaad0c1b1b19af482da7a297aa643f6e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad0c1b1b19af482da7a297aa643f6e0e">&#9670;&nbsp;</a></span>_UART_IRCTRL_IREN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IREN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00944">944</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad058b1512ff43cfe555b018c2cfdfb67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad058b1512ff43cfe555b018c2cfdfb67">&#9670;&nbsp;</a></span>_UART_IRCTRL_IREN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IREN_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_IREN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00943">943</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf9036bb77aa8f09b0f18791a9b297e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9036bb77aa8f09b0f18791a9b297e7d">&#9670;&nbsp;</a></span>_UART_IRCTRL_IREN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IREN_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_IREN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00942">942</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga860bac25c5d532a3cd527d61207b3b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga860bac25c5d532a3cd527d61207b3b68">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRFILT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRFILT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00961">961</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga743cb74c60345a909425a6b4c157ddf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga743cb74c60345a909425a6b4c157ddf3">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRFILT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRFILT_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_IRFILT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00960">960</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1943e261a21a43eda7b14c070c1fd158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1943e261a21a43eda7b14c070c1fd158">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRFILT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRFILT_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_IRFILT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00959">959</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabcce0c30243bc2018398a5349d6796da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcce0c30243bc2018398a5349d6796da">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPRSEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00986">986</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaeff17e0d6c40a23d272c7e1cb0f9e1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeff17e0d6c40a23d272c7e1cb0f9e1a7">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPRSEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSEN_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_IRPRSEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00985">985</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac25c867b03b9e71d9f7264c71a8ce088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac25c867b03b9e71d9f7264c71a8ce088">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPRSEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSEN_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_IRPRSEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00984">984</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9c3fda97ce0033da32ee367913333818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c3fda97ce0033da32ee367913333818">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPRSSEL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00965">965</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8ab9871d73eec3b9de706408ea079882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ab9871d73eec3b9de706408ea079882">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPRSSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_MASK&#160;&#160;&#160;0x70UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_IRPRSSEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00964">964</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3a98b69f50348a3a8b11fcc8baf9eaf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a98b69f50348a3a8b11fcc8baf9eaf8">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPRSSEL_PRSCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH0&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH0 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00966">966</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga057084a970f1d9e450ce9b9e5873b81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga057084a970f1d9e450ce9b9e5873b81a">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPRSSEL_PRSCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH1&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH1 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00967">967</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6169a0d8cd22c27033a96c67a87000e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6169a0d8cd22c27033a96c67a87000e1">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPRSSEL_PRSCH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH2&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH2 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00968">968</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae1b2fba175477e87585388bdfdc2c44a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1b2fba175477e87585388bdfdc2c44a">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPRSSEL_PRSCH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH3&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH3 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00969">969</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3db5f3bfb94735d0f12bfcdca6fe70e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3db5f3bfb94735d0f12bfcdca6fe70e0">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPRSSEL_PRSCH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH4&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH4 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00970">970</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga75a958563f1043e1a8b33d5fd31f0026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75a958563f1043e1a8b33d5fd31f0026">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPRSSEL_PRSCH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH5&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH5 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00971">971</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab0666c4907b35c1fdbb6f5c1ed97461b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0666c4907b35c1fdbb6f5c1ed97461b">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPRSSEL_PRSCH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH6&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH6 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00972">972</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2fb29b94c3cbeffbe852e2ba46f082f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fb29b94c3cbeffbe852e2ba46f082f7">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPRSSEL_PRSCH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH7&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH7 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00973">973</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaeae57aaacf9f95382466b1e5844c5fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeae57aaacf9f95382466b1e5844c5fed">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPRSSEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_IRPRSSEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00963">963</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4bba3f3b08e41b2410b0896aeb2838cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bba3f3b08e41b2410b0896aeb2838cb">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPW_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPW_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00948">948</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9daf7929c5bdf864b93ed4186d9dd81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9daf7929c5bdf864b93ed4186d9dd81e">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPW_FOUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPW_FOUR&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode FOUR for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00952">952</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad524f90f33a6364ac269a7c6a874b57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad524f90f33a6364ac269a7c6a874b57a">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPW_MASK&#160;&#160;&#160;0x6UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_IRPW </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00947">947</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad8d1f30a08eee8317ecd6f239482908b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8d1f30a08eee8317ecd6f239482908b">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPW_ONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPW_ONE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode ONE for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00949">949</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga168f54b6631b9916b5047260e0407067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga168f54b6631b9916b5047260e0407067">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPW_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPW_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_IRPW </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00946">946</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga05a2c0ca82be28e11014a9a218a6f049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05a2c0ca82be28e11014a9a218a6f049">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPW_THREE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPW_THREE&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode THREE for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00951">951</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabf828f10419077e3c1063a7726e51beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf828f10419077e3c1063a7726e51beb">&#9670;&nbsp;</a></span>_UART_IRCTRL_IRPW_TWO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPW_TWO&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode TWO for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00950">950</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf5b9eed182c8c39dcc505b26b21c3d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5b9eed182c8c39dcc505b26b21c3d44">&#9670;&nbsp;</a></span>_UART_IRCTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_MASK&#160;&#160;&#160;0x000000FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00940">940</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga43b269bd8859238d8fdc397cb2aef180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43b269bd8859238d8fdc397cb2aef180">&#9670;&nbsp;</a></span>_UART_IRCTRL_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00939">939</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad972fa771de6e7c64d173cf51699b6ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad972fa771de6e7c64d173cf51699b6ec">&#9670;&nbsp;</a></span>_UART_ROUTE_CLKPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_CLKPEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01010">1010</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga17e6ba5c54c2674f8cf3cfa8f053674a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17e6ba5c54c2674f8cf3cfa8f053674a">&#9670;&nbsp;</a></span>_UART_ROUTE_CLKPEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_CLKPEN_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_CLKPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01009">1009</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9c055594b854d5d184a07201b85885af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c055594b854d5d184a07201b85885af">&#9670;&nbsp;</a></span>_UART_ROUTE_CLKPEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_CLKPEN_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_CLKPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01008">1008</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab682a0f3a862cdf7657e3ba407912876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab682a0f3a862cdf7657e3ba407912876">&#9670;&nbsp;</a></span>_UART_ROUTE_CSPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_CSPEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01005">1005</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga04b420103f852e950464bf7673935430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04b420103f852e950464bf7673935430">&#9670;&nbsp;</a></span>_UART_ROUTE_CSPEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_CSPEN_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_CSPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01004">1004</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2ff3d02362b66df50247d00c9348784c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ff3d02362b66df50247d00c9348784c">&#9670;&nbsp;</a></span>_UART_ROUTE_CSPEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_CSPEN_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_CSPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01003">1003</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0015f533a58f3f599e0575af6f02424c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0015f533a58f3f599e0575af6f02424c">&#9670;&nbsp;</a></span>_UART_ROUTE_LOCATION_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01015">1015</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaaddc2c83ba82cbea67aa21ad79fe89a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaddc2c83ba82cbea67aa21ad79fe89a5">&#9670;&nbsp;</a></span>_UART_ROUTE_LOCATION_LOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_LOC0&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC0 for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01014">1014</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1d138170d42c568b54d2be3dd766dfb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d138170d42c568b54d2be3dd766dfb4">&#9670;&nbsp;</a></span>_UART_ROUTE_LOCATION_LOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_LOC1&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC1 for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01016">1016</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaecc9135aaa8402886442469cf8b9526e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecc9135aaa8402886442469cf8b9526e">&#9670;&nbsp;</a></span>_UART_ROUTE_LOCATION_LOC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_LOC2&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC2 for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01017">1017</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga50ea333fee858c9259cfbfea0e790851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50ea333fee858c9259cfbfea0e790851">&#9670;&nbsp;</a></span>_UART_ROUTE_LOCATION_LOC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_LOC3&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC3 for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01018">1018</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabd5fb13507ac9563947c0241540eb918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd5fb13507ac9563947c0241540eb918">&#9670;&nbsp;</a></span>_UART_ROUTE_LOCATION_LOC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_LOC4&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC4 for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01019">1019</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga52c9355494c6f7bab761e09a6d48fa20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52c9355494c6f7bab761e09a6d48fa20">&#9670;&nbsp;</a></span>_UART_ROUTE_LOCATION_LOC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_LOC5&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC5 for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01020">1020</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga72e323f74f28330be8a0b0753df6ef05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72e323f74f28330be8a0b0753df6ef05">&#9670;&nbsp;</a></span>_UART_ROUTE_LOCATION_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_MASK&#160;&#160;&#160;0x700UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_LOCATION </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01013">1013</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5272a6df92fe06b8f9e397f96192815c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5272a6df92fe06b8f9e397f96192815c">&#9670;&nbsp;</a></span>_UART_ROUTE_LOCATION_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_LOCATION </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01012">1012</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1ebc1e40dd64ece59f7f244c87707ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ebc1e40dd64ece59f7f244c87707ec0">&#9670;&nbsp;</a></span>_UART_ROUTE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_MASK&#160;&#160;&#160;0x0000070FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00991">991</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac2f00d1cbc13fb863a7fb43240c83cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2f00d1cbc13fb863a7fb43240c83cbd">&#9670;&nbsp;</a></span>_UART_ROUTE_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00990">990</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga748aac9ee0c2be460528548046e21cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga748aac9ee0c2be460528548046e21cb6">&#9670;&nbsp;</a></span>_UART_ROUTE_RXPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_RXPEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00995">995</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga41395f9a1c6f0e35a8672cd0a69c6aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41395f9a1c6f0e35a8672cd0a69c6aae">&#9670;&nbsp;</a></span>_UART_ROUTE_RXPEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_RXPEN_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00994">994</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaabc87d4bf2be96a84f1156b9eb0ced9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabc87d4bf2be96a84f1156b9eb0ced9f">&#9670;&nbsp;</a></span>_UART_ROUTE_RXPEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_RXPEN_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00993">993</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3c44148b318153298e3f6fadb4c25e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c44148b318153298e3f6fadb4c25e66">&#9670;&nbsp;</a></span>_UART_ROUTE_TXPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_TXPEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01000">1000</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadffbef981b1404d155b60748e4246a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadffbef981b1404d155b60748e4246a29">&#9670;&nbsp;</a></span>_UART_ROUTE_TXPEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_TXPEN_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00999">999</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0277f02eebe90423cef90d89cd918e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0277f02eebe90423cef90d89cd918e54">&#9670;&nbsp;</a></span>_UART_ROUTE_TXPEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_TXPEN_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00998">998</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8e31ff7a47303012f61db9e6e3e45af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e31ff7a47303012f61db9e6e3e45af2">&#9670;&nbsp;</a></span>_UART_RXDATA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATA_MASK&#160;&#160;&#160;0x000000FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_RXDATA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00467">467</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga546d79718794a39fc225424047e462a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga546d79718794a39fc225424047e462a3">&#9670;&nbsp;</a></span>_UART_RXDATA_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATA_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_RXDATA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00466">466</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7ac92e3d287c5f25b22e2afe92c65b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ac92e3d287c5f25b22e2afe92c65b4b">&#9670;&nbsp;</a></span>_UART_RXDATA_RXDATA_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATA_RXDATA_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDATA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00470">470</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4cad7ae70c016c7aa7231f3b5b870c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cad7ae70c016c7aa7231f3b5b870c82">&#9670;&nbsp;</a></span>_UART_RXDATA_RXDATA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATA_RXDATA_MASK&#160;&#160;&#160;0xFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXDATA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00469">469</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae18e66dbe8147af22f5837855cc43047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae18e66dbe8147af22f5837855cc43047">&#9670;&nbsp;</a></span>_UART_RXDATA_RXDATA_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATA_RXDATA_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXDATA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00468">468</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa69a9282c3705c7812ca0aa434c75a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa69a9282c3705c7812ca0aa434c75a3b">&#9670;&nbsp;</a></span>_UART_RXDATAX_FERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_FERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00462">462</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad551485361a7e552b792f8449060100d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad551485361a7e552b792f8449060100d">&#9670;&nbsp;</a></span>_UART_RXDATAX_FERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_FERR_MASK&#160;&#160;&#160;0x8000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_FERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00461">461</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa7e3afab52d2f44e99b4234922e92978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7e3afab52d2f44e99b4234922e92978">&#9670;&nbsp;</a></span>_UART_RXDATAX_FERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_FERR_SHIFT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_FERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00460">460</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga28d70a90ed6086458a6815f8ca0863b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d70a90ed6086458a6815f8ca0863b0">&#9670;&nbsp;</a></span>_UART_RXDATAX_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_MASK&#160;&#160;&#160;0x0000C1FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_RXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00449">449</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7b1328486caf167d81d18cf1bb0ce42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b1328486caf167d81d18cf1bb0ce42c">&#9670;&nbsp;</a></span>_UART_RXDATAX_PERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_PERR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00457">457</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga899a5b07aff22d110bd37f79fb88b83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga899a5b07aff22d110bd37f79fb88b83d">&#9670;&nbsp;</a></span>_UART_RXDATAX_PERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_PERR_MASK&#160;&#160;&#160;0x4000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_PERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00456">456</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf963f37365f114637350866f7a0b0d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf963f37365f114637350866f7a0b0d6c">&#9670;&nbsp;</a></span>_UART_RXDATAX_PERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_PERR_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_PERR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00455">455</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga595294d861d91ba12598e2efefb530c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga595294d861d91ba12598e2efefb530c2">&#9670;&nbsp;</a></span>_UART_RXDATAX_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_RXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00448">448</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaaa208bb547990f948a2f339d49611a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa208bb547990f948a2f339d49611a25">&#9670;&nbsp;</a></span>_UART_RXDATAX_RXDATA_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_RXDATA_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00452">452</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab28c217850257300d3df6e24978d08a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab28c217850257300d3df6e24978d08a9">&#9670;&nbsp;</a></span>_UART_RXDATAX_RXDATA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_RXDATA_MASK&#160;&#160;&#160;0x1FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXDATA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00451">451</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga68c3c85e4de60a319129631960ae4bf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c3c85e4de60a319129631960ae4bf3">&#9670;&nbsp;</a></span>_UART_RXDATAX_RXDATA_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_RXDATA_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXDATA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00450">450</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga549b2578ca2f341128edc8a1a61bcb49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga549b2578ca2f341128edc8a1a61bcb49">&#9670;&nbsp;</a></span>_UART_RXDATAXP_FERRP_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_FERRP_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDATAXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00532">532</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0453ae0afc91bdece9b14db02bab95e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0453ae0afc91bdece9b14db02bab95e8">&#9670;&nbsp;</a></span>_UART_RXDATAXP_FERRP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_FERRP_MASK&#160;&#160;&#160;0x8000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_FERRP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00531">531</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1e7449b0eaf7dbd4cab521a447e322a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e7449b0eaf7dbd4cab521a447e322a5">&#9670;&nbsp;</a></span>_UART_RXDATAXP_FERRP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_FERRP_SHIFT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_FERRP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00530">530</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadab4a5689a5ed8012d2e1e3d43991a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadab4a5689a5ed8012d2e1e3d43991a07">&#9670;&nbsp;</a></span>_UART_RXDATAXP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_MASK&#160;&#160;&#160;0x0000C1FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_RXDATAXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00519">519</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7d5dfba5deac15d5306225fd01fbdb0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d5dfba5deac15d5306225fd01fbdb0c">&#9670;&nbsp;</a></span>_UART_RXDATAXP_PERRP_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_PERRP_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDATAXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00527">527</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1a36be71d27a1c63ff7adf71769c16fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a36be71d27a1c63ff7adf71769c16fe">&#9670;&nbsp;</a></span>_UART_RXDATAXP_PERRP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_PERRP_MASK&#160;&#160;&#160;0x4000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_PERRP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00526">526</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa271e73f1273d5889316e1b58ecabf6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa271e73f1273d5889316e1b58ecabf6c">&#9670;&nbsp;</a></span>_UART_RXDATAXP_PERRP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_PERRP_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_PERRP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00525">525</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga85a2282f3c69d5430196cc4acb264cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85a2282f3c69d5430196cc4acb264cc1">&#9670;&nbsp;</a></span>_UART_RXDATAXP_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_RXDATAXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00518">518</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6693013fc8b4bc78fe7ecf31a9bcb302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6693013fc8b4bc78fe7ecf31a9bcb302">&#9670;&nbsp;</a></span>_UART_RXDATAXP_RXDATAP_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_RXDATAP_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDATAXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00522">522</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga194db9becfda92ac51f156b85e91b21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga194db9becfda92ac51f156b85e91b21f">&#9670;&nbsp;</a></span>_UART_RXDATAXP_RXDATAP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_RXDATAP_MASK&#160;&#160;&#160;0x1FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXDATAP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00521">521</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaea564845668b256529e3b053e361cb8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea564845668b256529e3b053e361cb8a">&#9670;&nbsp;</a></span>_UART_RXDATAXP_RXDATAP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_RXDATAP_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXDATAP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00520">520</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad921fcd4d1c53013b4f3581bfc8b0a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad921fcd4d1c53013b4f3581bfc8b0a73">&#9670;&nbsp;</a></span>_UART_RXDOUBLE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_RXDOUBLE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00507">507</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaade3ac5f806b4ac00baf8154d6e7d48b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaade3ac5f806b4ac00baf8154d6e7d48b">&#9670;&nbsp;</a></span>_UART_RXDOUBLE_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_RXDOUBLE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00506">506</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa1ee12b0858a661c1ce10977ef5e10f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1ee12b0858a661c1ce10977ef5e10f3">&#9670;&nbsp;</a></span>_UART_RXDOUBLE_RXDATA0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_RXDATA0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDOUBLE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00510">510</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab5c09e71bd28ed30acd6a7462c03117c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5c09e71bd28ed30acd6a7462c03117c">&#9670;&nbsp;</a></span>_UART_RXDOUBLE_RXDATA0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_RXDATA0_MASK&#160;&#160;&#160;0xFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXDATA0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00509">509</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga016f9ca677634a1ae14bddda80bbdda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga016f9ca677634a1ae14bddda80bbdda5">&#9670;&nbsp;</a></span>_UART_RXDOUBLE_RXDATA0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_RXDATA0_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXDATA0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00508">508</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga406f890c7da80bb53887c4df32c93669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga406f890c7da80bb53887c4df32c93669">&#9670;&nbsp;</a></span>_UART_RXDOUBLE_RXDATA1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_RXDATA1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDOUBLE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00514">514</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabb2caa15fe4aef4508f4dc446a5b600a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb2caa15fe4aef4508f4dc446a5b600a">&#9670;&nbsp;</a></span>_UART_RXDOUBLE_RXDATA1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_RXDATA1_MASK&#160;&#160;&#160;0xFF00UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXDATA1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00513">513</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad94e8b0cd3dddf3263bc33d4d2de8c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad94e8b0cd3dddf3263bc33d4d2de8c75">&#9670;&nbsp;</a></span>_UART_RXDOUBLE_RXDATA1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_RXDATA1_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXDATA1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00512">512</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0f0bd878338d447d6194c9649fda8938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f0bd878338d447d6194c9649fda8938">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_FERR0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_FERR0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00488">488</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaec686258449c18786d40e457fea2820f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec686258449c18786d40e457fea2820f">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_FERR0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_FERR0_MASK&#160;&#160;&#160;0x8000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_FERR0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00487">487</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf2ad60884f32c0665dceb9aa89ade1df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2ad60884f32c0665dceb9aa89ade1df">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_FERR0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_FERR0_SHIFT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_FERR0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00486">486</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1cdd8e434a7e50aa4090844913a558a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cdd8e434a7e50aa4090844913a558a9">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_FERR1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_FERR1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00502">502</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga93964961171a8f30e456df28a5694065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93964961171a8f30e456df28a5694065">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_FERR1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_FERR1_MASK&#160;&#160;&#160;0x80000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_FERR1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00501">501</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga913c20892cd39acec3ad40152c5b19cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga913c20892cd39acec3ad40152c5b19cb">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_FERR1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_FERR1_SHIFT&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_FERR1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00500">500</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga52f9b5603fce2abd20802cf4991e84c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52f9b5603fce2abd20802cf4991e84c8">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_MASK&#160;&#160;&#160;0xC1FFC1FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_RXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00475">475</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa8a6cd006b6effa9f0c7aa8bcadf686e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8a6cd006b6effa9f0c7aa8bcadf686e">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_PERR0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_PERR0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00483">483</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaab19ecc19d6d5b89e79663d345cece80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab19ecc19d6d5b89e79663d345cece80">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_PERR0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_PERR0_MASK&#160;&#160;&#160;0x4000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_PERR0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00482">482</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae63425fcccb7550cf03680b80a3b7567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae63425fcccb7550cf03680b80a3b7567">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_PERR0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_PERR0_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_PERR0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00481">481</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa27a1e07713f93f1912ff4ca9fe57608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa27a1e07713f93f1912ff4ca9fe57608">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_PERR1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_PERR1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00497">497</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5d723b00059b374054062c293ef23e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d723b00059b374054062c293ef23e88">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_PERR1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_PERR1_MASK&#160;&#160;&#160;0x40000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_PERR1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00496">496</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga36859246f0ae2475cd74f4db5f95258a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36859246f0ae2475cd74f4db5f95258a">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_PERR1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_PERR1_SHIFT&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_PERR1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00495">495</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae23ea0041feb5ea8f89bbe0b52f134ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae23ea0041feb5ea8f89bbe0b52f134ee">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_RXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00474">474</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa19896b4e3c79e82b5811c3d950c42ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa19896b4e3c79e82b5811c3d950c42ef">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_RXDATA0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_RXDATA0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00478">478</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad3574a371a33194aa28c660040fd9bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3574a371a33194aa28c660040fd9bdd">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_RXDATA0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_RXDATA0_MASK&#160;&#160;&#160;0x1FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXDATA0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00477">477</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabfa479bd60d67b16e453d4d731702571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfa479bd60d67b16e453d4d731702571">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_RXDATA0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_RXDATA0_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXDATA0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00476">476</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4942a941ccc461c50bd7d85cb5111dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4942a941ccc461c50bd7d85cb5111dda">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_RXDATA1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_RXDATA1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00492">492</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0ab200138fe69fb4626f9cc8dc86cd78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ab200138fe69fb4626f9cc8dc86cd78">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_RXDATA1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_RXDATA1_MASK&#160;&#160;&#160;0x1FF0000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXDATA1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00491">491</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab4ff660d487fb21dd3f1cff52fd716cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4ff660d487fb21dd3f1cff52fd716cb">&#9670;&nbsp;</a></span>_UART_RXDOUBLEX_RXDATA1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_RXDATA1_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXDATA1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00490">490</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga076ffc11322bb2b69544a7a9cdfa1fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga076ffc11322bb2b69544a7a9cdfa1fde">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_FERRP0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_FERRP0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDOUBLEXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00550">550</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0fa0ad48866cb2a43fe9ddb2782b582b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fa0ad48866cb2a43fe9ddb2782b582b">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_FERRP0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_FERRP0_MASK&#160;&#160;&#160;0x8000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_FERRP0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00549">549</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaaa3d9b42bd2a9517314e37f725bde2c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa3d9b42bd2a9517314e37f725bde2c0">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_FERRP0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_FERRP0_SHIFT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_FERRP0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00548">548</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga25b28bba3f416ee6870be76b428b7aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25b28bba3f416ee6870be76b428b7aa1">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_FERRP1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_FERRP1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDOUBLEXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00564">564</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaee8479fc261ad8702c1b168221dcbbfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee8479fc261ad8702c1b168221dcbbfa">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_FERRP1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_FERRP1_MASK&#160;&#160;&#160;0x80000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_FERRP1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00563">563</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga37c9aacef05cc47a10a60368880e6460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c9aacef05cc47a10a60368880e6460">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_FERRP1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_FERRP1_SHIFT&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_FERRP1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00562">562</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga92f0fa98ed65b0c8b45117e128409c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92f0fa98ed65b0c8b45117e128409c44">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_MASK&#160;&#160;&#160;0xC1FFC1FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_RXDOUBLEXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00537">537</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga84c4b920a6cd8079a1362437d687de59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84c4b920a6cd8079a1362437d687de59">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_PERRP0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_PERRP0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDOUBLEXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00545">545</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3942c69020ab1848512ae73a994a7450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3942c69020ab1848512ae73a994a7450">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_PERRP0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_PERRP0_MASK&#160;&#160;&#160;0x4000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_PERRP0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00544">544</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3218441f9d6184e58737fade721cf7b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3218441f9d6184e58737fade721cf7b2">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_PERRP0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_PERRP0_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_PERRP0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00543">543</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafbb190e9815728f530dca8f7e0e462b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb190e9815728f530dca8f7e0e462b0">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_PERRP1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_PERRP1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDOUBLEXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00559">559</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga436fbe5ba1c112ce6331320506353988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga436fbe5ba1c112ce6331320506353988">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_PERRP1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_PERRP1_MASK&#160;&#160;&#160;0x40000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_PERRP1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00558">558</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2bbc41f04fdd6fb55009699bbb660e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bbc41f04fdd6fb55009699bbb660e63">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_PERRP1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_PERRP1_SHIFT&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_PERRP1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00557">557</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga701d8a91086cfaf92a25d8c1265513dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga701d8a91086cfaf92a25d8c1265513dc">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_RXDOUBLEXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00536">536</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0600f626bf33be5ac675ac597654f2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0600f626bf33be5ac675ac597654f2b5">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_RXDATAP0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_RXDATAP0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDOUBLEXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00540">540</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3585ec32295a58e7079e157788eed11b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3585ec32295a58e7079e157788eed11b">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_RXDATAP0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_RXDATAP0_MASK&#160;&#160;&#160;0x1FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXDATAP0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00539">539</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga38573e4fbb954ac001f90ac23d749d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38573e4fbb954ac001f90ac23d749d13">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_RXDATAP0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_RXDATAP0_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXDATAP0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00538">538</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae9b697ab157b0b9976930a02a397841e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9b697ab157b0b9976930a02a397841e">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_RXDATAP1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_RXDATAP1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_RXDOUBLEXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00554">554</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga88b5316af13b24aa45cb0a2f75c0e5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88b5316af13b24aa45cb0a2f75c0e5f7">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_RXDATAP1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_RXDATAP1_MASK&#160;&#160;&#160;0x1FF0000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXDATAP1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00553">553</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf9ba5fe8907755972e8acf2d08ff40c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9ba5fe8907755972e8acf2d08ff40c9">&#9670;&nbsp;</a></span>_UART_RXDOUBLEXP_RXDATAP1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_RXDATAP1_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXDATAP1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00552">552</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga88e6a9329056c470a77580203ddd9730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88e6a9329056c470a77580203ddd9730">&#9670;&nbsp;</a></span>_UART_STATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_MASK&#160;&#160;&#160;0x00001FFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00372">372</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga70da8b753a6bc2ead7b2c8416e543db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70da8b753a6bc2ead7b2c8416e543db6">&#9670;&nbsp;</a></span>_UART_STATUS_MASTER_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_MASTER_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00386">386</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5086e43c3a6309a9b578455870c7aa98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5086e43c3a6309a9b578455870c7aa98">&#9670;&nbsp;</a></span>_UART_STATUS_MASTER_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_MASTER_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_MASTER </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00385">385</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga65f5bc10a10877f3323079c0e410631a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f5bc10a10877f3323079c0e410631a">&#9670;&nbsp;</a></span>_UART_STATUS_MASTER_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_MASTER_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_MASTER </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00384">384</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadec3866f4409ad404da8dc022a1fc812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadec3866f4409ad404da8dc022a1fc812">&#9670;&nbsp;</a></span>_UART_STATUS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RESETVALUE&#160;&#160;&#160;0x00000040UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00371">371</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae767dd897f90d04d5387ee451930241a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae767dd897f90d04d5387ee451930241a">&#9670;&nbsp;</a></span>_UART_STATUS_RXBLOCK_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXBLOCK_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00391">391</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacd90cf7562fe29b00a769ff0a151f809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd90cf7562fe29b00a769ff0a151f809">&#9670;&nbsp;</a></span>_UART_STATUS_RXBLOCK_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXBLOCK_MASK&#160;&#160;&#160;0x8UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXBLOCK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00390">390</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga347c8225f27770c6fd11b9c5abc16724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga347c8225f27770c6fd11b9c5abc16724">&#9670;&nbsp;</a></span>_UART_STATUS_RXBLOCK_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXBLOCK_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXBLOCK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00389">389</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga272b0b1c2156a6da6038ff2c59c8ac99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga272b0b1c2156a6da6038ff2c59c8ac99">&#9670;&nbsp;</a></span>_UART_STATUS_RXDATAV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXDATAV_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00411">411</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga100059db4dfb8d065b8a5e9181070eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga100059db4dfb8d065b8a5e9181070eb1">&#9670;&nbsp;</a></span>_UART_STATUS_RXDATAV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXDATAV_MASK&#160;&#160;&#160;0x80UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXDATAV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00410">410</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaffedeb40d9d226827b45356638451735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffedeb40d9d226827b45356638451735">&#9670;&nbsp;</a></span>_UART_STATUS_RXDATAV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXDATAV_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXDATAV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00409">409</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1d0a88ece5b19d5c58ed74162d52c058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d0a88ece5b19d5c58ed74162d52c058">&#9670;&nbsp;</a></span>_UART_STATUS_RXDATAVRIGHT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXDATAVRIGHT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00431">431</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac1ed02fce9391daccadaab6e8f0d43f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1ed02fce9391daccadaab6e8f0d43f9">&#9670;&nbsp;</a></span>_UART_STATUS_RXDATAVRIGHT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXDATAVRIGHT_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXDATAVRIGHT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00430">430</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf1aeba240c2eea8c2fc75a1cd7085a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1aeba240c2eea8c2fc75a1cd7085a10">&#9670;&nbsp;</a></span>_UART_STATUS_RXDATAVRIGHT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXDATAVRIGHT_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXDATAVRIGHT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00429">429</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6e411ec8cdd50086ef1a28fd0c84daec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e411ec8cdd50086ef1a28fd0c84daec">&#9670;&nbsp;</a></span>_UART_STATUS_RXENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00376">376</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabc3b0f540314a56f2c2453dca27b89c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc3b0f540314a56f2c2453dca27b89c0">&#9670;&nbsp;</a></span>_UART_STATUS_RXENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXENS_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00375">375</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga34438351fa6b6f985f506c8eb2ed5387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34438351fa6b6f985f506c8eb2ed5387">&#9670;&nbsp;</a></span>_UART_STATUS_RXENS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXENS_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00374">374</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga781f1fd4530a6419276359516f7d7c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga781f1fd4530a6419276359516f7d7c94">&#9670;&nbsp;</a></span>_UART_STATUS_RXFULL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXFULL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00416">416</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa756e4bf84d1510807773fc700dfe834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa756e4bf84d1510807773fc700dfe834">&#9670;&nbsp;</a></span>_UART_STATUS_RXFULL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXFULL_MASK&#160;&#160;&#160;0x100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXFULL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00415">415</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2f20a1db9bd389508a11312cc6a1e208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f20a1db9bd389508a11312cc6a1e208">&#9670;&nbsp;</a></span>_UART_STATUS_RXFULL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXFULL_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXFULL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00414">414</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0177a134133cae49c53cc3bebc9757f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0177a134133cae49c53cc3bebc9757f6">&#9670;&nbsp;</a></span>_UART_STATUS_RXFULLRIGHT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXFULLRIGHT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00436">436</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae420eef5bf5caf2a31e8e57a273804e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae420eef5bf5caf2a31e8e57a273804e8">&#9670;&nbsp;</a></span>_UART_STATUS_RXFULLRIGHT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXFULLRIGHT_MASK&#160;&#160;&#160;0x1000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXFULLRIGHT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00435">435</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4116e7ecbd76080160226bbce6fd2913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4116e7ecbd76080160226bbce6fd2913">&#9670;&nbsp;</a></span>_UART_STATUS_RXFULLRIGHT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXFULLRIGHT_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXFULLRIGHT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00434">434</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1a63d7c0f234a6ce398fc5ef2f9a5f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a63d7c0f234a6ce398fc5ef2f9a5f7b">&#9670;&nbsp;</a></span>_UART_STATUS_TXBDRIGHT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBDRIGHT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00421">421</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0a48fcfcec2628adf4afa536120fbaf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a48fcfcec2628adf4afa536120fbaf8">&#9670;&nbsp;</a></span>_UART_STATUS_TXBDRIGHT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBDRIGHT_MASK&#160;&#160;&#160;0x200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXBDRIGHT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00420">420</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga38d512bbf648e15ed5367309014ee7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38d512bbf648e15ed5367309014ee7fe">&#9670;&nbsp;</a></span>_UART_STATUS_TXBDRIGHT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBDRIGHT_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXBDRIGHT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00419">419</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacedcc07595d1a0e9ca246807c09f8169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacedcc07595d1a0e9ca246807c09f8169">&#9670;&nbsp;</a></span>_UART_STATUS_TXBL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBL_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00406">406</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga31bfdb834874a1deb7fbd708410ddab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31bfdb834874a1deb7fbd708410ddab0">&#9670;&nbsp;</a></span>_UART_STATUS_TXBL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBL_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXBL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00405">405</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga94d64403183195c6598064100074fb07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d64403183195c6598064100074fb07">&#9670;&nbsp;</a></span>_UART_STATUS_TXBL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBL_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXBL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00404">404</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaedee2718e8c552ff47f1e2a0fd30f35d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedee2718e8c552ff47f1e2a0fd30f35d">&#9670;&nbsp;</a></span>_UART_STATUS_TXBSRIGHT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBSRIGHT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00426">426</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga47adab32c6d86b467f1c0050d23b7091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47adab32c6d86b467f1c0050d23b7091">&#9670;&nbsp;</a></span>_UART_STATUS_TXBSRIGHT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBSRIGHT_MASK&#160;&#160;&#160;0x400UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXBSRIGHT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00425">425</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaac7631af33570e9bd74ddfa437216c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac7631af33570e9bd74ddfa437216c48">&#9670;&nbsp;</a></span>_UART_STATUS_TXBSRIGHT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBSRIGHT_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXBSRIGHT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00424">424</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2b6baa1d86c30f988d51bbb171aa8c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b6baa1d86c30f988d51bbb171aa8c14">&#9670;&nbsp;</a></span>_UART_STATUS_TXC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXC_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00401">401</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga16f369d6c6504d41dd3ebe3bde9d24bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16f369d6c6504d41dd3ebe3bde9d24bd">&#9670;&nbsp;</a></span>_UART_STATUS_TXC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXC_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00400">400</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8e1d413139ff36272ac2b1af0a58246e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e1d413139ff36272ac2b1af0a58246e">&#9670;&nbsp;</a></span>_UART_STATUS_TXC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXC_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00399">399</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3dcbd4c852f1de67d0d14b5ff70c8c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dcbd4c852f1de67d0d14b5ff70c8c49">&#9670;&nbsp;</a></span>_UART_STATUS_TXENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXENS_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00381">381</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga172b82891278902411f6ddbb96042d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga172b82891278902411f6ddbb96042d54">&#9670;&nbsp;</a></span>_UART_STATUS_TXENS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXENS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00380">380</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga22bf1afd4cd565b2dca2be01a64c477a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22bf1afd4cd565b2dca2be01a64c477a">&#9670;&nbsp;</a></span>_UART_STATUS_TXENS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXENS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXENS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00379">379</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga70e293b150a45fc2f1935eaad867ffab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70e293b150a45fc2f1935eaad867ffab">&#9670;&nbsp;</a></span>_UART_STATUS_TXTRI_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXTRI_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00396">396</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga252d84a4085c6ecc3db593cc90382d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga252d84a4085c6ecc3db593cc90382d7c">&#9670;&nbsp;</a></span>_UART_STATUS_TXTRI_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXTRI_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXTRI </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00395">395</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9135a9c35f35022cfc7beb9422f49ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9135a9c35f35022cfc7beb9422f49ecc">&#9670;&nbsp;</a></span>_UART_STATUS_TXTRI_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXTRI_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXTRI </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00394">394</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf1452d88308f80d2d50f8d5b4f141bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1452d88308f80d2d50f8d5b4f141bfc">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_AUTOTXTEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_AUTOTXTEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00303">303</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabde519f56b0ad151a283b453d4ef1226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabde519f56b0ad151a283b453d4ef1226">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_AUTOTXTEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_AUTOTXTEN_MASK&#160;&#160;&#160;0x40UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_AUTOTXTEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00302">302</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8454ca0b26e0b394f68d2a9b059dc363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8454ca0b26e0b394f68d2a9b059dc363">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_AUTOTXTEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_AUTOTXTEN_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_AUTOTXTEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00301">301</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaee24924fb704638587ff391266320bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee24924fb704638587ff391266320bde">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_MASK&#160;&#160;&#160;0x00000077UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00269">269</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5144f4c41427c05d9f9f382f4f6660cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5144f4c41427c05d9f9f382f4f6660cb">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00268">268</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga846a16276d10fdc9c1be6a62774a3d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga846a16276d10fdc9c1be6a62774a3d45">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_RXTEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_RXTEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00293">293</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5903ab7a24061d353eb4ed23637880d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5903ab7a24061d353eb4ed23637880d0">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_RXTEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_RXTEN_MASK&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXTEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00292">292</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaecceefc3af0d66b9c3166d6c917f1093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecceefc3af0d66b9c3166d6c917f1093">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_RXTEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_RXTEN_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXTEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00291">291</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacfcf4ed67a35bad57b694fb1c4f07ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfcf4ed67a35bad57b694fb1c4f07ef2">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_TSEL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00272">272</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga06e925efbbc10926f332a75f2a992cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06e925efbbc10926f332a75f2a992cef">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_TSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_MASK&#160;&#160;&#160;0x7UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TSEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00271">271</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga10e36596b08006f6b6e5ed1700b9112b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10e36596b08006f6b6e5ed1700b9112b">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_TSEL_PRSCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH0&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH0 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00273">273</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga363327aaf8f634445fec993dbb251fcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga363327aaf8f634445fec993dbb251fcd">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_TSEL_PRSCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH1&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH1 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00274">274</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8ca40a08dc17f5d028704d4ed14dac1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ca40a08dc17f5d028704d4ed14dac1c">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_TSEL_PRSCH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH2&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH2 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00275">275</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadd93464c23659ff3dce0b748289de7be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd93464c23659ff3dce0b748289de7be">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_TSEL_PRSCH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH3&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH3 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00276">276</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1a5bd26dd614bff515bd536ff16ab972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a5bd26dd614bff515bd536ff16ab972">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_TSEL_PRSCH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH4&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH4 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00277">277</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5ac1cf4c5c44b3e556b641bcbbd01de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ac1cf4c5c44b3e556b641bcbbd01de6">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_TSEL_PRSCH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH5&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH5 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00278">278</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab6db89177d11d25191db92f439e002fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6db89177d11d25191db92f439e002fb">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_TSEL_PRSCH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH6&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH6 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00279">279</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gada050b80cf42de2a5b119823f83b4855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada050b80cf42de2a5b119823f83b4855">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_TSEL_PRSCH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH7&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PRSCH7 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00280">280</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga05a641ed94cd631eebd73aac4e74f877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05a641ed94cd631eebd73aac4e74f877">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_TSEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TSEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00270">270</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae20e6a95dfe804f526f0dad8e2040540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae20e6a95dfe804f526f0dad8e2040540">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_TXTEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TXTEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00298">298</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf2dac1bee3b0b5c53962c0da94558078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2dac1bee3b0b5c53962c0da94558078">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_TXTEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TXTEN_MASK&#160;&#160;&#160;0x20UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXTEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00297">297</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5b0342ec51926f2bfbd04e8b078feddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b0342ec51926f2bfbd04e8b078feddc">&#9670;&nbsp;</a></span>_UART_TRIGCTRL_TXTEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TXTEN_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXTEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00296">296</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf6800b7bed91d206e11c1efdd5176776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6800b7bed91d206e11c1efdd5176776">&#9670;&nbsp;</a></span>_UART_TXDATA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATA_MASK&#160;&#160;&#160;0x000000FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_TXDATA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00602">602</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa18cd55c56b64f150123c3a9eb05a8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa18cd55c56b64f150123c3a9eb05a8e0">&#9670;&nbsp;</a></span>_UART_TXDATA_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATA_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_TXDATA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00601">601</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga17c997a497207f95e211531728a8a713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17c997a497207f95e211531728a8a713">&#9670;&nbsp;</a></span>_UART_TXDATA_TXDATA_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATA_TXDATA_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDATA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00605">605</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1026735d25192b0048cc366bca3c48cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1026735d25192b0048cc366bca3c48cc">&#9670;&nbsp;</a></span>_UART_TXDATA_TXDATA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATA_TXDATA_MASK&#160;&#160;&#160;0xFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXDATA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00604">604</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6b073009e7dacdd01b5b39cf79ceb93b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b073009e7dacdd01b5b39cf79ceb93b">&#9670;&nbsp;</a></span>_UART_TXDATA_TXDATA_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATA_TXDATA_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXDATA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00603">603</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabc06bdc563cb2cf9563b00e5999152ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc06bdc563cb2cf9563b00e5999152ac">&#9670;&nbsp;</a></span>_UART_TXDATAX_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_MASK&#160;&#160;&#160;0x0000F9FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00569">569</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadcb8868d8f8cc2dc6fe078b46de3ffe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcb8868d8f8cc2dc6fe078b46de3ffe0">&#9670;&nbsp;</a></span>_UART_TXDATAX_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00568">568</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4cfcd7f1c795612b85eea779e6fdc48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cfcd7f1c795612b85eea779e6fdc48c">&#9670;&nbsp;</a></span>_UART_TXDATAX_RXENAT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_RXENAT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00597">597</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9610ce108ab65fcd33c680402af66a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9610ce108ab65fcd33c680402af66a46">&#9670;&nbsp;</a></span>_UART_TXDATAX_RXENAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_RXENAT_MASK&#160;&#160;&#160;0x8000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXENAT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00596">596</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga99ee315cd7d39a01b65fe79f200e8526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99ee315cd7d39a01b65fe79f200e8526">&#9670;&nbsp;</a></span>_UART_TXDATAX_RXENAT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_RXENAT_SHIFT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXENAT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00595">595</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae817eb6af11839c780feec22d71ca7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae817eb6af11839c780feec22d71ca7db">&#9670;&nbsp;</a></span>_UART_TXDATAX_TXBREAK_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXBREAK_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00587">587</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5706bf22a1654dd3ff7ea3c5770d9169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5706bf22a1654dd3ff7ea3c5770d9169">&#9670;&nbsp;</a></span>_UART_TXDATAX_TXBREAK_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXBREAK_MASK&#160;&#160;&#160;0x2000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXBREAK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00586">586</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac3a405ed83e732dba5bb9c488a66140e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3a405ed83e732dba5bb9c488a66140e">&#9670;&nbsp;</a></span>_UART_TXDATAX_TXBREAK_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXBREAK_SHIFT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXBREAK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00585">585</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga50112027f227dec6353c8d8e703eacb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50112027f227dec6353c8d8e703eacb3">&#9670;&nbsp;</a></span>_UART_TXDATAX_TXDATAX_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXDATAX_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00572">572</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2733a6e079b0b2fecbcfc938b6b52846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2733a6e079b0b2fecbcfc938b6b52846">&#9670;&nbsp;</a></span>_UART_TXDATAX_TXDATAX_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXDATAX_MASK&#160;&#160;&#160;0x1FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00571">571</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga361cb7f2368cbf242a1e19c298ab71d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga361cb7f2368cbf242a1e19c298ab71d5">&#9670;&nbsp;</a></span>_UART_TXDATAX_TXDATAX_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXDATAX_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00570">570</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa728dad15060085f350f23645e37d91f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa728dad15060085f350f23645e37d91f">&#9670;&nbsp;</a></span>_UART_TXDATAX_TXDISAT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXDISAT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00592">592</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabfc60e881451cdeae6b61fd5334f367c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfc60e881451cdeae6b61fd5334f367c">&#9670;&nbsp;</a></span>_UART_TXDATAX_TXDISAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXDISAT_MASK&#160;&#160;&#160;0x4000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXDISAT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00591">591</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga494499999617fd07f166ddf3bdd745ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga494499999617fd07f166ddf3bdd745ed">&#9670;&nbsp;</a></span>_UART_TXDATAX_TXDISAT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXDISAT_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXDISAT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00590">590</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf095d071b0fda103c8f3c1e00628a16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf095d071b0fda103c8f3c1e00628a16e">&#9670;&nbsp;</a></span>_UART_TXDATAX_TXTRIAT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXTRIAT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00582">582</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga72bbaf4a4d7f94930aa133a238c68cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72bbaf4a4d7f94930aa133a238c68cd0">&#9670;&nbsp;</a></span>_UART_TXDATAX_TXTRIAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXTRIAT_MASK&#160;&#160;&#160;0x1000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXTRIAT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00581">581</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga379c885667f85abba20ff0d1c8a7eb08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga379c885667f85abba20ff0d1c8a7eb08">&#9670;&nbsp;</a></span>_UART_TXDATAX_TXTRIAT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXTRIAT_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXTRIAT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00580">580</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6b75a1aa36156d6693b4839ba9813951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b75a1aa36156d6693b4839ba9813951">&#9670;&nbsp;</a></span>_UART_TXDATAX_UBRXAT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_UBRXAT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00577">577</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacb52757e9a275e384f84506d9fdfe87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb52757e9a275e384f84506d9fdfe87d">&#9670;&nbsp;</a></span>_UART_TXDATAX_UBRXAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_UBRXAT_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_UBRXAT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00576">576</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6407d84c6cd35531e17d0b95c5bf1770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6407d84c6cd35531e17d0b95c5bf1770">&#9670;&nbsp;</a></span>_UART_TXDATAX_UBRXAT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_UBRXAT_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_UBRXAT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00575">575</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga48ecac8b4ca4c4f5487abebe8cf4ad67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48ecac8b4ca4c4f5487abebe8cf4ad67">&#9670;&nbsp;</a></span>_UART_TXDOUBLE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_TXDOUBLE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00672">672</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6acad8a4cb085e02aebdc9b5bc3a94d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6acad8a4cb085e02aebdc9b5bc3a94d5">&#9670;&nbsp;</a></span>_UART_TXDOUBLE_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_TXDOUBLE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00671">671</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga71ef2b82145f79606d0284b55a8e00b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71ef2b82145f79606d0284b55a8e00b4">&#9670;&nbsp;</a></span>_UART_TXDOUBLE_TXDATA0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_TXDATA0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDOUBLE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00675">675</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9d8f6f2a6efdbbdd35b508a7b100575d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d8f6f2a6efdbbdd35b508a7b100575d">&#9670;&nbsp;</a></span>_UART_TXDOUBLE_TXDATA0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_TXDATA0_MASK&#160;&#160;&#160;0xFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXDATA0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00674">674</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaff9551be1c2b2289b9b0cc85199cb847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff9551be1c2b2289b9b0cc85199cb847">&#9670;&nbsp;</a></span>_UART_TXDOUBLE_TXDATA0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_TXDATA0_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXDATA0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00673">673</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5e1cf114bd216dbe07cce3bc4b6eca49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1cf114bd216dbe07cce3bc4b6eca49">&#9670;&nbsp;</a></span>_UART_TXDOUBLE_TXDATA1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_TXDATA1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDOUBLE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00679">679</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaee973b336fb127f16125d2062b662486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee973b336fb127f16125d2062b662486">&#9670;&nbsp;</a></span>_UART_TXDOUBLE_TXDATA1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_TXDATA1_MASK&#160;&#160;&#160;0xFF00UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXDATA1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00678">678</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac5a3d4c3090038203ad0f525eea2558e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a3d4c3090038203ad0f525eea2558e">&#9670;&nbsp;</a></span>_UART_TXDOUBLE_TXDATA1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_TXDATA1_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXDATA1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00677">677</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad137710a35dddb413507f4400584e490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad137710a35dddb413507f4400584e490">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_MASK&#160;&#160;&#160;0xF9FFF9FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00610">610</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga36f9eee0c3f3d945cba80bba2418f1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36f9eee0c3f3d945cba80bba2418f1a4">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00609">609</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae25560aab1f7a8a0c7d301d9252aec7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae25560aab1f7a8a0c7d301d9252aec7c">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_RXENAT0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_RXENAT0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00638">638</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae1d9b6fac09fbcf871f5e1894f133375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1d9b6fac09fbcf871f5e1894f133375">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_RXENAT0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_RXENAT0_MASK&#160;&#160;&#160;0x8000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXENAT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00637">637</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad2da61c35ec9914f0a49a1590f4f80db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2da61c35ec9914f0a49a1590f4f80db">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_RXENAT0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_RXENAT0_SHIFT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXENAT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00636">636</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga86f005450e7acf7ce1ccc1a023541c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86f005450e7acf7ce1ccc1a023541c47">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_RXENAT1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_RXENAT1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00667">667</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0e100c00f4cc0e7c51f922d0ab61ae44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e100c00f4cc0e7c51f922d0ab61ae44">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_RXENAT1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_RXENAT1_MASK&#160;&#160;&#160;0x80000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_RXENAT1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00666">666</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac45c13943ac70e22b5223b3481b0b10e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac45c13943ac70e22b5223b3481b0b10e">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_RXENAT1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_RXENAT1_SHIFT&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_RXENAT1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00665">665</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga75539b5ee674ceab8ad3c707bf3b6cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75539b5ee674ceab8ad3c707bf3b6cd8">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXBREAK0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXBREAK0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00628">628</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9eac50cf2d44ec95b34dec3327ef7bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eac50cf2d44ec95b34dec3327ef7bda">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXBREAK0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXBREAK0_MASK&#160;&#160;&#160;0x2000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXBREAK0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00627">627</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga88203a46bdb8189c1bfd02a2b3c14092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88203a46bdb8189c1bfd02a2b3c14092">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXBREAK0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXBREAK0_SHIFT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXBREAK0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00626">626</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7745357cb3b4a3b3ff15363c2007b847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7745357cb3b4a3b3ff15363c2007b847">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXBREAK1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXBREAK1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00657">657</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa79389e3e192dac6fbd4b9c412d2f499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa79389e3e192dac6fbd4b9c412d2f499">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXBREAK1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXBREAK1_MASK&#160;&#160;&#160;0x20000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXBREAK1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00656">656</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadabdd5549d2b7ea8c3c15dce768eed03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadabdd5549d2b7ea8c3c15dce768eed03">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXBREAK1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXBREAK1_SHIFT&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXBREAK1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00655">655</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga45b2e07052030e6e44c253468249ed76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45b2e07052030e6e44c253468249ed76">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXDATA0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDATA0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00613">613</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad8e5404867074e8cd508b35fc0a9cdb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8e5404867074e8cd508b35fc0a9cdb3">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXDATA0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDATA0_MASK&#160;&#160;&#160;0x1FFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXDATA0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00612">612</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga781e42ce271231900b9ac9e363562d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga781e42ce271231900b9ac9e363562d3f">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXDATA0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDATA0_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXDATA0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00611">611</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaae2e9db68f3e6ca18633de98cf86cecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae2e9db68f3e6ca18633de98cf86cecd">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXDATA1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDATA1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00642">642</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0f31ea3d53045e9f86a7e6478ab5b865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f31ea3d53045e9f86a7e6478ab5b865">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXDATA1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDATA1_MASK&#160;&#160;&#160;0x1FF0000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXDATA1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00641">641</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa6afdf2ecaa58efae4b7e9a5572563f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6afdf2ecaa58efae4b7e9a5572563f9">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXDATA1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDATA1_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXDATA1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00640">640</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7f53932103ef8a7a34bec57568f27476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f53932103ef8a7a34bec57568f27476">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXDISAT0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDISAT0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00633">633</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8a15a51b17942521d8db9e269baf7588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a15a51b17942521d8db9e269baf7588">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXDISAT0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDISAT0_MASK&#160;&#160;&#160;0x4000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXDISAT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00632">632</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga13199d8a10735077f4450013aa9ad213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13199d8a10735077f4450013aa9ad213">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXDISAT0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDISAT0_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXDISAT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00631">631</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab1506ab35627cd27d85d20ce435d44e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1506ab35627cd27d85d20ce435d44e3">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXDISAT1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDISAT1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00662">662</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1f0af6521a0bbe416522819f44341a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0af6521a0bbe416522819f44341a25">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXDISAT1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDISAT1_MASK&#160;&#160;&#160;0x40000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXDISAT1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00661">661</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9d08f19adb1dc7d33f4f767f4ceea28c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d08f19adb1dc7d33f4f767f4ceea28c">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXDISAT1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDISAT1_SHIFT&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXDISAT1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00660">660</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga044c3c9897fea70f2bb12a150169ef42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga044c3c9897fea70f2bb12a150169ef42">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXTRIAT0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXTRIAT0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00623">623</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3b6714321ac24c0e296a1a4bdb35d8f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b6714321ac24c0e296a1a4bdb35d8f2">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXTRIAT0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXTRIAT0_MASK&#160;&#160;&#160;0x1000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXTRIAT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00622">622</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8ff38c097bb5a19a0964307eca3166af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ff38c097bb5a19a0964307eca3166af">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXTRIAT0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXTRIAT0_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXTRIAT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00621">621</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa58bf7d20bef439f3911061978a10b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa58bf7d20bef439f3911061978a10b2d">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXTRIAT1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXTRIAT1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00652">652</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga89107467c8d81253d851766310bd069e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89107467c8d81253d851766310bd069e">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXTRIAT1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXTRIAT1_MASK&#160;&#160;&#160;0x10000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_TXTRIAT1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00651">651</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac7ca6a30062f1c3c6559f46ed5ed13c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7ca6a30062f1c3c6559f46ed5ed13c6">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_TXTRIAT1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXTRIAT1_SHIFT&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_TXTRIAT1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00650">650</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga18230c9b4c19ea2dbc9607022741488a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18230c9b4c19ea2dbc9607022741488a">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_UBRXAT0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_UBRXAT0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00618">618</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab22277cc58bca26c0aad408ded5bed54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab22277cc58bca26c0aad408ded5bed54">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_UBRXAT0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_UBRXAT0_MASK&#160;&#160;&#160;0x800UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_UBRXAT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00617">617</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac2f22cb7ff908e3f94a856d1f42efebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2f22cb7ff908e3f94a856d1f42efebf">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_UBRXAT0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_UBRXAT0_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_UBRXAT0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00616">616</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafe7d913aad152d77fd192e8496c51e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe7d913aad152d77fd192e8496c51e2f">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_UBRXAT1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_UBRXAT1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00647">647</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab9783f9037bb1153d66ed3667eea87c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9783f9037bb1153d66ed3667eea87c5">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_UBRXAT1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_UBRXAT1_MASK&#160;&#160;&#160;0x8000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for USART_UBRXAT1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00646">646</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga217dc49feec64feeab60a75b4d197379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga217dc49feec64feeab60a75b4d197379">&#9670;&nbsp;</a></span>_UART_TXDOUBLEX_UBRXAT1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_UBRXAT1_SHIFT&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for USART_UBRXAT1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00645">645</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabf752ba3b5ad81c90b796bed6136f2ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf752ba3b5ad81c90b796bed6136f2ab">&#9670;&nbsp;</a></span>UART_CLKDIV_DIV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CLKDIV_DIV_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad7a6bbffc81e0b620c2e3beeea19e081">_UART_CLKDIV_DIV_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CLKDIV </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00445">445</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga087a9f381d2a298ecec16ace9c1d41c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga087a9f381d2a298ecec16ace9c1d41c7">&#9670;&nbsp;</a></span>UART_CMD_CLEARRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_CLEARRX&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear RX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00364">364</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9c342d0d1b2a9d894ca48629e2844194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c342d0d1b2a9d894ca48629e2844194">&#9670;&nbsp;</a></span>UART_CMD_CLEARRX_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_CLEARRX_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9b47f31d63b9ed326eca7bbe68d749dd">_UART_CMD_CLEARRX_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00368">368</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4e93cd0d90a878f711ba023c725e5b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e93cd0d90a878f711ba023c725e5b5f">&#9670;&nbsp;</a></span>UART_CMD_CLEARTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_CLEARTX&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear TX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00359">359</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7c6447781250fb6ca07e983b4f84d264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c6447781250fb6ca07e983b4f84d264">&#9670;&nbsp;</a></span>UART_CMD_CLEARTX_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_CLEARTX_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga263456414bc0b39da137eae6856c4c9f">_UART_CMD_CLEARTX_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00363">363</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac16ff954523864ed66965657f65d9ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac16ff954523864ed66965657f65d9ccb">&#9670;&nbsp;</a></span>UART_CMD_MASTERDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_MASTERDIS&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master Disable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00334">334</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7a4f8fe4dc393f883e6564288a12ba95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a4f8fe4dc393f883e6564288a12ba95">&#9670;&nbsp;</a></span>UART_CMD_MASTERDIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_MASTERDIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8faf227294e3a0ce1f500bdb6a159d29">_UART_CMD_MASTERDIS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00338">338</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga61e7b48c8bba14d98848e55ff7cbee10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61e7b48c8bba14d98848e55ff7cbee10">&#9670;&nbsp;</a></span>UART_CMD_MASTEREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_MASTEREN&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00329">329</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5f478ef98e4e0ffab393b488da73c67a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f478ef98e4e0ffab393b488da73c67a">&#9670;&nbsp;</a></span>UART_CMD_MASTEREN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_MASTEREN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga85bd9cccc313f623fbef180ffec2f30c">_UART_CMD_MASTEREN_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00333">333</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga176df01b112c09eaacb8abb30be1c5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga176df01b112c09eaacb8abb30be1c5db">&#9670;&nbsp;</a></span>UART_CMD_RXBLOCKDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXBLOCKDIS&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Block Disable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00344">344</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0ce7842b026932278aa890bbb4de45d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ce7842b026932278aa890bbb4de45d1">&#9670;&nbsp;</a></span>UART_CMD_RXBLOCKDIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXBLOCKDIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5d18e0a3a6f930dd96d452fec2a40fae">_UART_CMD_RXBLOCKDIS_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00348">348</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9dee41407001a37461d3cf33cdb25a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dee41407001a37461d3cf33cdb25a2b">&#9670;&nbsp;</a></span>UART_CMD_RXBLOCKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXBLOCKEN&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Block Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00339">339</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac7578b802928ac10633d5989de1b2802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7578b802928ac10633d5989de1b2802">&#9670;&nbsp;</a></span>UART_CMD_RXBLOCKEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXBLOCKEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga05dcc39aa4ea6da7c6a0cbabe24b9325">_UART_CMD_RXBLOCKEN_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00343">343</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf34ceb9b51c98190a38776eeaaf53533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf34ceb9b51c98190a38776eeaaf53533">&#9670;&nbsp;</a></span>UART_CMD_RXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXDIS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Disable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00314">314</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga559b152b94d9128f6113066bc10c1861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga559b152b94d9128f6113066bc10c1861">&#9670;&nbsp;</a></span>UART_CMD_RXDIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXDIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab32d66f31d3e8990bc22a0e5193174fa">_UART_CMD_RXDIS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00318">318</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1809aec703698ecb2e37192040368110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1809aec703698ecb2e37192040368110">&#9670;&nbsp;</a></span>UART_CMD_RXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXEN&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00309">309</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga62e0baaefc326d0e652d602d48f87f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62e0baaefc326d0e652d602d48f87f9c">&#9670;&nbsp;</a></span>UART_CMD_RXEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9747b8997937fe7f574906172cb3e160">_UART_CMD_RXEN_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00313">313</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga69dbc962e73dd3eb7005b9884ef6c14f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69dbc962e73dd3eb7005b9884ef6c14f">&#9670;&nbsp;</a></span>UART_CMD_TXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXDIS&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter Disable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00324">324</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gade535166df5906b7b2b5a0477e12dffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade535166df5906b7b2b5a0477e12dffa">&#9670;&nbsp;</a></span>UART_CMD_TXDIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXDIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab3c4836ac6b24fa084ad33b576572817">_UART_CMD_TXDIS_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00328">328</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa54833a033525ddcefcb7989f481b0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa54833a033525ddcefcb7989f481b0f7">&#9670;&nbsp;</a></span>UART_CMD_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXEN&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00319">319</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad1ec3f06bb2703ee4b2d8c45e71fa17e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1ec3f06bb2703ee4b2d8c45e71fa17e">&#9670;&nbsp;</a></span>UART_CMD_TXEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa50032c412ce9b410682624b1174f34c">_UART_CMD_TXEN_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00323">323</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga212589382d09f45bd0d8024c1b5f47bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga212589382d09f45bd0d8024c1b5f47bc">&#9670;&nbsp;</a></span>UART_CMD_TXTRIDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXTRIDIS&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter Tristate Disable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00354">354</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab619d62d8d173fddc81ecb00db054660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab619d62d8d173fddc81ecb00db054660">&#9670;&nbsp;</a></span>UART_CMD_TXTRIDIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXTRIDIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0dc128c9f830982c847251819eb8b018">_UART_CMD_TXTRIDIS_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00358">358</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac52981b811a78f9e1a826a1afc29197d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac52981b811a78f9e1a826a1afc29197d">&#9670;&nbsp;</a></span>UART_CMD_TXTRIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXTRIEN&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter Tristate Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00349">349</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad6be8f71bb405bde2916d56bf70ea9e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6be8f71bb405bde2916d56bf70ea9e9">&#9670;&nbsp;</a></span>UART_CMD_TXTRIEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXTRIEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga60805fd3fef0dee8e9f2fb00c40280fa">_UART_CMD_TXTRIEN_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00353">353</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0d269b467dff33dbd7dac959fae974f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d269b467dff33dbd7dac959fae974f7">&#9670;&nbsp;</a></span>UART_CTRL_AUTOCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_AUTOCS&#160;&#160;&#160;(0x1UL &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Automatic Chip Select </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00138">138</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2a8e813a3ac8adf36a4a4ed7541c23de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a8e813a3ac8adf36a4a4ed7541c23de">&#9670;&nbsp;</a></span>UART_CTRL_AUTOCS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_AUTOCS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad95801ffeda4a64d53c4108c9f260053">_UART_CTRL_AUTOCS_DEFAULT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00142">142</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabcb169912b138e81976ce9cd7e7d4931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcb169912b138e81976ce9cd7e7d4931">&#9670;&nbsp;</a></span>UART_CTRL_AUTOTRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_AUTOTRI&#160;&#160;&#160;(0x1UL &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Automatic TX Tristate </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00143">143</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab1f49748ffb95e9bcf532a0a7e6b5a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1f49748ffb95e9bcf532a0a7e6b5a81">&#9670;&nbsp;</a></span>UART_CTRL_AUTOTRI_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_AUTOTRI_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2f2b2e08e2230eecdc83c965d057fa94">_UART_CTRL_AUTOTRI_DEFAULT</a> &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00147">147</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaac9301df33bfd12ace1f8e1ed3c7f477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac9301df33bfd12ace1f8e1ed3c7f477">&#9670;&nbsp;</a></span>UART_CTRL_AUTOTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_AUTOTX&#160;&#160;&#160;(0x1UL &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Always Transmit When RX Not Full </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00200">200</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga251a219453df4e0cdef6968e736435a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga251a219453df4e0cdef6968e736435a0">&#9670;&nbsp;</a></span>UART_CTRL_AUTOTX_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_AUTOTX_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga80885e0386f51a0f9ee3456a2f481847">_UART_CTRL_AUTOTX_DEFAULT</a> &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00204">204</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga58373299fa3a7cbf184ba300f6d94a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58373299fa3a7cbf184ba300f6d94a5e">&#9670;&nbsp;</a></span>UART_CTRL_BIT8DV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_BIT8DV&#160;&#160;&#160;(0x1UL &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit 8 Default Value </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00163">163</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga89bf022c1a6644da392481416259479d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89bf022c1a6644da392481416259479d">&#9670;&nbsp;</a></span>UART_CTRL_BIT8DV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_BIT8DV_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa9ccf0b14ad4a5d112b14cddc362be7e">_UART_CTRL_BIT8DV_DEFAULT</a> &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00167">167</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga33b4d5e1553b95dfae3a07e1786c1826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33b4d5e1553b95dfae3a07e1786c1826">&#9670;&nbsp;</a></span>UART_CTRL_BYTESWAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_BYTESWAP&#160;&#160;&#160;(0x1UL &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Byteswap In Double Accesses </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00195">195</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4e0baa86ba0336f831c9c20ceb739460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e0baa86ba0336f831c9c20ceb739460">&#9670;&nbsp;</a></span>UART_CTRL_BYTESWAP_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_BYTESWAP_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga25b83e8172f95662ae585f7b2a615f7f">_UART_CTRL_BYTESWAP_DEFAULT</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00199">199</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4e8dc3bbaf712090f6e764f2ba442063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e8dc3bbaf712090f6e764f2ba442063">&#9670;&nbsp;</a></span>UART_CTRL_CCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CCEN&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Collision Check Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00055">55</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3b1e86d9ff75ed7810cbfc4a914f55b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b1e86d9ff75ed7810cbfc4a914f55b4">&#9670;&nbsp;</a></span>UART_CTRL_CCEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CCEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga877bce2480d71470f8e1c584eca5eae1">_UART_CTRL_CCEN_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00059">59</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gada1d9aab7796c41f6105c5586c4f810b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada1d9aab7796c41f6105c5586c4f810b">&#9670;&nbsp;</a></span>UART_CTRL_CLKPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPHA&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Edge For Setup/Sample </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00091">91</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8d0ab43b976fbf3b2e44a0c615b1348f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d0ab43b976fbf3b2e44a0c615b1348f">&#9670;&nbsp;</a></span>UART_CTRL_CLKPHA_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPHA_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga39a0312757d56e322a3533ec73f28a04">_UART_CTRL_CLKPHA_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00097">97</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf674064bf6b9f57ccb11d26febc2defe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf674064bf6b9f57ccb11d26febc2defe">&#9670;&nbsp;</a></span>UART_CTRL_CLKPHA_SAMPLELEADING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPHA_SAMPLELEADING&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1623bdb1296bb050eaab5589577201c9">_UART_CTRL_CLKPHA_SAMPLELEADING</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode SAMPLELEADING for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00098">98</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa374edca5578789f970916e500f184a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa374edca5578789f970916e500f184a5">&#9670;&nbsp;</a></span>UART_CTRL_CLKPHA_SAMPLETRAILING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPHA_SAMPLETRAILING&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1072537478a3733d3b37a985231bd0f3">_UART_CTRL_CLKPHA_SAMPLETRAILING</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode SAMPLETRAILING for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00099">99</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga45770f4f2a1e17ed97dab0499410c70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45770f4f2a1e17ed97dab0499410c70f">&#9670;&nbsp;</a></span>UART_CTRL_CLKPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPOL&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Polarity </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00082">82</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9edfe51eef42c43ae3fbc9c22540a896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9edfe51eef42c43ae3fbc9c22540a896">&#9670;&nbsp;</a></span>UART_CTRL_CLKPOL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPOL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6836f9758a0f60278f3ab4b0b681eea0">_UART_CTRL_CLKPOL_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00088">88</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaab6b7e5b28bb9feb83d0b1a6843a0d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab6b7e5b28bb9feb83d0b1a6843a0d61">&#9670;&nbsp;</a></span>UART_CTRL_CLKPOL_IDLEHIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPOL_IDLEHIGH&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga74d9a4580518e72d20950ac5d9c72ef8">_UART_CTRL_CLKPOL_IDLEHIGH</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode IDLEHIGH for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00090">90</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga847ba45cd2eb0d62ef13ef030c31ca9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga847ba45cd2eb0d62ef13ef030c31ca9d">&#9670;&nbsp;</a></span>UART_CTRL_CLKPOL_IDLELOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPOL_IDLELOW&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga73c11d4c4af9e280723d51888ce5068b">_UART_CTRL_CLKPOL_IDLELOW</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode IDLELOW for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00089">89</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad653ad58c6523fc413b875effcb6c40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad653ad58c6523fc413b875effcb6c40c">&#9670;&nbsp;</a></span>UART_CTRL_CSINV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CSINV&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip Select Invert </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00133">133</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5ac81483d69db7b335f05e2f8b00a367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ac81483d69db7b335f05e2f8b00a367">&#9670;&nbsp;</a></span>UART_CTRL_CSINV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CSINV_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga339322d98aa537b9451eebf701a3d888">_UART_CTRL_CSINV_DEFAULT</a> &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00137">137</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6633e67750e693194a02980a2fbb7aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6633e67750e693194a02980a2fbb7aaa">&#9670;&nbsp;</a></span>UART_CTRL_CSMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CSMA&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Action On Slave-Select In Master Mode </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00105">105</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf504eb509d04c90d0351dbb4b71e9888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf504eb509d04c90d0351dbb4b71e9888">&#9670;&nbsp;</a></span>UART_CTRL_CSMA_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CSMA_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7b52e18ca968db60b42df28e2d550cbb">_UART_CTRL_CSMA_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00111">111</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga65ef13c4303d36c72a9206e7f22f161b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65ef13c4303d36c72a9206e7f22f161b">&#9670;&nbsp;</a></span>UART_CTRL_CSMA_GOTOSLAVEMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CSMA_GOTOSLAVEMODE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3895a386a472d26cbb65c3a7fff00565">_UART_CTRL_CSMA_GOTOSLAVEMODE</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode GOTOSLAVEMODE for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00113">113</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5a6c6f378cdfb04fb6116f33023efc54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a6c6f378cdfb04fb6116f33023efc54">&#9670;&nbsp;</a></span>UART_CTRL_CSMA_NOACTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CSMA_NOACTION&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6c3ab9a558eeb609a3b952102dd772a8">_UART_CTRL_CSMA_NOACTION</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode NOACTION for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00112">112</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga641caf6884c6c5b3a38e8d4da90c7d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga641caf6884c6c5b3a38e8d4da90c7d5a">&#9670;&nbsp;</a></span>UART_CTRL_ERRSDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_ERRSDMA&#160;&#160;&#160;(0x1UL &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Halt DMA On Error </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00168">168</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaac147e0b28ad481c8d380d028be012db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac147e0b28ad481c8d380d028be012db">&#9670;&nbsp;</a></span>UART_CTRL_ERRSDMA_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_ERRSDMA_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga63707a2619c5a01ae80e8b69b078629e">_UART_CTRL_ERRSDMA_DEFAULT</a> &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00172">172</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa607b9f597d8a2a5c7d3d475e6969f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa607b9f597d8a2a5c7d3d475e6969f91">&#9670;&nbsp;</a></span>UART_CTRL_ERRSRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_ERRSRX&#160;&#160;&#160;(0x1UL &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable RX On Error </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00173">173</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga722aca9982ec6ce58a759e9ee0fbe534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga722aca9982ec6ce58a759e9ee0fbe534">&#9670;&nbsp;</a></span>UART_CTRL_ERRSRX_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_ERRSRX_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1ba1cb3eef09603a22a92e75eb5a22d9">_UART_CTRL_ERRSRX_DEFAULT</a> &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00177">177</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6732059050ef8dabdc401cd258d1a2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6732059050ef8dabdc401cd258d1a2ea">&#9670;&nbsp;</a></span>UART_CTRL_ERRSTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_ERRSTX&#160;&#160;&#160;(0x1UL &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable TX On Error </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00178">178</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2b4ce8df931e72442d012466e0d3ddde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b4ce8df931e72442d012466e0d3ddde">&#9670;&nbsp;</a></span>UART_CTRL_ERRSTX_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_ERRSTX_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadfc154a41d5f95a963aa7b12d0586665">_UART_CTRL_ERRSTX_DEFAULT</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00182">182</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga13968a23e6c184742546197d8613fbf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13968a23e6c184742546197d8613fbf4">&#9670;&nbsp;</a></span>UART_CTRL_LOOPBK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_LOOPBK&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Loopback Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00050">50</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0125865a4f7af0c384748d5601b820ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0125865a4f7af0c384748d5601b820ba">&#9670;&nbsp;</a></span>UART_CTRL_LOOPBK_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_LOOPBK_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2967103a743df74a1969b7e7e57bd3ec">_UART_CTRL_LOOPBK_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00054">54</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaccb9337f628a9e7aa25386246c3020d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccb9337f628a9e7aa25386246c3020d4">&#9670;&nbsp;</a></span>UART_CTRL_MPAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MPAB&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Multi-Processor Address-Bit </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00065">65</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9cb23c92941189b19bf13c2b44688324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cb23c92941189b19bf13c2b44688324">&#9670;&nbsp;</a></span>UART_CTRL_MPAB_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MPAB_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga90089e620624d183b375295055857324">_UART_CTRL_MPAB_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00069">69</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa224425f65799ea9c4c211786b399a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa224425f65799ea9c4c211786b399a6a">&#9670;&nbsp;</a></span>UART_CTRL_MPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MPM&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Multi-Processor Mode </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00060">60</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4c71fb331a42e329e894b20d1bee2209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c71fb331a42e329e894b20d1bee2209">&#9670;&nbsp;</a></span>UART_CTRL_MPM_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MPM_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6c05e9462898a727666d6f4f94b3c3bf">_UART_CTRL_MPM_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00064">64</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga71578d93c169bed185f26a5ee4904d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71578d93c169bed185f26a5ee4904d80">&#9670;&nbsp;</a></span>UART_CTRL_MSBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MSBF&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Most Significant Bit First </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00100">100</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga85a34810b303f22c58917f822789495f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85a34810b303f22c58917f822789495f">&#9670;&nbsp;</a></span>UART_CTRL_MSBF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MSBF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab64510416d1d75031edbebb4dc2d8261">_UART_CTRL_MSBF_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00104">104</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab1e1ccdc617bd7ff80c024bef98aa904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1e1ccdc617bd7ff80c024bef98aa904">&#9670;&nbsp;</a></span>UART_CTRL_MVDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MVDIS&#160;&#160;&#160;(0x1UL &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Majority Vote Disable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00205">205</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab8c778e4da139d3a833c8783b790fc87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8c778e4da139d3a833c8783b790fc87">&#9670;&nbsp;</a></span>UART_CTRL_MVDIS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MVDIS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2f9f112c7023b35036e5e013be21a195">_UART_CTRL_MVDIS_DEFAULT</a> &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00209">209</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga936aea6583e479e1087ad70fe3c51939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga936aea6583e479e1087ad70fe3c51939">&#9670;&nbsp;</a></span>UART_CTRL_OVS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_OVS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga42356fb72130d56df3d6975188c595a7">_UART_CTRL_OVS_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00077">77</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4dc1ea96240494e280e7b3e249e875cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc1ea96240494e280e7b3e249e875cf">&#9670;&nbsp;</a></span>UART_CTRL_OVS_X16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_OVS_X16&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga43a63b2d61bd7edfddf8897271e1a075">_UART_CTRL_OVS_X16</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode X16 for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00078">78</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4a98ec650205b0f77daa1396fd3205ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a98ec650205b0f77daa1396fd3205ff">&#9670;&nbsp;</a></span>UART_CTRL_OVS_X4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_OVS_X4&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0a83fcca82d66925b84e3e40f9e02df6">_UART_CTRL_OVS_X4</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode X4 for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00081">81</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6ac09b8c90e967e67085f8ede2e55d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ac09b8c90e967e67085f8ede2e55d8d">&#9670;&nbsp;</a></span>UART_CTRL_OVS_X6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_OVS_X6&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaca9ebc24c886292aa744f7ad9c67c6c4">_UART_CTRL_OVS_X6</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode X6 for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00080">80</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf94d8f2bbc1768052ea6c4202ba297af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf94d8f2bbc1768052ea6c4202ba297af">&#9670;&nbsp;</a></span>UART_CTRL_OVS_X8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_OVS_X8&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8224052117649adc6fc997adc673263b">_UART_CTRL_OVS_X8</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode X8 for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00079">79</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaefac5f1dc6fcaa993611d04b731fa5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefac5f1dc6fcaa993611d04b731fa5e5">&#9670;&nbsp;</a></span>UART_CTRL_RXINV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_RXINV&#160;&#160;&#160;(0x1UL &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Input Invert </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00123">123</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga13342602ec07472c4ac53383affaa9ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13342602ec07472c4ac53383affaa9ea">&#9670;&nbsp;</a></span>UART_CTRL_RXINV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_RXINV_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac5d56007016f618928ab9d945a276861">_UART_CTRL_RXINV_DEFAULT</a> &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00127">127</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7a9cf1dc4b0b2dc8e074af8acde2e070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9cf1dc4b0b2dc8e074af8acde2e070">&#9670;&nbsp;</a></span>UART_CTRL_SCMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SCMODE&#160;&#160;&#160;(0x1UL &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SmartCard Mode </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00148">148</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7945344db75c98a6011d0ad198c13309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7945344db75c98a6011d0ad198c13309">&#9670;&nbsp;</a></span>UART_CTRL_SCMODE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SCMODE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6ffaf84994a1d90e3e752756beb1a7bf">_UART_CTRL_SCMODE_DEFAULT</a> &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00152">152</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacc349a9150996c205d593ca454a97669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc349a9150996c205d593ca454a97669">&#9670;&nbsp;</a></span>UART_CTRL_SCRETRANS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SCRETRANS&#160;&#160;&#160;(0x1UL &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SmartCard Retransmit </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00153">153</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae523383503532e2c07cc59cc1f258d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae523383503532e2c07cc59cc1f258d34">&#9670;&nbsp;</a></span>UART_CTRL_SCRETRANS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SCRETRANS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab0fe49e7a9c0847b1ad129d429f35f84">_UART_CTRL_SCRETRANS_DEFAULT</a> &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00157">157</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3c9f7a6392b234c9aecea4e5688fe829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c9f7a6392b234c9aecea4e5688fe829">&#9670;&nbsp;</a></span>UART_CTRL_SKIPPERRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SKIPPERRF&#160;&#160;&#160;(0x1UL &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Skip Parity Error Frames </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00158">158</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7c04771dc1f9195f9b14f8a568be8097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c04771dc1f9195f9b14f8a568be8097">&#9670;&nbsp;</a></span>UART_CTRL_SKIPPERRF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SKIPPERRF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaec215d5fe6dc238fe28009ec614e4dc">_UART_CTRL_SKIPPERRF_DEFAULT</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00162">162</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga945568304ab67fbe392bae9813453307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga945568304ab67fbe392bae9813453307">&#9670;&nbsp;</a></span>UART_CTRL_SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SYNC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Synchronous Mode </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00045">45</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga69d96e0bbd024fd5cf27ba7f798a871d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69d96e0bbd024fd5cf27ba7f798a871d">&#9670;&nbsp;</a></span>UART_CTRL_SYNC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SYNC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga266a47243299faa641130be2e43dac3f">_UART_CTRL_SYNC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00049">49</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab16ce95ab5a582f0f92789e24747b15f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab16ce95ab5a582f0f92789e24747b15f">&#9670;&nbsp;</a></span>UART_CTRL_TXBIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXBIL&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Buffer Interrupt Level </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00114">114</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab423b5c92ed66f9ad4067ea6466a25fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab423b5c92ed66f9ad4067ea6466a25fa">&#9670;&nbsp;</a></span>UART_CTRL_TXBIL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXBIL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga915f538ca2c5b606107eb0dde46c57a4">_UART_CTRL_TXBIL_DEFAULT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00120">120</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaac35a135ffb6734339aa09c0ea892153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac35a135ffb6734339aa09c0ea892153">&#9670;&nbsp;</a></span>UART_CTRL_TXBIL_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXBIL_EMPTY&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6f9acd7b3646fbc09a7eb66bdef09f22">_UART_CTRL_TXBIL_EMPTY</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode EMPTY for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00121">121</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6914e1bf10ce7339df92e463fdc8c299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6914e1bf10ce7339df92e463fdc8c299">&#9670;&nbsp;</a></span>UART_CTRL_TXBIL_HALFFULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXBIL_HALFFULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9561f83b63a80eb1ee46f07af3ca5577">_UART_CTRL_TXBIL_HALFFULL</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode HALFFULL for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00122">122</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac4b67940676ad421defae613af72090c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4b67940676ad421defae613af72090c">&#9670;&nbsp;</a></span>UART_CTRL_TXDELAY_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXDELAY_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5bc6fa98fa774da56b2b10138e29d252">_UART_CTRL_TXDELAY_DEFAULT</a> &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00190">190</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9059ccfe1acdc4aa6a9d0a494f75942d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9059ccfe1acdc4aa6a9d0a494f75942d">&#9670;&nbsp;</a></span>UART_CTRL_TXDELAY_DOUBLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXDELAY_DOUBLE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab0d37415bb61c5d56adc1dc03547c503">_UART_CTRL_TXDELAY_DOUBLE</a> &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DOUBLE for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00193">193</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac546de41c486d9f284f82c7ed655fc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac546de41c486d9f284f82c7ed655fc8d">&#9670;&nbsp;</a></span>UART_CTRL_TXDELAY_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXDELAY_NONE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9ac9b5995f16fcbad4d9bf4550138048">_UART_CTRL_TXDELAY_NONE</a> &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode NONE for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00191">191</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad6befa391e3ed75cc3618c3982af7cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6befa391e3ed75cc3618c3982af7cf3">&#9670;&nbsp;</a></span>UART_CTRL_TXDELAY_SINGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXDELAY_SINGLE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga503c59c6e668094c15a1ed1bae6873a0">_UART_CTRL_TXDELAY_SINGLE</a> &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode SINGLE for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00192">192</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7abe73aec733924ae9b98cc7562153e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7abe73aec733924ae9b98cc7562153e3">&#9670;&nbsp;</a></span>UART_CTRL_TXDELAY_TRIPLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXDELAY_TRIPLE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga418e585dc6c5cda4d4544b46ccbad581">_UART_CTRL_TXDELAY_TRIPLE</a> &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TRIPLE for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00194">194</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4e7a597cd6f25c7f3312da838f5ee2ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e7a597cd6f25c7f3312da838f5ee2ee">&#9670;&nbsp;</a></span>UART_CTRL_TXINV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXINV&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter output Invert </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00128">128</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga32180ceae1b006c8e8565ce563b67977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32180ceae1b006c8e8565ce563b67977">&#9670;&nbsp;</a></span>UART_CTRL_TXINV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXINV_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaebfb459e3437ce28e743f22cbfd088ad">_UART_CTRL_TXINV_DEFAULT</a> &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00132">132</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1d28d3095859011da535a6e27790ac67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d28d3095859011da535a6e27790ac67">&#9670;&nbsp;</a></span>UART_FRAME_DATABITS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1364d02f952f4ea415d6ec328cec350d">_UART_FRAME_DATABITS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00234">234</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad2606f5c105ae7381de10884fc73772a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2606f5c105ae7381de10884fc73772a">&#9670;&nbsp;</a></span>UART_FRAME_DATABITS_EIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_EIGHT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga98a0d1f4ef6bdc71eb1264c1b94fbe65">_UART_FRAME_DATABITS_EIGHT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode EIGHT for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00235">235</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6545c03629bfe4d4808bb4d71b41a092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6545c03629bfe4d4808bb4d71b41a092">&#9670;&nbsp;</a></span>UART_FRAME_DATABITS_ELEVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_ELEVEN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5bf557ee1b2316cdfdfc4446dfd546ed">_UART_FRAME_DATABITS_ELEVEN</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ELEVEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00238">238</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaaa37066792f00159be62be5d70c230c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa37066792f00159be62be5d70c230c9">&#9670;&nbsp;</a></span>UART_FRAME_DATABITS_FIFTEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_FIFTEEN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf06dfc29071acaff46bd54c6f5cb3d49">_UART_FRAME_DATABITS_FIFTEEN</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode FIFTEEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00242">242</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab01782efda76c168f22013fe4b45339f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab01782efda76c168f22013fe4b45339f">&#9670;&nbsp;</a></span>UART_FRAME_DATABITS_FIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_FIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5e6a5d9a02823fbe377682331735dce0">_UART_FRAME_DATABITS_FIVE</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode FIVE for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00231">231</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae436617ecc72fc37490161aa5eb61d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae436617ecc72fc37490161aa5eb61d19">&#9670;&nbsp;</a></span>UART_FRAME_DATABITS_FOUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_FOUR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8dfe8e5e5e7175a37bba5e0375a10f72">_UART_FRAME_DATABITS_FOUR</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode FOUR for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00230">230</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8ee410cd6029860081149facaca6cb78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ee410cd6029860081149facaca6cb78">&#9670;&nbsp;</a></span>UART_FRAME_DATABITS_FOURTEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_FOURTEEN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf87fdee66957a302263315bd66501d68">_UART_FRAME_DATABITS_FOURTEEN</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode FOURTEEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00241">241</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0480bee57da5cba1c9dfeae4c1a14aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0480bee57da5cba1c9dfeae4c1a14aa6">&#9670;&nbsp;</a></span>UART_FRAME_DATABITS_NINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_NINE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga304b234752c32596df08572a6fc5663b">_UART_FRAME_DATABITS_NINE</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode NINE for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00236">236</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga81ff24a12f999f5c1ff2d07540fa3be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81ff24a12f999f5c1ff2d07540fa3be5">&#9670;&nbsp;</a></span>UART_FRAME_DATABITS_SEVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_SEVEN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac8403ad93d8fef593cdf66ae9ed438ea">_UART_FRAME_DATABITS_SEVEN</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode SEVEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00233">233</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab8316b7f891d81a85e8d1cd3ee3fcf0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8316b7f891d81a85e8d1cd3ee3fcf0a">&#9670;&nbsp;</a></span>UART_FRAME_DATABITS_SIX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_SIX&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga912a88d276da6dcaaf629eccb4cc343d">_UART_FRAME_DATABITS_SIX</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode SIX for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00232">232</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4400290e0f43a7d6cafb4753e6dd1145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4400290e0f43a7d6cafb4753e6dd1145">&#9670;&nbsp;</a></span>UART_FRAME_DATABITS_SIXTEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_SIXTEEN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6e8dee1b42976d023830d9237645a210">_UART_FRAME_DATABITS_SIXTEEN</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode SIXTEEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00243">243</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacccfad0ea1386a862f5dd2ab0963471e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacccfad0ea1386a862f5dd2ab0963471e">&#9670;&nbsp;</a></span>UART_FRAME_DATABITS_TEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_TEN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2a9010135123d4866e60a50b13071511">_UART_FRAME_DATABITS_TEN</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00237">237</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1aeabcb3a1ce8d9e8f1c206c0588271f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aeabcb3a1ce8d9e8f1c206c0588271f">&#9670;&nbsp;</a></span>UART_FRAME_DATABITS_THIRTEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_THIRTEEN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga73902faf767c099460c58f29f46bdc93">_UART_FRAME_DATABITS_THIRTEEN</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode THIRTEEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00240">240</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5de1ebca9c1f6577dc357421239c6b12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5de1ebca9c1f6577dc357421239c6b12">&#9670;&nbsp;</a></span>UART_FRAME_DATABITS_TWELVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_TWELVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1dab8c32463df00296c2b3fec2cfa17c">_UART_FRAME_DATABITS_TWELVE</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TWELVE for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00239">239</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6afe9ca4d8a88ededcd23316b0d21acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6afe9ca4d8a88ededcd23316b0d21acc">&#9670;&nbsp;</a></span>UART_FRAME_PARITY_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_PARITY_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3ab7b43cc49be8dbb378e566b289a152">_UART_FRAME_PARITY_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00250">250</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga99c6cc54d8c00afaa13ce03c152abce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99c6cc54d8c00afaa13ce03c152abce8">&#9670;&nbsp;</a></span>UART_FRAME_PARITY_EVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_PARITY_EVEN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8fb5d9f0e630a66f920e1a7606be1567">_UART_FRAME_PARITY_EVEN</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode EVEN for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00252">252</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac063e5d3803e390017514e680f2a5b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac063e5d3803e390017514e680f2a5b71">&#9670;&nbsp;</a></span>UART_FRAME_PARITY_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_PARITY_NONE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga684925f7ff8a0e7b9f50046fff7551fa">_UART_FRAME_PARITY_NONE</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode NONE for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00251">251</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5d39475c3f3b68aad2639882ca342611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d39475c3f3b68aad2639882ca342611">&#9670;&nbsp;</a></span>UART_FRAME_PARITY_ODD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_PARITY_ODD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga38571f92dd163ed184616450dd4cd27b">_UART_FRAME_PARITY_ODD</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ODD for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00253">253</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3606f800cc0ea734538b18c52b217c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3606f800cc0ea734538b18c52b217c8d">&#9670;&nbsp;</a></span>UART_FRAME_STOPBITS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_STOPBITS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga887cb4ada3a838ce4821820ef0336fbe">_UART_FRAME_STOPBITS_DEFAULT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00262">262</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabc080b214400b28d38a9a2b842d0aa98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc080b214400b28d38a9a2b842d0aa98">&#9670;&nbsp;</a></span>UART_FRAME_STOPBITS_HALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_STOPBITS_HALF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga325d2754970042d912b426288d774bd1">_UART_FRAME_STOPBITS_HALF</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode HALF for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00261">261</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga06f49c8b2c858b6e2563c760931a5fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06f49c8b2c858b6e2563c760931a5fb1">&#9670;&nbsp;</a></span>UART_FRAME_STOPBITS_ONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_STOPBITS_ONE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac0de2bed1625b36dcd1ec7653b77d5ef">_UART_FRAME_STOPBITS_ONE</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ONE for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00263">263</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab8547e8dd8e89cd303da1b7c72a9f50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8547e8dd8e89cd303da1b7c72a9f50e">&#9670;&nbsp;</a></span>UART_FRAME_STOPBITS_ONEANDAHALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_STOPBITS_ONEANDAHALF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaeea3712bca9b17ddd9e9f103c66104b1">_UART_FRAME_STOPBITS_ONEANDAHALF</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ONEANDAHALF for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00264">264</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa317f1d962c775bb7f9b633cc849704f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa317f1d962c775bb7f9b633cc849704f">&#9670;&nbsp;</a></span>UART_FRAME_STOPBITS_TWO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_STOPBITS_TWO&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9c8657ac1db3b4f6a2189e4e5bea24c3">_UART_FRAME_STOPBITS_TWO</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TWO for UART_FRAME </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00265">265</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6541f64f1be404e3cb17fb021613f081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6541f64f1be404e3cb17fb021613f081">&#9670;&nbsp;</a></span>UART_I2SCTRL_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_DELAY&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delay on I2S data </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01093">1093</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga283c5da56b4132ddb676322d1d32580a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga283c5da56b4132ddb676322d1d32580a">&#9670;&nbsp;</a></span>UART_I2SCTRL_DELAY_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_DELAY_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga721e7599ba7278976aa0adcf869d26dc">_UART_I2SCTRL_DELAY_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01097">1097</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaffb14286a983a2f45fbd256b20ba7459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffb14286a983a2f45fbd256b20ba7459">&#9670;&nbsp;</a></span>UART_I2SCTRL_DMASPLIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_DMASPLIT&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Separate DMA Request For Left/Right Data </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01088">1088</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga51de892516c417b098b3c9812f11a185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51de892516c417b098b3c9812f11a185">&#9670;&nbsp;</a></span>UART_I2SCTRL_DMASPLIT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_DMASPLIT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga74d856b46c2fa90264b709c136344aa0">_UART_I2SCTRL_DMASPLIT_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01092">1092</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6afd39b1e12d975908134a63507de136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6afd39b1e12d975908134a63507de136">&#9670;&nbsp;</a></span>UART_I2SCTRL_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_EN&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable I2S Mode </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01069">1069</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga35690e643532486fc6cf513b080eb131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35690e643532486fc6cf513b080eb131">&#9670;&nbsp;</a></span>UART_I2SCTRL_EN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_EN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae926d80ade3750f6a5f3fd61e6176de3">_UART_I2SCTRL_EN_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01073">1073</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4e2950453d8541e8e70cdbe407d15994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e2950453d8541e8e70cdbe407d15994">&#9670;&nbsp;</a></span>UART_I2SCTRL_FORMAT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga953623d46bf6a0e0f75011e5a51be6fd">_UART_I2SCTRL_FORMAT_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01109">1109</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga301920da8b3ed604d5da00af1e9eef59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga301920da8b3ed604d5da00af1e9eef59">&#9670;&nbsp;</a></span>UART_I2SCTRL_FORMAT_W16D16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W16D16&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8dd7551e7a03ec437cbaea9b16ef9015">_UART_I2SCTRL_FORMAT_W16D16</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode W16D16 for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01115">1115</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae176ceb92d1110fc666abea995ec7aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae176ceb92d1110fc666abea995ec7aea">&#9670;&nbsp;</a></span>UART_I2SCTRL_FORMAT_W16D8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W16D8&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8bdd6b4c359fa0663c3dd527467dc063">_UART_I2SCTRL_FORMAT_W16D8</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode W16D8 for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01116">1116</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaefa1f4e3e410c6b512f79dc826fbc566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefa1f4e3e410c6b512f79dc826fbc566">&#9670;&nbsp;</a></span>UART_I2SCTRL_FORMAT_W32D16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W32D16&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga349b4a62b5a599581dca44088d33c8fc">_UART_I2SCTRL_FORMAT_W32D16</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode W32D16 for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01113">1113</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaaa1e52a30b3ff6ecdf7b19dfde30b027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa1e52a30b3ff6ecdf7b19dfde30b027">&#9670;&nbsp;</a></span>UART_I2SCTRL_FORMAT_W32D24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W32D24&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5806df9bd5247a88b78c1beb18ea390d">_UART_I2SCTRL_FORMAT_W32D24</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode W32D24 for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01112">1112</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf295c24834dc9987a09bdbc12cf1bd4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf295c24834dc9987a09bdbc12cf1bd4c">&#9670;&nbsp;</a></span>UART_I2SCTRL_FORMAT_W32D24M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W32D24M&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae66f65c8c9eba5ecc85faaea2919e58a">_UART_I2SCTRL_FORMAT_W32D24M</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode W32D24M for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01111">1111</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga06007339b36fd4cda47e5c3db1087d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06007339b36fd4cda47e5c3db1087d16">&#9670;&nbsp;</a></span>UART_I2SCTRL_FORMAT_W32D32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W32D32&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae900d4d70c48f7b121716209e7ac1901">_UART_I2SCTRL_FORMAT_W32D32</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode W32D32 for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01110">1110</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga24f1ce6f585f2cd6844601e69412c5c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24f1ce6f585f2cd6844601e69412c5c5">&#9670;&nbsp;</a></span>UART_I2SCTRL_FORMAT_W32D8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W32D8&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4220bd2962f7306a5580915d5bf194f7">_UART_I2SCTRL_FORMAT_W32D8</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode W32D8 for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01114">1114</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaeea8423b024027b428cfc2ad206bde52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeea8423b024027b428cfc2ad206bde52">&#9670;&nbsp;</a></span>UART_I2SCTRL_FORMAT_W8D8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W8D8&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5e83c5765c98840e69936349740a0310">_UART_I2SCTRL_FORMAT_W8D8</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode W8D8 for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01117">1117</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa86a398eb7c5a7eb204865a27a4d5270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86a398eb7c5a7eb204865a27a4d5270">&#9670;&nbsp;</a></span>UART_I2SCTRL_JUSTIFY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_JUSTIFY&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Justification of I2S Data </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01079">1079</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadc1ca82c39581220a2bcc9ec22cbde2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc1ca82c39581220a2bcc9ec22cbde2b">&#9670;&nbsp;</a></span>UART_I2SCTRL_JUSTIFY_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_JUSTIFY_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2a51a98bd9b2274fd60a476cc339c70c">_UART_I2SCTRL_JUSTIFY_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01085">1085</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga76dd4f972402aedc2272a5d598686cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76dd4f972402aedc2272a5d598686cc5">&#9670;&nbsp;</a></span>UART_I2SCTRL_JUSTIFY_LEFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_JUSTIFY_LEFT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga792fd3cc33b3093591cb4c14fedb9b61">_UART_I2SCTRL_JUSTIFY_LEFT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LEFT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01086">1086</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0629ffae8ccad60158714c55f7a5fd42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0629ffae8ccad60158714c55f7a5fd42">&#9670;&nbsp;</a></span>UART_I2SCTRL_JUSTIFY_RIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_JUSTIFY_RIGHT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaabab4ab1d9dffadd4de55663585128b7">_UART_I2SCTRL_JUSTIFY_RIGHT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode RIGHT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01087">1087</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab1646df38a03add4409c26913d3981f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1646df38a03add4409c26913d3981f1">&#9670;&nbsp;</a></span>UART_I2SCTRL_MONO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_MONO&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stero or Mono </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01074">1074</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0aa35d2705b731d147f2e27b77a80cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aa35d2705b731d147f2e27b77a80cfa">&#9670;&nbsp;</a></span>UART_I2SCTRL_MONO_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_MONO_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3a7c4dc81938a3cb2d202326c5fe8251">_UART_I2SCTRL_MONO_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_I2SCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01078">1078</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadb48974764fec26da1917443665ae37c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb48974764fec26da1917443665ae37c">&#9670;&nbsp;</a></span>UART_IEN_CCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_CCF&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Collision Check Fail Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00932">932</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga69210e4e4f9f56844076aa7f638c78bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69210e4e4f9f56844076aa7f638c78bb">&#9670;&nbsp;</a></span>UART_IEN_CCF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_CCF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa4c8a9581f3703abaf5cfdf79feffc7c">_UART_IEN_CCF_DEFAULT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00936">936</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga682c641048e2b926d636d8418b70cedc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga682c641048e2b926d636d8418b70cedc">&#9670;&nbsp;</a></span>UART_IEN_FERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_FERR&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Framing Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00917">917</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaedadc867fd66b1b5adcdd95be1c1186d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedadc867fd66b1b5adcdd95be1c1186d">&#9670;&nbsp;</a></span>UART_IEN_FERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_FERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga49affb2a10cfec5057ec2a0e29f436db">_UART_IEN_FERR_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00921">921</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf106ecaed16104d354445207e78d1c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf106ecaed16104d354445207e78d1c9e">&#9670;&nbsp;</a></span>UART_IEN_MPAF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_MPAF&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Multi-Processor Address Frame Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00922">922</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac33f37c9e1dd58122ec55c433db645ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac33f37c9e1dd58122ec55c433db645ee">&#9670;&nbsp;</a></span>UART_IEN_MPAF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_MPAF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad7a91620eb5642f89a7a423d33f7125f">_UART_IEN_MPAF_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00926">926</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga54155ed6776bcc50d8d5fe7d2d008e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54155ed6776bcc50d8d5fe7d2d008e0c">&#9670;&nbsp;</a></span>UART_IEN_PERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_PERR&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00912">912</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa0b6ee094ede787e8c5514475c409949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0b6ee094ede787e8c5514475c409949">&#9670;&nbsp;</a></span>UART_IEN_PERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_PERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabee401f09cd59ecab72d4d4448443870">_UART_IEN_PERR_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00916">916</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3febe2fb59c01b42acfd175d4efd246a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3febe2fb59c01b42acfd175d4efd246a">&#9670;&nbsp;</a></span>UART_IEN_RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXDATAV&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Data Valid Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00882">882</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf7fb3a0905d798f6efe8cfdc34efba23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7fb3a0905d798f6efe8cfdc34efba23">&#9670;&nbsp;</a></span>UART_IEN_RXDATAV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXDATAV_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga08bd8c49cf01ad98db0d51714c27befb">_UART_IEN_RXDATAV_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00886">886</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga75762a43671ad0c0948c2a133f94d7f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75762a43671ad0c0948c2a133f94d7f5">&#9670;&nbsp;</a></span>UART_IEN_RXFULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXFULL&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Buffer Full Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00887">887</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga46c7b636d97df8cb261b86208fdaf3f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46c7b636d97df8cb261b86208fdaf3f7">&#9670;&nbsp;</a></span>UART_IEN_RXFULL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXFULL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3bd7e2c75bcb9411b64099137bacd746">_UART_IEN_RXFULL_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00891">891</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaddd436990ee7ccbeb8946b5f0b7c752f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddd436990ee7ccbeb8946b5f0b7c752f">&#9670;&nbsp;</a></span>UART_IEN_RXOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXOF&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Overflow Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00892">892</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga312b0a1ad866146bf0e6ec74724eb6e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312b0a1ad866146bf0e6ec74724eb6e9">&#9670;&nbsp;</a></span>UART_IEN_RXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXOF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0958bd4ad575a995d1b7c3f70f503180">_UART_IEN_RXOF_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00896">896</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga285349432f94b32a54ee31bb10bee0ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga285349432f94b32a54ee31bb10bee0ba">&#9670;&nbsp;</a></span>UART_IEN_RXUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXUF&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Underflow Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00897">897</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6f8f7c08c29ba9bd0bdf2e90464cb6d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f8f7c08c29ba9bd0bdf2e90464cb6d5">&#9670;&nbsp;</a></span>UART_IEN_RXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXUF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga34d735174ff83106ea63aaa26cbaf746">_UART_IEN_RXUF_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00901">901</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad613018a11068af9e969d4032a3a064a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad613018a11068af9e969d4032a3a064a">&#9670;&nbsp;</a></span>UART_IEN_SSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_SSM&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Slave-Select In Master Mode Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00927">927</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaeb725dc2204157913f68a5e143f96bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb725dc2204157913f68a5e143f96bd0">&#9670;&nbsp;</a></span>UART_IEN_SSM_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_SSM_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6dcef0cd818153a2528969503dc9b299">_UART_IEN_SSM_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00931">931</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6c215ac1c28d6440f425d88db1fc85c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c215ac1c28d6440f425d88db1fc85c3">&#9670;&nbsp;</a></span>UART_IEN_TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXBL&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Buffer Level Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00877">877</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafd52eed84679f658207655dca27139f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd52eed84679f658207655dca27139f6">&#9670;&nbsp;</a></span>UART_IEN_TXBL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXBL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf6e4d86564a2b4d67ea859980d085e84">_UART_IEN_TXBL_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00881">881</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3d1d2c7fa9780d79ae7fea7e51f4705b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d1d2c7fa9780d79ae7fea7e51f4705b">&#9670;&nbsp;</a></span>UART_IEN_TXC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Complete Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00872">872</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8cf7eca2ea2c0b4d31468338b73a25e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cf7eca2ea2c0b4d31468338b73a25e6">&#9670;&nbsp;</a></span>UART_IEN_TXC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad164af336b769f7bf2dd78158bb8206a">_UART_IEN_TXC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00876">876</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae9eb33c7798066b191d0e3428e2cc272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9eb33c7798066b191d0e3428e2cc272">&#9670;&nbsp;</a></span>UART_IEN_TXOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXOF&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Overflow Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00902">902</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa52d55b8b743171e681745e9915a9fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa52d55b8b743171e681745e9915a9fd9">&#9670;&nbsp;</a></span>UART_IEN_TXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXOF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab42d807583e5ff677721d215710ff636">_UART_IEN_TXOF_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00906">906</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa7bce3c0a3692a8eaf9ab61c19430a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7bce3c0a3692a8eaf9ab61c19430a4e">&#9670;&nbsp;</a></span>UART_IEN_TXUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXUF&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Underflow Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00907">907</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga996ff8a4b6a12462a7b2bc272255ecfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga996ff8a4b6a12462a7b2bc272255ecfd">&#9670;&nbsp;</a></span>UART_IEN_TXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXUF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga93c1a88d0d4a357b8323aba8fb1130e9">_UART_IEN_TXUF_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00911">911</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa8edd03a3534947440690c591e5d8722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8edd03a3534947440690c591e5d8722">&#9670;&nbsp;</a></span>UART_IF_CCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_CCF&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Collision Check Fail Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00745">745</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf6c6028b8c652133820976d6a4585061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6c6028b8c652133820976d6a4585061">&#9670;&nbsp;</a></span>UART_IF_CCF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_CCF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4f85ad62d8865f414e612811680df6c3">_UART_IF_CCF_DEFAULT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00749">749</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga73e4efa106b22a241eec8cca4ce5a00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73e4efa106b22a241eec8cca4ce5a00f">&#9670;&nbsp;</a></span>UART_IF_FERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_FERR&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Framing Error Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00730">730</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga50eef7db9324c3743dc3d93fe6834759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50eef7db9324c3743dc3d93fe6834759">&#9670;&nbsp;</a></span>UART_IF_FERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_FERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7dd227442dfa8bd223f0f73411fe18b7">_UART_IF_FERR_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00734">734</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad59470ea82569bcd9740858ab80a1348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad59470ea82569bcd9740858ab80a1348">&#9670;&nbsp;</a></span>UART_IF_MPAF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_MPAF&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Multi-Processor Address Frame Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00735">735</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaca316f3839b8978ae486b0f4315904cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca316f3839b8978ae486b0f4315904cb">&#9670;&nbsp;</a></span>UART_IF_MPAF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_MPAF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga04f6a16aad1bf6b9fe6008a61fe46a99">_UART_IF_MPAF_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00739">739</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga981eb6d154636e805a7a144068ebf8c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga981eb6d154636e805a7a144068ebf8c5">&#9670;&nbsp;</a></span>UART_IF_PERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_PERR&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Error Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00725">725</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad5835aa564d280bd917deac45977c06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5835aa564d280bd917deac45977c06f">&#9670;&nbsp;</a></span>UART_IF_PERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_PERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacdb60a0648b176282731dc5adee9a736">_UART_IF_PERR_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00729">729</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga569876381422329356339f0fc844973d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga569876381422329356339f0fc844973d">&#9670;&nbsp;</a></span>UART_IF_RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXDATAV&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Data Valid Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00695">695</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabb0bb296a308d734cfb5dfbd0a6bc1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb0bb296a308d734cfb5dfbd0a6bc1b2">&#9670;&nbsp;</a></span>UART_IF_RXDATAV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXDATAV_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga637d2a1603b611b4a1d637c5c2114753">_UART_IF_RXDATAV_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00699">699</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga227f68741020134d5c0dd39d2f62d4d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga227f68741020134d5c0dd39d2f62d4d7">&#9670;&nbsp;</a></span>UART_IF_RXFULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXFULL&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Buffer Full Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00700">700</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga84779fff7cf8336f14a867dc25c725e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84779fff7cf8336f14a867dc25c725e2">&#9670;&nbsp;</a></span>UART_IF_RXFULL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXFULL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3c232ae0d12d8b6a9cc70180157163cc">_UART_IF_RXFULL_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00704">704</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga10a0bd2e3d7b7cd1bb42f8fc2a367ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10a0bd2e3d7b7cd1bb42f8fc2a367ba1">&#9670;&nbsp;</a></span>UART_IF_RXOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXOF&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Overflow Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00705">705</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7f23a8c6b8c535c7f8e3ac727cc7613a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f23a8c6b8c535c7f8e3ac727cc7613a">&#9670;&nbsp;</a></span>UART_IF_RXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXOF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab2033e30d833dec11569d5afeba66a49">_UART_IF_RXOF_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00709">709</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3d67d61cf560ae48d4e0776e0377f35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d67d61cf560ae48d4e0776e0377f35c">&#9670;&nbsp;</a></span>UART_IF_RXUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXUF&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Underflow Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00710">710</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadbc793a480a9692e796de28f37a7675a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbc793a480a9692e796de28f37a7675a">&#9670;&nbsp;</a></span>UART_IF_RXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXUF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4688592f3db35b0b8c8b4bc11a3a823c">_UART_IF_RXUF_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00714">714</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad9823a494eebcb153768f68871563801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9823a494eebcb153768f68871563801">&#9670;&nbsp;</a></span>UART_IF_SSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_SSM&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Slave-Select In Master Mode Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00740">740</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga40c961fce55830a32bd18f0d61d5be60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40c961fce55830a32bd18f0d61d5be60">&#9670;&nbsp;</a></span>UART_IF_SSM_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_SSM_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa51c2a42cca313e7ef14004509fe31bd">_UART_IF_SSM_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00744">744</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafd7c86c6827f0fb547a565fa37e0c708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd7c86c6827f0fb547a565fa37e0c708">&#9670;&nbsp;</a></span>UART_IF_TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXBL&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Buffer Level Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00690">690</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gada1e8a036635c870bd35813d9bd2c283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada1e8a036635c870bd35813d9bd2c283">&#9670;&nbsp;</a></span>UART_IF_TXBL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXBL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaca2fd7d8d0110211d6882b8058dd7704">_UART_IF_TXBL_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00694">694</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0bcf7e9bd320173629f710576be16def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bcf7e9bd320173629f710576be16def">&#9670;&nbsp;</a></span>UART_IF_TXC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00685">685</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf218b4766f0dd29acfacb8f686f96cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf218b4766f0dd29acfacb8f686f96cab">&#9670;&nbsp;</a></span>UART_IF_TXC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7574e381b171d92445a2e3131afef0bb">_UART_IF_TXC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00689">689</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0107d3a094319f0494aebe228cf6c62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0107d3a094319f0494aebe228cf6c62d">&#9670;&nbsp;</a></span>UART_IF_TXOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXOF&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Overflow Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00715">715</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa278a2bad4bb94fe0048f01d8d048720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa278a2bad4bb94fe0048f01d8d048720">&#9670;&nbsp;</a></span>UART_IF_TXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXOF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaafe1095267ad53e4fda0ee3818dba8c1">_UART_IF_TXOF_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00719">719</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf21548c8388b10b7f6b35e7f3bf1e279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf21548c8388b10b7f6b35e7f3bf1e279">&#9670;&nbsp;</a></span>UART_IF_TXUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXUF&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Underflow Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00720">720</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaea726af005acf3a8ea28065b07f516ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea726af005acf3a8ea28065b07f516ec">&#9670;&nbsp;</a></span>UART_IF_TXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXUF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacf2c84c86ca0ee8ebeff2a9d0545f267">_UART_IF_TXUF_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00724">724</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf79712b35333138cc1a49790152a25d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf79712b35333138cc1a49790152a25d2">&#9670;&nbsp;</a></span>UART_IFC_CCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_CCF&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Collision Check Fail Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00863">863</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga71b4a4e6e13353c1b2c9f20684a4aa49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71b4a4e6e13353c1b2c9f20684a4aa49">&#9670;&nbsp;</a></span>UART_IFC_CCF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_CCF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga110dfd6f9435935569a2c21d011d03a6">_UART_IFC_CCF_DEFAULT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00867">867</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf13801f96f59bef78d53a21c2f496b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf13801f96f59bef78d53a21c2f496b3d">&#9670;&nbsp;</a></span>UART_IFC_FERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_FERR&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Framing Error Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00848">848</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7e0167a2264f2e92e6df9e166b0c905e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e0167a2264f2e92e6df9e166b0c905e">&#9670;&nbsp;</a></span>UART_IFC_FERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_FERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabd6b13df20bfbc1c87f78b4693208e80">_UART_IFC_FERR_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00852">852</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga404a08659393a979d18f79b145991cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga404a08659393a979d18f79b145991cdd">&#9670;&nbsp;</a></span>UART_IFC_MPAF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_MPAF&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Multi-Processor Address Frame Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00853">853</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadbe3e96d9d170aee75e473d439371f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbe3e96d9d170aee75e473d439371f39">&#9670;&nbsp;</a></span>UART_IFC_MPAF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_MPAF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga081494021a4cbabed06117f07a634999">_UART_IFC_MPAF_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00857">857</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4e85dbb90b67c2ce06c27a54bef1a3b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e85dbb90b67c2ce06c27a54bef1a3b1">&#9670;&nbsp;</a></span>UART_IFC_PERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_PERR&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Parity Error Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00843">843</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1749fb97dd70cc23f1a8a1fee4e0fcac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1749fb97dd70cc23f1a8a1fee4e0fcac">&#9670;&nbsp;</a></span>UART_IFC_PERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_PERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga61680f74223c66f9c5ca795b1996fe62">_UART_IFC_PERR_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00847">847</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga70d309af9e410c6ff13d906b790d1d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70d309af9e410c6ff13d906b790d1d12">&#9670;&nbsp;</a></span>UART_IFC_RXFULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_RXFULL&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear RX Buffer Full Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00818">818</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga740ea67813f12375d660bca9d0d08580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga740ea67813f12375d660bca9d0d08580">&#9670;&nbsp;</a></span>UART_IFC_RXFULL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_RXFULL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6399d69c63a18c79720ab34e65c73c19">_UART_IFC_RXFULL_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00822">822</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae8d5da5d6d74d661609bf8e9d02f0862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8d5da5d6d74d661609bf8e9d02f0862">&#9670;&nbsp;</a></span>UART_IFC_RXOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_RXOF&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear RX Overflow Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00823">823</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacb7283fa14d2aba5347342ab931e2c7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb7283fa14d2aba5347342ab931e2c7a">&#9670;&nbsp;</a></span>UART_IFC_RXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_RXOF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga21a33cde68233fd049d0f0bfbe78232b">_UART_IFC_RXOF_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00827">827</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabd49abf208dd32e8e6471042f27530e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd49abf208dd32e8e6471042f27530e7">&#9670;&nbsp;</a></span>UART_IFC_RXUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_RXUF&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear RX Underflow Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00828">828</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9f9d87fb088cd37a5f1f14e689b7dbb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f9d87fb088cd37a5f1f14e689b7dbb0">&#9670;&nbsp;</a></span>UART_IFC_RXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_RXUF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac5376e32d850b592eabeb66e5ddb5891">_UART_IFC_RXUF_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00832">832</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaff0dece1ad0ab89eda7c20b7a910ed5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff0dece1ad0ab89eda7c20b7a910ed5b">&#9670;&nbsp;</a></span>UART_IFC_SSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_SSM&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear Slave-Select In Master Mode Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00858">858</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1cb193478f1c6609ad1a904dcdef7ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cb193478f1c6609ad1a904dcdef7ccd">&#9670;&nbsp;</a></span>UART_IFC_SSM_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_SSM_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa5d9f832d4a8a531aad3df3673e9cffb">_UART_IFC_SSM_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00862">862</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaca06882b2bf29aea9d55c96efe53344f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca06882b2bf29aea9d55c96efe53344f">&#9670;&nbsp;</a></span>UART_IFC_TXC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_TXC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear TX Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00813">813</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga975ef1042642009ba5f27e8906a9daa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga975ef1042642009ba5f27e8906a9daa0">&#9670;&nbsp;</a></span>UART_IFC_TXC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_TXC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga74dbc0c9a57f7e3dbb1ac79e639c7d1f">_UART_IFC_TXC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00817">817</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7df4f9452aa356b555370b771383474a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7df4f9452aa356b555370b771383474a">&#9670;&nbsp;</a></span>UART_IFC_TXOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_TXOF&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear TX Overflow Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00833">833</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae40107daf0eba126d13881035be14a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae40107daf0eba126d13881035be14a79">&#9670;&nbsp;</a></span>UART_IFC_TXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_TXOF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad7f4a49c3027b5298c6f320404b89626">_UART_IFC_TXOF_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00837">837</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga095f770a4487bf92292986fe98ebabaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga095f770a4487bf92292986fe98ebabaa">&#9670;&nbsp;</a></span>UART_IFC_TXUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_TXUF&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear TX Underflow Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00838">838</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga09b49a5eb2209472f56bee188be95eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09b49a5eb2209472f56bee188be95eb0">&#9670;&nbsp;</a></span>UART_IFC_TXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_TXUF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0747c7c2c01261e41b91a9a6827fcacb">_UART_IFC_TXUF_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00842">842</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4df05a4093cd40923b3378548f4ee105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4df05a4093cd40923b3378548f4ee105">&#9670;&nbsp;</a></span>UART_IFS_CCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_CCF&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set Collision Check Fail Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00804">804</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae0befd5a157841b9a705b8e9b3c0ac9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0befd5a157841b9a705b8e9b3c0ac9b">&#9670;&nbsp;</a></span>UART_IFS_CCF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_CCF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga96b4723aa7cfb88fab03837e0197e96d">_UART_IFS_CCF_DEFAULT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00808">808</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0706cd1c3824068684d4d03afa7e65f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0706cd1c3824068684d4d03afa7e65f3">&#9670;&nbsp;</a></span>UART_IFS_FERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_FERR&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set Framing Error Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00789">789</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3c87850787af4ec4f45b82f17324302c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c87850787af4ec4f45b82f17324302c">&#9670;&nbsp;</a></span>UART_IFS_FERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_FERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6e709db1f8c13c9c1e958e66149baae5">_UART_IFS_FERR_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00793">793</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga63eff28d1453a23660a91c498391169d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63eff28d1453a23660a91c498391169d">&#9670;&nbsp;</a></span>UART_IFS_MPAF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_MPAF&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set Multi-Processor Address Frame Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00794">794</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab49e40ef537a5bdebc6b9f3bb7431269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab49e40ef537a5bdebc6b9f3bb7431269">&#9670;&nbsp;</a></span>UART_IFS_MPAF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_MPAF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga86c3871ce6a0fa1754f6a9a976008260">_UART_IFS_MPAF_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00798">798</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1fd7b8213700f21c098b16bfdc6659e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fd7b8213700f21c098b16bfdc6659e6">&#9670;&nbsp;</a></span>UART_IFS_PERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_PERR&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set Parity Error Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00784">784</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga03afeb466c81880d3fde0ef27b82a193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03afeb466c81880d3fde0ef27b82a193">&#9670;&nbsp;</a></span>UART_IFS_PERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_PERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga01e4dca078ea392d776d44cfe71775b6">_UART_IFS_PERR_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00788">788</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4ef99f63d47d498df93e0287a8ee9c77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef99f63d47d498df93e0287a8ee9c77">&#9670;&nbsp;</a></span>UART_IFS_RXFULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_RXFULL&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set RX Buffer Full Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00759">759</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafc8ebc826f8de637f70f4e0ddcbc046d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc8ebc826f8de637f70f4e0ddcbc046d">&#9670;&nbsp;</a></span>UART_IFS_RXFULL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_RXFULL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5372ef13920c5be8c6c354f03962a446">_UART_IFS_RXFULL_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00763">763</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga372f92c70cca95158c08aaa548163d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga372f92c70cca95158c08aaa548163d14">&#9670;&nbsp;</a></span>UART_IFS_RXOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_RXOF&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set RX Overflow Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00764">764</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga130659743c805d9f1e9a7d7abb162569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga130659743c805d9f1e9a7d7abb162569">&#9670;&nbsp;</a></span>UART_IFS_RXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_RXOF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7c2f9a7ae570c7cad0c994513df29cb3">_UART_IFS_RXOF_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00768">768</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6d11a7301c407520abef9208f0c296c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d11a7301c407520abef9208f0c296c6">&#9670;&nbsp;</a></span>UART_IFS_RXUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_RXUF&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set RX Underflow Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00769">769</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6c89c7ec9d1ac5c61397f5ef786f2b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c89c7ec9d1ac5c61397f5ef786f2b18">&#9670;&nbsp;</a></span>UART_IFS_RXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_RXUF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga19875bbd61ab76599ceca31ac637d9a6">_UART_IFS_RXUF_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00773">773</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad5a3610ebd65eae3aa722e1b4d0e9a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5a3610ebd65eae3aa722e1b4d0e9a76">&#9670;&nbsp;</a></span>UART_IFS_SSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_SSM&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set Slave-Select in Master mode Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00799">799</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4d06df86f3d17249b2c305896ed06596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d06df86f3d17249b2c305896ed06596">&#9670;&nbsp;</a></span>UART_IFS_SSM_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_SSM_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad307a1c258106a4a384eb53058ddc644">_UART_IFS_SSM_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00803">803</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae2c638ad002f9e95bf7f85ab3cfcb307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2c638ad002f9e95bf7f85ab3cfcb307">&#9670;&nbsp;</a></span>UART_IFS_TXC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_TXC&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set TX Complete Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00754">754</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga326acca4613211b84379ee9022cdca09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga326acca4613211b84379ee9022cdca09">&#9670;&nbsp;</a></span>UART_IFS_TXC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_TXC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaca7984eb35f56eb2b48e3ab472af9d1b">_UART_IFS_TXC_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00758">758</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga653fb08b34573327056d89688564e1a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga653fb08b34573327056d89688564e1a2">&#9670;&nbsp;</a></span>UART_IFS_TXOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_TXOF&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set TX Overflow Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00774">774</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4d0a7738d6689869e1ba809b59728757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d0a7738d6689869e1ba809b59728757">&#9670;&nbsp;</a></span>UART_IFS_TXOF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_TXOF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gade79e83a5f531d1885233a5be6f11510">_UART_IFS_TXOF_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00778">778</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab787a113d75595f0240e6f05f770d2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab787a113d75595f0240e6f05f770d2d9">&#9670;&nbsp;</a></span>UART_IFS_TXUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_TXUF&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set TX Underflow Interrupt Flag </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00779">779</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga342a3b920bf524108be683fa0d2871f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga342a3b920bf524108be683fa0d2871f2">&#9670;&nbsp;</a></span>UART_IFS_TXUF_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_TXUF_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga83d44d41f56bc0ab3ab3274a59859a01">_UART_IFS_TXUF_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00783">783</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga209a0d34e34ee817baa6b08401850949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga209a0d34e34ee817baa6b08401850949">&#9670;&nbsp;</a></span>UART_INPUT_RXPRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRS&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRS RX Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01060">1060</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga62c3cb44396004728bce9a1088e6fd9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62c3cb44396004728bce9a1088e6fd9c">&#9670;&nbsp;</a></span>UART_INPUT_RXPRS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6b21a506244603f8795083d4af684642">_UART_INPUT_RXPRS_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01064">1064</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga830241a3c22a28401e8b07af0d05b4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga830241a3c22a28401e8b07af0d05b4a1">&#9670;&nbsp;</a></span>UART_INPUT_RXPRSSEL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4da96aa0e096c38fce0efd9df729d39d">_UART_INPUT_RXPRSSEL_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01047">1047</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad7c962ec7418c795d986638b8c85dfea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7c962ec7418c795d986638b8c85dfea">&#9670;&nbsp;</a></span>UART_INPUT_RXPRSSEL_PRSCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae3b6787b012a3b9b32a19b7f1089df3c">_UART_INPUT_RXPRSSEL_PRSCH0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH0 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01048">1048</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac814aa48eba000edc8209fb64dd65599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac814aa48eba000edc8209fb64dd65599">&#9670;&nbsp;</a></span>UART_INPUT_RXPRSSEL_PRSCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2318e256ffbf1393b111c987ed32885d">_UART_INPUT_RXPRSSEL_PRSCH1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH1 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01049">1049</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9c9228885881c533df1ba2678a3b7d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c9228885881c533df1ba2678a3b7d92">&#9670;&nbsp;</a></span>UART_INPUT_RXPRSSEL_PRSCH10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH10&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafa9e9d63c93865e23157bb8d5cc5f899">_UART_INPUT_RXPRSSEL_PRSCH10</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH10 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01058">1058</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa19b3a327a4767ac9d2113980b6605b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa19b3a327a4767ac9d2113980b6605b3">&#9670;&nbsp;</a></span>UART_INPUT_RXPRSSEL_PRSCH11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH11&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadd09d65d6c7d79e4439ee661ccc7f51e">_UART_INPUT_RXPRSSEL_PRSCH11</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH11 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01059">1059</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6540d46af0d424a44d1a14e772871e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6540d46af0d424a44d1a14e772871e2b">&#9670;&nbsp;</a></span>UART_INPUT_RXPRSSEL_PRSCH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga106b6c6c1df27a7a5f622806622011e6">_UART_INPUT_RXPRSSEL_PRSCH2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH2 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01050">1050</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9215bccdd686e8fd57d219bf3da13067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9215bccdd686e8fd57d219bf3da13067">&#9670;&nbsp;</a></span>UART_INPUT_RXPRSSEL_PRSCH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH3&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7accab638d146b829162f20799d6265f">_UART_INPUT_RXPRSSEL_PRSCH3</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH3 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01051">1051</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3024fde31ca4dafaea5362e6cf10d1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3024fde31ca4dafaea5362e6cf10d1f7">&#9670;&nbsp;</a></span>UART_INPUT_RXPRSSEL_PRSCH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH4&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga462982b04e3ac60c6e37743825be2da2">_UART_INPUT_RXPRSSEL_PRSCH4</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH4 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01052">1052</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac3a719bbf4bed31287ba26ca6c23af3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3a719bbf4bed31287ba26ca6c23af3c">&#9670;&nbsp;</a></span>UART_INPUT_RXPRSSEL_PRSCH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH5&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gac5eb647874067fcbcf827bfd729315d2">_UART_INPUT_RXPRSSEL_PRSCH5</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH5 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01053">1053</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1a498a579a3d89570736244ba9d7f2df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a498a579a3d89570736244ba9d7f2df">&#9670;&nbsp;</a></span>UART_INPUT_RXPRSSEL_PRSCH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH6&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga06f1eaddf2ebf8304becd0257808cfa2">_UART_INPUT_RXPRSSEL_PRSCH6</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH6 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01054">1054</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaaed301981c2d3f4f61184288b26f1de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaed301981c2d3f4f61184288b26f1de1">&#9670;&nbsp;</a></span>UART_INPUT_RXPRSSEL_PRSCH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH7&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad43166483f76282a4d1b1b4df2b527b2">_UART_INPUT_RXPRSSEL_PRSCH7</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH7 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01055">1055</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga82b09a7c44f79797ef38ed078ef671cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82b09a7c44f79797ef38ed078ef671cf">&#9670;&nbsp;</a></span>UART_INPUT_RXPRSSEL_PRSCH8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH8&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga00bc0f495b18e118e8453f591aa61beb">_UART_INPUT_RXPRSSEL_PRSCH8</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH8 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01056">1056</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga32a8dfdc6fcee7fae6672678d6665b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32a8dfdc6fcee7fae6672678d6665b9a">&#9670;&nbsp;</a></span>UART_INPUT_RXPRSSEL_PRSCH9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH9&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga04ea63a458a17f8e7bffc6de3646f171">_UART_INPUT_RXPRSSEL_PRSCH9</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH9 for UART_INPUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01057">1057</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2ced583ec81682ccfdbaecc268724dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ced583ec81682ccfdbaecc268724dcd">&#9670;&nbsp;</a></span>UART_IRCTRL_IREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IREN&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable IrDA Module </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00941">941</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacc9ed9f1000b5b89d40e8376b9ea557c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc9ed9f1000b5b89d40e8376b9ea557c">&#9670;&nbsp;</a></span>UART_IRCTRL_IREN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IREN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaad0c1b1b19af482da7a297aa643f6e0e">_UART_IRCTRL_IREN_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00945">945</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga08a4aeda6b308164d063a327eb15f506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08a4aeda6b308164d063a327eb15f506">&#9670;&nbsp;</a></span>UART_IRCTRL_IRFILT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRFILT&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IrDA RX Filter </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00958">958</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6ac794051d16d32f3a81b037cd096889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ac794051d16d32f3a81b037cd096889">&#9670;&nbsp;</a></span>UART_IRCTRL_IRFILT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRFILT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga860bac25c5d532a3cd527d61207b3b68">_UART_IRCTRL_IRFILT_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00962">962</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabf3010352bd2d004d44ebf8f4d79db1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf3010352bd2d004d44ebf8f4d79db1e">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPRSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSEN&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IrDA PRS Channel Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00983">983</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacb9b27da59983b85e69e79585f814275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb9b27da59983b85e69e79585f814275">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPRSEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabcce0c30243bc2018398a5349d6796da">_UART_IRCTRL_IRPRSEN_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00987">987</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1ce9e212b2b926413d3e74a4f7c6f4eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ce9e212b2b926413d3e74a4f7c6f4eb">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPRSSEL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9c3fda97ce0033da32ee367913333818">_UART_IRCTRL_IRPRSSEL_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00974">974</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga73417512f65a223e211ce693285590ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73417512f65a223e211ce693285590ba">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPRSSEL_PRSCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3a98b69f50348a3a8b11fcc8baf9eaf8">_UART_IRCTRL_IRPRSSEL_PRSCH0</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH0 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00975">975</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga44c79df4e829159ff72f3221b376931d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44c79df4e829159ff72f3221b376931d">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPRSSEL_PRSCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga057084a970f1d9e450ce9b9e5873b81a">_UART_IRCTRL_IRPRSSEL_PRSCH1</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH1 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00976">976</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gade989b12d190ae8202a9fafbcb5f3f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade989b12d190ae8202a9fafbcb5f3f86">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPRSSEL_PRSCH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6169a0d8cd22c27033a96c67a87000e1">_UART_IRCTRL_IRPRSSEL_PRSCH2</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH2 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00977">977</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa4ad21b8e8bc02e73d198a9986677edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4ad21b8e8bc02e73d198a9986677edc">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPRSSEL_PRSCH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH3&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae1b2fba175477e87585388bdfdc2c44a">_UART_IRCTRL_IRPRSSEL_PRSCH3</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH3 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00978">978</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5c310e2890ba45f501932682aff80401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c310e2890ba45f501932682aff80401">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPRSSEL_PRSCH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH4&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3db5f3bfb94735d0f12bfcdca6fe70e0">_UART_IRCTRL_IRPRSSEL_PRSCH4</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH4 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00979">979</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2623749511db0cbf511223cd34d80083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2623749511db0cbf511223cd34d80083">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPRSSEL_PRSCH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH5&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga75a958563f1043e1a8b33d5fd31f0026">_UART_IRCTRL_IRPRSSEL_PRSCH5</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH5 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00980">980</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga119152b6e867a1681cead7d71b7dec1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga119152b6e867a1681cead7d71b7dec1d">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPRSSEL_PRSCH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH6&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab0666c4907b35c1fdbb6f5c1ed97461b">_UART_IRCTRL_IRPRSSEL_PRSCH6</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH6 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00981">981</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga817c1c1b3e6efe81c092a4634e7f0f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga817c1c1b3e6efe81c092a4634e7f0f19">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPRSSEL_PRSCH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH7&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2fb29b94c3cbeffbe852e2ba46f082f7">_UART_IRCTRL_IRPRSSEL_PRSCH7</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH7 for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00982">982</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2ef6f2460fbbd14ce3f9a77ddbf84375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ef6f2460fbbd14ce3f9a77ddbf84375">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPW_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPW_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4bba3f3b08e41b2410b0896aeb2838cb">_UART_IRCTRL_IRPW_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00953">953</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab0469ececa00f2777ff1b85e84b172cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0469ececa00f2777ff1b85e84b172cb">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPW_FOUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPW_FOUR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga9daf7929c5bdf864b93ed4186d9dd81e">_UART_IRCTRL_IRPW_FOUR</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode FOUR for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00957">957</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaeb7202b94c3eb277edf4b8c624704532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb7202b94c3eb277edf4b8c624704532">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPW_ONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPW_ONE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad8d1f30a08eee8317ecd6f239482908b">_UART_IRCTRL_IRPW_ONE</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode ONE for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00954">954</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4a76ba6bcaf9219d0077c2e80660a3e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a76ba6bcaf9219d0077c2e80660a3e2">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPW_THREE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPW_THREE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga05a2c0ca82be28e11014a9a218a6f049">_UART_IRCTRL_IRPW_THREE</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode THREE for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00956">956</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga9ee2d96fb863d7f4667dd401abc382db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ee2d96fb863d7f4667dd401abc382db">&#9670;&nbsp;</a></span>UART_IRCTRL_IRPW_TWO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPW_TWO&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabf828f10419077e3c1063a7726e51beb">_UART_IRCTRL_IRPW_TWO</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode TWO for UART_IRCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00955">955</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga62bcbd230faebc58031f002d3ce5adca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62bcbd230faebc58031f002d3ce5adca">&#9670;&nbsp;</a></span>UART_ROUTE_CLKPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_CLKPEN&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK Pin Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01007">1007</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga966d14dbcc3520f2e81ee0f6dfc4b576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga966d14dbcc3520f2e81ee0f6dfc4b576">&#9670;&nbsp;</a></span>UART_ROUTE_CLKPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_CLKPEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gad972fa771de6e7c64d173cf51699b6ec">_UART_ROUTE_CLKPEN_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01011">1011</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac90d30417ea3e61f880501f39a38f579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac90d30417ea3e61f880501f39a38f579">&#9670;&nbsp;</a></span>UART_ROUTE_CSPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_CSPEN&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CS Pin Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01002">1002</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga14f663ef14ff5cbf1bf026b94538643e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14f663ef14ff5cbf1bf026b94538643e">&#9670;&nbsp;</a></span>UART_ROUTE_CSPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_CSPEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab682a0f3a862cdf7657e3ba407912876">_UART_ROUTE_CSPEN_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01006">1006</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga769ece425f69e8cb0d6905fd0c12122f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga769ece425f69e8cb0d6905fd0c12122f">&#9670;&nbsp;</a></span>UART_ROUTE_LOCATION_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_LOCATION_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0015f533a58f3f599e0575af6f02424c">_UART_ROUTE_LOCATION_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01022">1022</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2710177e8f08b31d41c8c97d80b181fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2710177e8f08b31d41c8c97d80b181fa">&#9670;&nbsp;</a></span>UART_ROUTE_LOCATION_LOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_LOCATION_LOC0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaddc2c83ba82cbea67aa21ad79fe89a5">_UART_ROUTE_LOCATION_LOC0</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC0 for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01021">1021</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae81b8a0260dd8a4466c1846c1eb4c9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae81b8a0260dd8a4466c1846c1eb4c9b6">&#9670;&nbsp;</a></span>UART_ROUTE_LOCATION_LOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_LOCATION_LOC1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1d138170d42c568b54d2be3dd766dfb4">_UART_ROUTE_LOCATION_LOC1</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC1 for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01023">1023</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafd3633d3f00ecc10190ebde8a7c9abb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd3633d3f00ecc10190ebde8a7c9abb3">&#9670;&nbsp;</a></span>UART_ROUTE_LOCATION_LOC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_LOCATION_LOC2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaecc9135aaa8402886442469cf8b9526e">_UART_ROUTE_LOCATION_LOC2</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC2 for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01024">1024</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga510ab04b3a0bc261b89c32ad2809a7d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga510ab04b3a0bc261b89c32ad2809a7d3">&#9670;&nbsp;</a></span>UART_ROUTE_LOCATION_LOC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_LOCATION_LOC3&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga50ea333fee858c9259cfbfea0e790851">_UART_ROUTE_LOCATION_LOC3</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC3 for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01025">1025</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga77ac399d1f78b12409754d2ed6daace4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77ac399d1f78b12409754d2ed6daace4">&#9670;&nbsp;</a></span>UART_ROUTE_LOCATION_LOC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_LOCATION_LOC4&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gabd5fb13507ac9563947c0241540eb918">_UART_ROUTE_LOCATION_LOC4</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC4 for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01026">1026</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafed2a58b89a62543100ecab5da60b413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafed2a58b89a62543100ecab5da60b413">&#9670;&nbsp;</a></span>UART_ROUTE_LOCATION_LOC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_LOCATION_LOC5&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga52c9355494c6f7bab761e09a6d48fa20">_UART_ROUTE_LOCATION_LOC5</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC5 for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01027">1027</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac4234ac882ebedd0423a853b57f1e39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4234ac882ebedd0423a853b57f1e39d">&#9670;&nbsp;</a></span>UART_ROUTE_RXPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_RXPEN&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Pin Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00992">992</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8fce005ad02c1c5ca9c28a05d2e76b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fce005ad02c1c5ca9c28a05d2e76b3c">&#9670;&nbsp;</a></span>UART_ROUTE_RXPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_RXPEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga748aac9ee0c2be460528548046e21cb6">_UART_ROUTE_RXPEN_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00996">996</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gadfc155d52326e24b01f44da7f288303c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfc155d52326e24b01f44da7f288303c">&#9670;&nbsp;</a></span>UART_ROUTE_TXPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_TXPEN&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Pin Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00997">997</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaaff03c79d973b95b6da9fc2424b3d65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaff03c79d973b95b6da9fc2424b3d65b">&#9670;&nbsp;</a></span>UART_ROUTE_TXPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_TXPEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3c44148b318153298e3f6fadb4c25e66">_UART_ROUTE_TXPEN_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l01001">1001</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacc0614ea5944587a32745bb184139c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc0614ea5944587a32745bb184139c15">&#9670;&nbsp;</a></span>UART_RXDATA_RXDATA_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATA_RXDATA_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7ac92e3d287c5f25b22e2afe92c65b4b">_UART_RXDATA_RXDATA_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDATA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00471">471</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga494a2607654dd14c0594a5bae97c3b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga494a2607654dd14c0594a5bae97c3b84">&#9670;&nbsp;</a></span>UART_RXDATAX_FERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAX_FERR&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Framing Error </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00459">459</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab18e228f5d4fecf05bea9ce74917ff58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab18e228f5d4fecf05bea9ce74917ff58">&#9670;&nbsp;</a></span>UART_RXDATAX_FERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAX_FERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa69a9282c3705c7812ca0aa434c75a3b">_UART_RXDATAX_FERR_DEFAULT</a> &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00463">463</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad0affb0907ef2e7fcf950d3a0b38a0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0affb0907ef2e7fcf950d3a0b38a0cb">&#9670;&nbsp;</a></span>UART_RXDATAX_PERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAX_PERR&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Parity Error </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00454">454</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf2d9bab2c512af65bf160e8d76103f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2d9bab2c512af65bf160e8d76103f4f">&#9670;&nbsp;</a></span>UART_RXDATAX_PERR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAX_PERR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7b1328486caf167d81d18cf1bb0ce42c">_UART_RXDATAX_PERR_DEFAULT</a> &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00458">458</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6928c1d45dd3ffea7dc2b9504833cab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6928c1d45dd3ffea7dc2b9504833cab5">&#9670;&nbsp;</a></span>UART_RXDATAX_RXDATA_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAX_RXDATA_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaaa208bb547990f948a2f339d49611a25">_UART_RXDATAX_RXDATA_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00453">453</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5367c7fb7fa1ccf76cf68526ab210b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5367c7fb7fa1ccf76cf68526ab210b1d">&#9670;&nbsp;</a></span>UART_RXDATAXP_FERRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAXP_FERRP&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Framing Error Peek </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00529">529</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga202fd772c1f629129edfbbd5f093d643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga202fd772c1f629129edfbbd5f093d643">&#9670;&nbsp;</a></span>UART_RXDATAXP_FERRP_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAXP_FERRP_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga549b2578ca2f341128edc8a1a61bcb49">_UART_RXDATAXP_FERRP_DEFAULT</a> &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDATAXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00533">533</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae361b4521766b1f71c362cda0d913c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae361b4521766b1f71c362cda0d913c78">&#9670;&nbsp;</a></span>UART_RXDATAXP_PERRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAXP_PERRP&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Parity Error Peek </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00524">524</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga477b3f9d60d6bd5837c461ac258563e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga477b3f9d60d6bd5837c461ac258563e0">&#9670;&nbsp;</a></span>UART_RXDATAXP_PERRP_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAXP_PERRP_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7d5dfba5deac15d5306225fd01fbdb0c">_UART_RXDATAXP_PERRP_DEFAULT</a> &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDATAXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00528">528</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga36d0e5392f7c3dcd415ec26541674956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36d0e5392f7c3dcd415ec26541674956">&#9670;&nbsp;</a></span>UART_RXDATAXP_RXDATAP_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAXP_RXDATAP_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6693013fc8b4bc78fe7ecf31a9bcb302">_UART_RXDATAXP_RXDATAP_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDATAXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00523">523</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0b5049bef1a27f08c1453d31437f7784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b5049bef1a27f08c1453d31437f7784">&#9670;&nbsp;</a></span>UART_RXDOUBLE_RXDATA0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLE_RXDATA0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa1ee12b0858a661c1ce10977ef5e10f3">_UART_RXDOUBLE_RXDATA0_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDOUBLE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00511">511</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3eadc2a36ca8a36d8b349dea6c75f369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eadc2a36ca8a36d8b349dea6c75f369">&#9670;&nbsp;</a></span>UART_RXDOUBLE_RXDATA1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLE_RXDATA1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga406f890c7da80bb53887c4df32c93669">_UART_RXDOUBLE_RXDATA1_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDOUBLE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00515">515</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga49eea1e7272c8a7ceae876d6d78e0799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49eea1e7272c8a7ceae876d6d78e0799">&#9670;&nbsp;</a></span>UART_RXDOUBLEX_FERR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_FERR0&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Framing Error 0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00485">485</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaffda0e13e652cfdb308204e05a7ad151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffda0e13e652cfdb308204e05a7ad151">&#9670;&nbsp;</a></span>UART_RXDOUBLEX_FERR0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_FERR0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0f0bd878338d447d6194c9649fda8938">_UART_RXDOUBLEX_FERR0_DEFAULT</a> &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00489">489</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac5860c1b4a37eec3367687c6a31276e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5860c1b4a37eec3367687c6a31276e7">&#9670;&nbsp;</a></span>UART_RXDOUBLEX_FERR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_FERR1&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Framing Error 1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00499">499</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga68c2a17a12232dbd7f42cd46f43d1141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c2a17a12232dbd7f42cd46f43d1141">&#9670;&nbsp;</a></span>UART_RXDOUBLEX_FERR1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_FERR1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1cdd8e434a7e50aa4090844913a558a9">_UART_RXDOUBLEX_FERR1_DEFAULT</a> &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00503">503</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafb0bc5cb65d2c1167f428e0ec3ef4e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb0bc5cb65d2c1167f428e0ec3ef4e41">&#9670;&nbsp;</a></span>UART_RXDOUBLEX_PERR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_PERR0&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Parity Error 0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00480">480</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga781f1eba0b6db71cd1997f40cbd95a48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga781f1eba0b6db71cd1997f40cbd95a48">&#9670;&nbsp;</a></span>UART_RXDOUBLEX_PERR0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_PERR0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa8a6cd006b6effa9f0c7aa8bcadf686e">_UART_RXDOUBLEX_PERR0_DEFAULT</a> &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00484">484</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga03ab3cd213b77c023427fcd1940f6d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03ab3cd213b77c023427fcd1940f6d42">&#9670;&nbsp;</a></span>UART_RXDOUBLEX_PERR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_PERR1&#160;&#160;&#160;(0x1UL &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Parity Error 1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00494">494</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga98f809641e5bf841346c711b10ff08cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98f809641e5bf841346c711b10ff08cb">&#9670;&nbsp;</a></span>UART_RXDOUBLEX_PERR1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_PERR1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa27a1e07713f93f1912ff4ca9fe57608">_UART_RXDOUBLEX_PERR1_DEFAULT</a> &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00498">498</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga52640914cf67ccca20df535624beff27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52640914cf67ccca20df535624beff27">&#9670;&nbsp;</a></span>UART_RXDOUBLEX_RXDATA0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_RXDATA0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa19896b4e3c79e82b5811c3d950c42ef">_UART_RXDOUBLEX_RXDATA0_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00479">479</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga02a16bca629b277d3b0bf4bc29ba5299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a16bca629b277d3b0bf4bc29ba5299">&#9670;&nbsp;</a></span>UART_RXDOUBLEX_RXDATA1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_RXDATA1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4942a941ccc461c50bd7d85cb5111dda">_UART_RXDOUBLEX_RXDATA1_DEFAULT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00493">493</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa2917744aaa14b4430f44423b42d618e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2917744aaa14b4430f44423b42d618e">&#9670;&nbsp;</a></span>UART_RXDOUBLEXP_FERRP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_FERRP0&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Framing Error 0 Peek </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00547">547</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga270339ea789d8db4114155e696736fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga270339ea789d8db4114155e696736fc8">&#9670;&nbsp;</a></span>UART_RXDOUBLEXP_FERRP0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_FERRP0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga076ffc11322bb2b69544a7a9cdfa1fde">_UART_RXDOUBLEXP_FERRP0_DEFAULT</a> &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDOUBLEXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00551">551</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga06bd60ac7738926c12b047eb33bdf3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06bd60ac7738926c12b047eb33bdf3c8">&#9670;&nbsp;</a></span>UART_RXDOUBLEXP_FERRP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_FERRP1&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Framing Error 1 Peek </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00561">561</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga1e32546181bab5b2496f7b2cf28f7d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e32546181bab5b2496f7b2cf28f7d6e">&#9670;&nbsp;</a></span>UART_RXDOUBLEXP_FERRP1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_FERRP1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga25b28bba3f416ee6870be76b428b7aa1">_UART_RXDOUBLEXP_FERRP1_DEFAULT</a> &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDOUBLEXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00565">565</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga5f649fc5db13dcc06ef5ffda2c9395b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f649fc5db13dcc06ef5ffda2c9395b6">&#9670;&nbsp;</a></span>UART_RXDOUBLEXP_PERRP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_PERRP0&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Parity Error 0 Peek </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00542">542</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga097ebb60a7e8998b74623d46a9e20fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga097ebb60a7e8998b74623d46a9e20fbc">&#9670;&nbsp;</a></span>UART_RXDOUBLEXP_PERRP0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_PERRP0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga84c4b920a6cd8079a1362437d687de59">_UART_RXDOUBLEXP_PERRP0_DEFAULT</a> &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDOUBLEXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00546">546</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad254ee15ea89b70bc567ad48b896fe7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad254ee15ea89b70bc567ad48b896fe7b">&#9670;&nbsp;</a></span>UART_RXDOUBLEXP_PERRP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_PERRP1&#160;&#160;&#160;(0x1UL &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Parity Error 1 Peek </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00556">556</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab5cc597ff7f6dc46435699a1116e6959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5cc597ff7f6dc46435699a1116e6959">&#9670;&nbsp;</a></span>UART_RXDOUBLEXP_PERRP1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_PERRP1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafbb190e9815728f530dca8f7e0e462b0">_UART_RXDOUBLEXP_PERRP1_DEFAULT</a> &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDOUBLEXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00560">560</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga8334f89ff2bada3923fe96c339eeaf5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8334f89ff2bada3923fe96c339eeaf5a">&#9670;&nbsp;</a></span>UART_RXDOUBLEXP_RXDATAP0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_RXDATAP0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0600f626bf33be5ac675ac597654f2b5">_UART_RXDOUBLEXP_RXDATAP0_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDOUBLEXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00541">541</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga152a2b71af2eab4125d0c3c00d17cfe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga152a2b71af2eab4125d0c3c00d17cfe5">&#9670;&nbsp;</a></span>UART_RXDOUBLEXP_RXDATAP1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_RXDATAP1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae9b697ab157b0b9976930a02a397841e">_UART_RXDOUBLEXP_RXDATAP1_DEFAULT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_RXDOUBLEXP </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00555">555</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga163f9679c45590d099dcd2205cbe8ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga163f9679c45590d099dcd2205cbe8ca4">&#9670;&nbsp;</a></span>UART_STATUS_MASTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_MASTER&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Master Mode </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00383">383</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabe295af4b79350c6fb3fedee471b4b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe295af4b79350c6fb3fedee471b4b6a">&#9670;&nbsp;</a></span>UART_STATUS_MASTER_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_MASTER_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga70da8b753a6bc2ead7b2c8416e543db6">_UART_STATUS_MASTER_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00387">387</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0c0fda99ca12a9d2ebf162e672456535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c0fda99ca12a9d2ebf162e672456535">&#9670;&nbsp;</a></span>UART_STATUS_RXBLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXBLOCK&#160;&#160;&#160;(0x1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Block Incoming Data </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00388">388</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga89c55effcbdeb446a6ead8700ea38e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89c55effcbdeb446a6ead8700ea38e96">&#9670;&nbsp;</a></span>UART_STATUS_RXBLOCK_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXBLOCK_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae767dd897f90d04d5387ee451930241a">_UART_STATUS_RXBLOCK_DEFAULT</a> &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00392">392</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3cafe042a1d5edfae0230d77f63c61c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cafe042a1d5edfae0230d77f63c61c6">&#9670;&nbsp;</a></span>UART_STATUS_RXDATAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXDATAV&#160;&#160;&#160;(0x1UL &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Data Valid </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00408">408</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaaab71d6c3546c83b9244c3dbc0d19280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaab71d6c3546c83b9244c3dbc0d19280">&#9670;&nbsp;</a></span>UART_STATUS_RXDATAV_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXDATAV_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga272b0b1c2156a6da6038ff2c59c8ac99">_UART_STATUS_RXDATAV_DEFAULT</a> &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00412">412</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga085b8ed18aa86c777e8f7bf7359acfda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga085b8ed18aa86c777e8f7bf7359acfda">&#9670;&nbsp;</a></span>UART_STATUS_RXDATAVRIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXDATAVRIGHT&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Data Right </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00428">428</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaae797a9e5d1717eace2228dfdda99ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae797a9e5d1717eace2228dfdda99ed2">&#9670;&nbsp;</a></span>UART_STATUS_RXDATAVRIGHT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXDATAVRIGHT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1d0a88ece5b19d5c58ed74162d52c058">_UART_STATUS_RXDATAVRIGHT_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00432">432</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf9749a9f30a116c44a7a5f4778a30b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9749a9f30a116c44a7a5f4778a30b2a">&#9670;&nbsp;</a></span>UART_STATUS_RXENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXENS&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Enable Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00373">373</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7f23dc27b60a7b1cc5bfe932f4d77479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f23dc27b60a7b1cc5bfe932f4d77479">&#9670;&nbsp;</a></span>UART_STATUS_RXENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6e411ec8cdd50086ef1a28fd0c84daec">_UART_STATUS_RXENS_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00377">377</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga11ae809ef55ccad5b53184800d2c8b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11ae809ef55ccad5b53184800d2c8b09">&#9670;&nbsp;</a></span>UART_STATUS_RXFULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXFULL&#160;&#160;&#160;(0x1UL &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX FIFO Full </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00413">413</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga87e0e6c6a6218f569e3e1dc30de7dcd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e0e6c6a6218f569e3e1dc30de7dcd1">&#9670;&nbsp;</a></span>UART_STATUS_RXFULL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXFULL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga781f1fd4530a6419276359516f7d7c94">_UART_STATUS_RXFULL_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00417">417</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga63e69b0a4e32352e62e4e6bea136883f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63e69b0a4e32352e62e4e6bea136883f">&#9670;&nbsp;</a></span>UART_STATUS_RXFULLRIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXFULLRIGHT&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX Full of Right Data </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00433">433</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga7536a6bd050061e08adc238c8d0b12a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7536a6bd050061e08adc238c8d0b12a0">&#9670;&nbsp;</a></span>UART_STATUS_RXFULLRIGHT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXFULLRIGHT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga0177a134133cae49c53cc3bebc9757f6">_UART_STATUS_RXFULLRIGHT_DEFAULT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00437">437</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf58a129e17569789b349cb6db91ae76e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf58a129e17569789b349cb6db91ae76e">&#9670;&nbsp;</a></span>UART_STATUS_TXBDRIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXBDRIGHT&#160;&#160;&#160;(0x1UL &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Buffer Expects Double Right Data </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00418">418</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac9e10a439028cef62112985832e0469d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9e10a439028cef62112985832e0469d">&#9670;&nbsp;</a></span>UART_STATUS_TXBDRIGHT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXBDRIGHT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1a63d7c0f234a6ce398fc5ef2f9a5f7b">_UART_STATUS_TXBDRIGHT_DEFAULT</a> &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00422">422</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga36aacbcdbbc42c63151b7b8a3a6d4e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36aacbcdbbc42c63151b7b8a3a6d4e79">&#9670;&nbsp;</a></span>UART_STATUS_TXBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXBL&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Buffer Level </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00403">403</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa4689c834d3c785fe9f94c7aeb20ab27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4689c834d3c785fe9f94c7aeb20ab27">&#9670;&nbsp;</a></span>UART_STATUS_TXBL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXBL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacedcc07595d1a0e9ca246807c09f8169">_UART_STATUS_TXBL_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00407">407</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga484130ca1f20470150c18ea307991095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga484130ca1f20470150c18ea307991095">&#9670;&nbsp;</a></span>UART_STATUS_TXBSRIGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXBSRIGHT&#160;&#160;&#160;(0x1UL &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Buffer Expects Single Right Data </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00423">423</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabf4b1baaeb591486b99356621080ce61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf4b1baaeb591486b99356621080ce61">&#9670;&nbsp;</a></span>UART_STATUS_TXBSRIGHT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXBSRIGHT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaedee2718e8c552ff47f1e2a0fd30f35d">_UART_STATUS_TXBSRIGHT_DEFAULT</a> &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00427">427</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa944028307dbad5181a2909a8676414f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa944028307dbad5181a2909a8676414f">&#9670;&nbsp;</a></span>UART_STATUS_TXC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXC&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Complete </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00398">398</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga98e7dbb264a2aae2d4f6fdd55a77c0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98e7dbb264a2aae2d4f6fdd55a77c0ed">&#9670;&nbsp;</a></span>UART_STATUS_TXC_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXC_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga2b6baa1d86c30f988d51bbb171aa8c14">_UART_STATUS_TXC_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00402">402</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa0c2224c08c2029aaa71e55749b187d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0c2224c08c2029aaa71e55749b187d4">&#9670;&nbsp;</a></span>UART_STATUS_TXENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXENS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter Enable Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00378">378</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac768e90c474cf803f0028486ec97141e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac768e90c474cf803f0028486ec97141e">&#9670;&nbsp;</a></span>UART_STATUS_TXENS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXENS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga3dcbd4c852f1de67d0d14b5ff70c8c49">_UART_STATUS_TXENS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00382">382</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3de7bcbcf4b013e713481ad3a6b31c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3de7bcbcf4b013e713481ad3a6b31c8d">&#9670;&nbsp;</a></span>UART_STATUS_TXTRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXTRI&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter Tristated </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00393">393</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga165e889a073d7dbaf08158b48c3376cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga165e889a073d7dbaf08158b48c3376cd">&#9670;&nbsp;</a></span>UART_STATUS_TXTRI_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXTRI_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga70e293b150a45fc2f1935eaad867ffab">_UART_STATUS_TXTRI_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_STATUS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00397">397</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacdb2b3c62d1b4516f2605e20d11cb408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdb2b3c62d1b4516f2605e20d11cb408">&#9670;&nbsp;</a></span>UART_TRIGCTRL_AUTOTXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_AUTOTXTEN&#160;&#160;&#160;(0x1UL &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUTOTX Trigger Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00300">300</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga506412057909c11c17abd9a5c02b3952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506412057909c11c17abd9a5c02b3952">&#9670;&nbsp;</a></span>UART_TRIGCTRL_AUTOTXTEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_AUTOTXTEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf1452d88308f80d2d50f8d5b4f141bfc">_UART_TRIGCTRL_AUTOTXTEN_DEFAULT</a> &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00304">304</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga38a4dc6b03f50181fc4fa698d9666f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38a4dc6b03f50181fc4fa698d9666f5a">&#9670;&nbsp;</a></span>UART_TRIGCTRL_RXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_RXTEN&#160;&#160;&#160;(0x1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Trigger Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00290">290</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabbb640bdff72f62d1fffe1aa9e26c111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbb640bdff72f62d1fffe1aa9e26c111">&#9670;&nbsp;</a></span>UART_TRIGCTRL_RXTEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_RXTEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga846a16276d10fdc9c1be6a62774a3d45">_UART_TRIGCTRL_RXTEN_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00294">294</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga84df764f002db4f4d5bcb5a56698a1d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84df764f002db4f4d5bcb5a56698a1d7">&#9670;&nbsp;</a></span>UART_TRIGCTRL_TSEL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gacfcf4ed67a35bad57b694fb1c4f07ef2">_UART_TRIGCTRL_TSEL_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00281">281</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga53998fefadd720abf0d07fdf706fcb28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53998fefadd720abf0d07fdf706fcb28">&#9670;&nbsp;</a></span>UART_TRIGCTRL_TSEL_PRSCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga10e36596b08006f6b6e5ed1700b9112b">_UART_TRIGCTRL_TSEL_PRSCH0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH0 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00282">282</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga788958c5025c21e616d802aa66be09fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga788958c5025c21e616d802aa66be09fb">&#9670;&nbsp;</a></span>UART_TRIGCTRL_TSEL_PRSCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga363327aaf8f634445fec993dbb251fcd">_UART_TRIGCTRL_TSEL_PRSCH1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH1 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00283">283</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa16dcb59c62a8d5cdf6d6d16822054c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa16dcb59c62a8d5cdf6d6d16822054c1">&#9670;&nbsp;</a></span>UART_TRIGCTRL_TSEL_PRSCH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga8ca40a08dc17f5d028704d4ed14dac1c">_UART_TRIGCTRL_TSEL_PRSCH2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH2 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00284">284</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad6167f5847f851fc80f086f5c093ecce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6167f5847f851fc80f086f5c093ecce">&#9670;&nbsp;</a></span>UART_TRIGCTRL_TSEL_PRSCH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH3&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gadd93464c23659ff3dce0b748289de7be">_UART_TRIGCTRL_TSEL_PRSCH3</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH3 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00285">285</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga758d1e747cd79a85dc5f4aabdc7d878e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758d1e747cd79a85dc5f4aabdc7d878e">&#9670;&nbsp;</a></span>UART_TRIGCTRL_TSEL_PRSCH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH4&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga1a5bd26dd614bff515bd536ff16ab972">_UART_TRIGCTRL_TSEL_PRSCH4</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH4 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00286">286</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga81ac3a7aecbf2c1a55bedefce26915d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81ac3a7aecbf2c1a55bedefce26915d3">&#9670;&nbsp;</a></span>UART_TRIGCTRL_TSEL_PRSCH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH5&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5ac1cf4c5c44b3e556b641bcbbd01de6">_UART_TRIGCTRL_TSEL_PRSCH5</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH5 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00287">287</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf088e686000a65944de7a2775f9ab3be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf088e686000a65944de7a2775f9ab3be">&#9670;&nbsp;</a></span>UART_TRIGCTRL_TSEL_PRSCH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH6&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab6db89177d11d25191db92f439e002fb">_UART_TRIGCTRL_TSEL_PRSCH6</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH6 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00288">288</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gacf3f8852af3a8d0b6405f2628ed23936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf3f8852af3a8d0b6405f2628ed23936">&#9670;&nbsp;</a></span>UART_TRIGCTRL_TSEL_PRSCH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH7&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gada050b80cf42de2a5b119823f83b4855">_UART_TRIGCTRL_TSEL_PRSCH7</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PRSCH7 for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00289">289</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae1edd23d1e0b489c3b270cfe2ca1ecb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1edd23d1e0b489c3b270cfe2ca1ecb3">&#9670;&nbsp;</a></span>UART_TRIGCTRL_TXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TXTEN&#160;&#160;&#160;(0x1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Trigger Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00295">295</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga11f94fc25ca6105c00ad06f48df69b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11f94fc25ca6105c00ad06f48df69b94">&#9670;&nbsp;</a></span>UART_TRIGCTRL_TXTEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TXTEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae20e6a95dfe804f526f0dad8e2040540">_UART_TRIGCTRL_TXTEN_DEFAULT</a> &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TRIGCTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00299">299</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae4500140a814779c74a4347b82f7e85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4500140a814779c74a4347b82f7e85c">&#9670;&nbsp;</a></span>UART_TXDATA_TXDATA_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATA_TXDATA_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga17c997a497207f95e211531728a8a713">_UART_TXDATA_TXDATA_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDATA </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00606">606</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga07c04555adc1fa61585625a4d19f161c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07c04555adc1fa61585625a4d19f161c">&#9670;&nbsp;</a></span>UART_TXDATAX_RXENAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_RXENAT&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable RX After Transmission </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00594">594</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2177d730674a0f20b5f015f108514110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2177d730674a0f20b5f015f108514110">&#9670;&nbsp;</a></span>UART_TXDATAX_RXENAT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_RXENAT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga4cfcd7f1c795612b85eea779e6fdc48c">_UART_TXDATAX_RXENAT_DEFAULT</a> &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00598">598</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga4f17e38242d8d4b95bc0a2e3609278a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f17e38242d8d4b95bc0a2e3609278a5">&#9670;&nbsp;</a></span>UART_TXDATAX_TXBREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_TXBREAK&#160;&#160;&#160;(0x1UL &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Data As Break </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00584">584</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga67f8da41b7320dd68acd12126b097395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67f8da41b7320dd68acd12126b097395">&#9670;&nbsp;</a></span>UART_TXDATAX_TXBREAK_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_TXBREAK_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae817eb6af11839c780feec22d71ca7db">_UART_TXDATAX_TXBREAK_DEFAULT</a> &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00588">588</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga13cc6083ddb771726158006b400477ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13cc6083ddb771726158006b400477ea">&#9670;&nbsp;</a></span>UART_TXDATAX_TXDATAX_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_TXDATAX_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga50112027f227dec6353c8d8e703eacb3">_UART_TXDATAX_TXDATAX_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00573">573</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga32a95f5dc42a3b67e28d9b70f35bb121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32a95f5dc42a3b67e28d9b70f35bb121">&#9670;&nbsp;</a></span>UART_TXDATAX_TXDISAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_TXDISAT&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear TXEN After Transmission </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00589">589</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga710761e0896c99ff816d7cefca1799fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga710761e0896c99ff816d7cefca1799fe">&#9670;&nbsp;</a></span>UART_TXDATAX_TXDISAT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_TXDISAT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa728dad15060085f350f23645e37d91f">_UART_TXDATAX_TXDISAT_DEFAULT</a> &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00593">593</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga205adc63b2efee8c454a0c5e85ac694c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga205adc63b2efee8c454a0c5e85ac694c">&#9670;&nbsp;</a></span>UART_TXDATAX_TXTRIAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_TXTRIAT&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set TXTRI After Transmission </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00579">579</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab7174e56f791196a1b86975a84ea0c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7174e56f791196a1b86975a84ea0c03">&#9670;&nbsp;</a></span>UART_TXDATAX_TXTRIAT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_TXTRIAT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaf095d071b0fda103c8f3c1e00628a16e">_UART_TXDATAX_TXTRIAT_DEFAULT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00583">583</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga592969e703bf427566b7e0262e1100ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga592969e703bf427566b7e0262e1100ca">&#9670;&nbsp;</a></span>UART_TXDATAX_UBRXAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_UBRXAT&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unblock RX After Transmission </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00574">574</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaaca0b0f4a754ea44d48d8c4a8665c483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaca0b0f4a754ea44d48d8c4a8665c483">&#9670;&nbsp;</a></span>UART_TXDATAX_UBRXAT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_UBRXAT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga6b75a1aa36156d6693b4839ba9813951">_UART_TXDATAX_UBRXAT_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDATAX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00578">578</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga65099c30196f6c3dd15b26af5e33bbbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65099c30196f6c3dd15b26af5e33bbbd">&#9670;&nbsp;</a></span>UART_TXDOUBLE_TXDATA0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLE_TXDATA0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga71ef2b82145f79606d0284b55a8e00b4">_UART_TXDOUBLE_TXDATA0_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDOUBLE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00676">676</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa336c566700e32f30c5ef231c958999b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa336c566700e32f30c5ef231c958999b">&#9670;&nbsp;</a></span>UART_TXDOUBLE_TXDATA1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLE_TXDATA1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga5e1cf114bd216dbe07cce3bc4b6eca49">_UART_TXDOUBLE_TXDATA1_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDOUBLE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00680">680</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa4207b25271c839daf1673e5fdd8289f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4207b25271c839daf1673e5fdd8289f">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_RXENAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_RXENAT0&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable RX After Transmission </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00635">635</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga2429c6ac7a011a46c59a2ea40cf6ccde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2429c6ac7a011a46c59a2ea40cf6ccde">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_RXENAT0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_RXENAT0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gae25560aab1f7a8a0c7d301d9252aec7c">_UART_TXDOUBLEX_RXENAT0_DEFAULT</a> &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00639">639</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac67405a42febbfdb2a64dd97705d4ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac67405a42febbfdb2a64dd97705d4ea8">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_RXENAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_RXENAT1&#160;&#160;&#160;(0x1UL &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable RX After Transmission </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00664">664</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac91b4ea6b426ab49c3b7bdc054c2afb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac91b4ea6b426ab49c3b7bdc054c2afb4">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_RXENAT1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_RXENAT1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga86f005450e7acf7ce1ccc1a023541c47">_UART_TXDOUBLEX_RXENAT1_DEFAULT</a> &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00668">668</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae9dabf5fcd2c452ab7f97ea267135995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9dabf5fcd2c452ab7f97ea267135995">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_TXBREAK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXBREAK0&#160;&#160;&#160;(0x1UL &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Data As Break </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00625">625</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gab5de29aaeab44c03690cfd0152e8731b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5de29aaeab44c03690cfd0152e8731b">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_TXBREAK0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXBREAK0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga75539b5ee674ceab8ad3c707bf3b6cd8">_UART_TXDOUBLEX_TXBREAK0_DEFAULT</a> &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00629">629</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3dccad6a2ad686e67c36bd90aabb712e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dccad6a2ad686e67c36bd90aabb712e">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_TXBREAK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXBREAK1&#160;&#160;&#160;(0x1UL &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Data As Break </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00654">654</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga96fb6c9a85dd2c23af11311012d1cb5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96fb6c9a85dd2c23af11311012d1cb5e">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_TXBREAK1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXBREAK1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7745357cb3b4a3b3ff15363c2007b847">_UART_TXDOUBLEX_TXBREAK1_DEFAULT</a> &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00658">658</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa0529a1fd29744c2d8ec2ca83d69de76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0529a1fd29744c2d8ec2ca83d69de76">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_TXDATA0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXDATA0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga45b2e07052030e6e44c253468249ed76">_UART_TXDOUBLEX_TXDATA0_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00614">614</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gae47e2480b73a48a5a601bd9788455e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47e2480b73a48a5a601bd9788455e28">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_TXDATA1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXDATA1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaae2e9db68f3e6ca18633de98cf86cecd">_UART_TXDOUBLEX_TXDATA1_DEFAULT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00643">643</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga65359ec762a9597f66dff7e1935f455a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65359ec762a9597f66dff7e1935f455a">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_TXDISAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXDISAT0&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear TXEN After Transmission </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00630">630</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gabb2b2f8f692327bb10027be3b4b2881b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb2b2f8f692327bb10027be3b4b2881b">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_TXDISAT0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXDISAT0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga7f53932103ef8a7a34bec57568f27476">_UART_TXDOUBLEX_TXDISAT0_DEFAULT</a> &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00634">634</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaf207fec9650985e5292a94f834785c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf207fec9650985e5292a94f834785c69">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_TXDISAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXDISAT1&#160;&#160;&#160;(0x1UL &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear TXEN After Transmission </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00659">659</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gad990633ca376eac25fdc86dabd6aeb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad990633ca376eac25fdc86dabd6aeb86">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_TXDISAT1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXDISAT1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gab1506ab35627cd27d85d20ce435d44e3">_UART_TXDOUBLEX_TXDISAT1_DEFAULT</a> &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00663">663</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga3a3fc0b13f972f7818e792accb5cc7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a3fc0b13f972f7818e792accb5cc7cc">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_TXTRIAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXTRIAT0&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set TXTRI After Transmission </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00620">620</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga6cfd8945f14e0585df4eba27509ca66c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cfd8945f14e0585df4eba27509ca66c">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_TXTRIAT0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXTRIAT0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga044c3c9897fea70f2bb12a150169ef42">_UART_TXDOUBLEX_TXTRIAT0_DEFAULT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00624">624</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gaa9ccf8a1d3a5596808688daee9ce9c36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9ccf8a1d3a5596808688daee9ce9c36">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_TXTRIAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXTRIAT1&#160;&#160;&#160;(0x1UL &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set TXTRI After Transmission </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00649">649</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga64caffc02a3a8b9cee8156d315d5c920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64caffc02a3a8b9cee8156d315d5c920">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_TXTRIAT1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXTRIAT1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gaa58bf7d20bef439f3911061978a10b2d">_UART_TXDOUBLEX_TXTRIAT1_DEFAULT</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00653">653</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gac7c7c3f021bc04e0080478e0b96e84a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7c7c3f021bc04e0080478e0b96e84a2">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_UBRXAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_UBRXAT0&#160;&#160;&#160;(0x1UL &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unblock RX After Transmission </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00615">615</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="gafee42e0278fc696f97fd6299bd0cd462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafee42e0278fc696f97fd6299bd0cd462">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_UBRXAT0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_UBRXAT0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#ga18230c9b4c19ea2dbc9607022741488a">_UART_TXDOUBLEX_UBRXAT0_DEFAULT</a> &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00619">619</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga94eba74843b821bd3b16483c9f4444eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94eba74843b821bd3b16483c9f4444eb">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_UBRXAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_UBRXAT1&#160;&#160;&#160;(0x1UL &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unblock RX After Transmission </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00644">644</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
<a id="ga0e6d90183c3a760e3b81ab0150f5ac1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e6d90183c3a760e3b81ab0150f5ac1a">&#9670;&nbsp;</a></span>UART_TXDOUBLEX_UBRXAT1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_UBRXAT1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___u_a_r_t___bit_fields.html#gafe7d913aad152d77fd192e8496c51e2f">_UART_TXDOUBLEX_UBRXAT1_DEFAULT</a> &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for UART_TXDOUBLEX </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__uart_8h_source.html#l00648">648</a> of file <a class="el" href="ezr32wg__uart_8h_source.html">ezr32wg_uart.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:38 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
