<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Weekly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Weekly Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Fri, 09 Jan 2026 02:56:49 GMT</pubDate>
    <item>
      <title>adam-maj/tiny-gpu</title>
      <link>https://github.com/adam-maj/tiny-gpu</link>
      <description>A minimal GPU design in Verilog to learn how GPUs work from the ground up</description>
      <guid>https://github.com/adam-maj/tiny-gpu</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>9,375</stars>
      <forks>734</forks>
      <addStars>369</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/64697628?s=40&amp;v=4</avatar>
          <name>adam-maj</name>
          <url>https://github.com/adam-maj</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/10238372?s=40&amp;v=4</avatar>
          <name>ashaltu</name>
          <url>https://github.com/ashaltu</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22633385?s=40&amp;v=4</avatar>
          <name>eltociear</name>
          <url>https://github.com/eltociear</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38108242?s=40&amp;v=4</avatar>
          <name>xianbaoqian</name>
          <url>https://github.com/xianbaoqian</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>3,083</stars>
      <forks>932</forks>
      <addStars>10</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>verilator/verilator</title>
      <link>https://github.com/verilator/verilator</link>
      <description>Verilator open-source SystemVerilog simulator and lint system</description>
      <guid>https://github.com/verilator/verilator</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>3,278</stars>
      <forks>733</forks>
      <addStars>11</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1180685?s=40&amp;v=4</avatar>
          <name>wsnyder</name>
          <url>https://github.com/wsnyder</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/16000351?s=40&amp;v=4</avatar>
          <name>gezalore</name>
          <url>https://github.com/gezalore</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/26442738?s=40&amp;v=4</avatar>
          <name>RRozak</name>
          <url>https://github.com/RRozak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6840496?s=40&amp;v=4</avatar>
          <name>toddstrader</name>
          <url>https://github.com/toddstrader</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9216518?s=40&amp;v=4</avatar>
          <name>kbieganski</name>
          <url>https://github.com/kbieganski</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/tech_cells_generic</title>
      <link>https://github.com/pulp-platform/tech_cells_generic</link>
      <description>Technology dependent cells instantiated in the design for generic process (simulation, FPGA)</description>
      <guid>https://github.com/pulp-platform/tech_cells_generic</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>75</stars>
      <forks>40</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6498078?s=40&amp;v=4</avatar>
          <name>niwis</name>
          <url>https://github.com/niwis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7403253?s=40&amp;v=4</avatar>
          <name>meggiman</name>
          <url>https://github.com/meggiman</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/18549773?s=40&amp;v=4</avatar>
          <name>davideschiavone</name>
          <url>https://github.com/davideschiavone</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6088584?s=40&amp;v=4</avatar>
          <name>micprog</name>
          <url>https://github.com/micprog</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>rsd-devel/rsd</title>
      <link>https://github.com/rsd-devel/rsd</link>
      <description>RSD: RISC-V Out-of-Order Superscalar Processor</description>
      <guid>https://github.com/rsd-devel/rsd</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,144</stars>
      <forks>113</forks>
      <addStars>3</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6016305?s=40&amp;v=4</avatar>
          <name>shioyadan</name>
          <url>https://github.com/shioyadan</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/29534103?s=40&amp;v=4</avatar>
          <name>reo-pon</name>
          <url>https://github.com/reo-pon</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/19609323?s=40&amp;v=4</avatar>
          <name>mmxsrup</name>
          <url>https://github.com/mmxsrup</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7815537?s=40&amp;v=4</avatar>
          <name>clkbug</name>
          <url>https://github.com/clkbug</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/21212?s=40&amp;v=4</avatar>
          <name>mithro</name>
          <url>https://github.com/mithro</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/Cores-VeeR-EL2</title>
      <link>https://github.com/chipsalliance/Cores-VeeR-EL2</link>
      <description>VeeR EL2 Core</description>
      <guid>https://github.com/chipsalliance/Cores-VeeR-EL2</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>311</stars>
      <forks>91</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3785621?s=40&amp;v=4</avatar>
          <name>kgugala</name>
          <url>https://github.com/kgugala</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38781500?s=40&amp;v=4</avatar>
          <name>tmichalak</name>
          <url>https://github.com/tmichalak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/47315577?s=40&amp;v=4</avatar>
          <name>mkurc-ant</name>
          <url>https://github.com/mkurc-ant</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48583927?s=40&amp;v=4</avatar>
          <name>wsipak</name>
          <url>https://github.com/wsipak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/120088471?s=40&amp;v=4</avatar>
          <name>mczyz-antmicro</name>
          <url>https://github.com/mczyz-antmicro</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/caliptra-rtl</title>
      <link>https://github.com/chipsalliance/caliptra-rtl</link>
      <description>HW Design Collateral for Caliptra RoT IP</description>
      <guid>https://github.com/chipsalliance/caliptra-rtl</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>124</stars>
      <forks>71</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11879229?s=40&amp;v=4</avatar>
          <name>calebofearth</name>
          <url>https://github.com/calebofearth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/108370498?s=40&amp;v=4</avatar>
          <name>Nitsirks</name>
          <url>https://github.com/Nitsirks</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/102058313?s=40&amp;v=4</avatar>
          <name>mojtaba-bisheh</name>
          <url>https://github.com/mojtaba-bisheh</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/125604693?s=40&amp;v=4</avatar>
          <name>upadhyayulakiran</name>
          <url>https://github.com/upadhyayulakiran</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/107714838?s=40&amp;v=4</avatar>
          <name>anjpar</name>
          <url>https://github.com/anjpar</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>aws/aws-fpga</title>
      <link>https://github.com/aws/aws-fpga</link>
      <description>Official repository of the AWS EC2 FPGA Hardware and Software Development Kit</description>
      <guid>https://github.com/aws/aws-fpga</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,627</stars>
      <forks>533</forks>
      <addStars>4</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23247657?s=40&amp;v=4</avatar>
          <name>kristopk</name>
          <url>https://github.com/kristopk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23247716?s=40&amp;v=4</avatar>
          <name>deeppat</name>
          <url>https://github.com/deeppat</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23534756?s=40&amp;v=4</avatar>
          <name>AWSGH</name>
          <url>https://github.com/AWSGH</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/174385813?s=40&amp;v=4</avatar>
          <name>mjthimm</name>
          <url>https://github.com/mjthimm</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/82236989?s=40&amp;v=4</avatar>
          <name>kyyalama2</name>
          <url>https://github.com/kyyalama2</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/i3c-core</title>
      <link>https://github.com/chipsalliance/i3c-core</link>
      <description/>
      <guid>https://github.com/chipsalliance/i3c-core</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>40</stars>
      <forks>16</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3785621?s=40&amp;v=4</avatar>
          <name>kgugala</name>
          <url>https://github.com/kgugala</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/47315577?s=40&amp;v=4</avatar>
          <name>mkurc-ant</name>
          <url>https://github.com/mkurc-ant</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/58303687?s=40&amp;v=4</avatar>
          <name>wkkuna</name>
          <url>https://github.com/wkkuna</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/39563896?s=40&amp;v=4</avatar>
          <name>robertszczepanski</name>
          <url>https://github.com/robertszczepanski</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/120088471?s=40&amp;v=4</avatar>
          <name>mczyz-antmicro</name>
          <url>https://github.com/mczyz-antmicro</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/axi_mem_if</title>
      <link>https://github.com/pulp-platform/axi_mem_if</link>
      <description>Simple single-port AXI memory interface</description>
      <guid>https://github.com/pulp-platform/axi_mem_if</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>49</stars>
      <forks>28</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7882682?s=40&amp;v=4</avatar>
          <name>FrancescoConti</name>
          <url>https://github.com/FrancescoConti</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/342324?s=40&amp;v=4</avatar>
          <name>fabianschuiki</name>
          <url>https://github.com/fabianschuiki</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/525783?s=40&amp;v=4</avatar>
          <name>jrrk</name>
          <url>https://github.com/jrrk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/caliptra-ss</title>
      <link>https://github.com/chipsalliance/caliptra-ss</link>
      <description>HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.</description>
      <guid>https://github.com/chipsalliance/caliptra-ss</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>35</stars>
      <forks>31</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11879229?s=40&amp;v=4</avatar>
          <name>calebofearth</name>
          <url>https://github.com/calebofearth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/63821295?s=40&amp;v=4</avatar>
          <name>ekarabu</name>
          <url>https://github.com/ekarabu</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7507042?s=40&amp;v=4</avatar>
          <name>clayton8</name>
          <url>https://github.com/clayton8</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/142342517?s=40&amp;v=4</avatar>
          <name>nileshbpat</name>
          <url>https://github.com/nileshbpat</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/178779597?s=40&amp;v=4</avatar>
          <name>andrea-caforio</name>
          <url>https://github.com/andrea-caforio</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>