Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 11 17:46:10 2023
| Host         : LAPTOP-DJJCMLUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.278       -0.659                      4                  416        0.093        0.000                      0                  416        1.877        0.000                       0                   207  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clk                          {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 2.857}        5.714           175.000         
  clk_out2_design_1_clk_wiz_0_1  {0.000 2.857}        5.714           175.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        0.636        0.000                      0                  218        0.101        0.000                      0                  218        1.877        0.000                       0                   106  
  clk_out2_design_1_clk_wiz_0_1       -0.278       -0.659                      4                  176        0.122        0.000                      0                  176        1.877        0.000                       0                    97  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1        2.354        0.000                      0                   11        0.167        0.000                      0                   11  
clk_out1_design_1_clk_wiz_0_1  clk_out2_design_1_clk_wiz_0_1        2.601        0.000                      0                   11        0.093        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_uart_rx/inst/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.452ns (31.388%)  route 3.174ns (68.612%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 4.251 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.837     0.429    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[6]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6/O
                         net (fo=1, routed)           0.576     1.130    design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.254 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/async_fifo_0/inst/wr_ptr_calc_n_15
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.787 r  design_1_i/async_fifo_0/inst/_carry/CO[3]
                         net (fo=3, routed)           1.174     2.961    design_1_i/clk_1_uart_rx/inst/uart_word_rdy
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.153     3.114 r  design_1_i/clk_1_uart_rx/inst/data[7]_i_2/O
                         net (fo=9, routed)           0.586     3.700    design_1_i/clk_1_uart_rx/inst/data
    SLICE_X7Y76          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.489     4.251    design_1_i/clk_1_uart_rx/inst/clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[4]/C
                         clock pessimism              0.564     4.815    
                         clock uncertainty           -0.067     4.748    
    SLICE_X7Y76          FDRE (Setup_fdre_C_CE)      -0.412     4.336    design_1_i/clk_1_uart_rx/inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                          4.336    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_uart_rx/inst/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.452ns (31.388%)  route 3.174ns (68.612%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 4.251 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.837     0.429    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[6]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6/O
                         net (fo=1, routed)           0.576     1.130    design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.254 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/async_fifo_0/inst/wr_ptr_calc_n_15
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.787 r  design_1_i/async_fifo_0/inst/_carry/CO[3]
                         net (fo=3, routed)           1.174     2.961    design_1_i/clk_1_uart_rx/inst/uart_word_rdy
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.153     3.114 r  design_1_i/clk_1_uart_rx/inst/data[7]_i_2/O
                         net (fo=9, routed)           0.586     3.700    design_1_i/clk_1_uart_rx/inst/data
    SLICE_X7Y76          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.489     4.251    design_1_i/clk_1_uart_rx/inst/clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[5]/C
                         clock pessimism              0.564     4.815    
                         clock uncertainty           -0.067     4.748    
    SLICE_X7Y76          FDRE (Setup_fdre_C_CE)      -0.412     4.336    design_1_i/clk_1_uart_rx/inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          4.336    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_uart_rx/inst/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.452ns (31.388%)  route 3.174ns (68.612%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 4.251 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.837     0.429    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[6]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6/O
                         net (fo=1, routed)           0.576     1.130    design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.254 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/async_fifo_0/inst/wr_ptr_calc_n_15
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.787 r  design_1_i/async_fifo_0/inst/_carry/CO[3]
                         net (fo=3, routed)           1.174     2.961    design_1_i/clk_1_uart_rx/inst/uart_word_rdy
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.153     3.114 r  design_1_i/clk_1_uart_rx/inst/data[7]_i_2/O
                         net (fo=9, routed)           0.586     3.700    design_1_i/clk_1_uart_rx/inst/data
    SLICE_X7Y76          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.489     4.251    design_1_i/clk_1_uart_rx/inst/clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[6]/C
                         clock pessimism              0.564     4.815    
                         clock uncertainty           -0.067     4.748    
    SLICE_X7Y76          FDRE (Setup_fdre_C_CE)      -0.412     4.336    design_1_i/clk_1_uart_rx/inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                          4.336    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_uart_rx/inst/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.452ns (31.388%)  route 3.174ns (68.612%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 4.251 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.837     0.429    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[6]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6/O
                         net (fo=1, routed)           0.576     1.130    design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.254 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/async_fifo_0/inst/wr_ptr_calc_n_15
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.787 r  design_1_i/async_fifo_0/inst/_carry/CO[3]
                         net (fo=3, routed)           1.174     2.961    design_1_i/clk_1_uart_rx/inst/uart_word_rdy
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.153     3.114 r  design_1_i/clk_1_uart_rx/inst/data[7]_i_2/O
                         net (fo=9, routed)           0.586     3.700    design_1_i/clk_1_uart_rx/inst/data
    SLICE_X7Y76          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.489     4.251    design_1_i/clk_1_uart_rx/inst/clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[7]/C
                         clock pessimism              0.564     4.815    
                         clock uncertainty           -0.067     4.748    
    SLICE_X7Y76          FDRE (Setup_fdre_C_CE)      -0.412     4.336    design_1_i/clk_1_uart_rx/inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                          4.336    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_uart_rx/inst/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.452ns (31.707%)  route 3.127ns (68.293%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 4.182 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.837     0.429    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[6]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6/O
                         net (fo=1, routed)           0.576     1.130    design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.254 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/async_fifo_0/inst/wr_ptr_calc_n_15
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.787 r  design_1_i/async_fifo_0/inst/_carry/CO[3]
                         net (fo=3, routed)           1.174     2.961    design_1_i/clk_1_uart_rx/inst/uart_word_rdy
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.153     3.114 r  design_1_i/clk_1_uart_rx/inst/data[7]_i_2/O
                         net (fo=9, routed)           0.539     3.653    design_1_i/clk_1_uart_rx/inst/data
    SLICE_X8Y75          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.420     4.182    design_1_i/clk_1_uart_rx/inst/clk
    SLICE_X8Y75          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[0]/C
                         clock pessimism              0.564     4.746    
                         clock uncertainty           -0.067     4.679    
    SLICE_X8Y75          FDRE (Setup_fdre_C_CE)      -0.376     4.303    design_1_i/clk_1_uart_rx/inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          4.303    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_uart_rx/inst/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.452ns (31.707%)  route 3.127ns (68.293%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 4.182 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.837     0.429    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[6]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6/O
                         net (fo=1, routed)           0.576     1.130    design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.254 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/async_fifo_0/inst/wr_ptr_calc_n_15
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.787 r  design_1_i/async_fifo_0/inst/_carry/CO[3]
                         net (fo=3, routed)           1.174     2.961    design_1_i/clk_1_uart_rx/inst/uart_word_rdy
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.153     3.114 r  design_1_i/clk_1_uart_rx/inst/data[7]_i_2/O
                         net (fo=9, routed)           0.539     3.653    design_1_i/clk_1_uart_rx/inst/data
    SLICE_X8Y75          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.420     4.182    design_1_i/clk_1_uart_rx/inst/clk
    SLICE_X8Y75          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[1]/C
                         clock pessimism              0.564     4.746    
                         clock uncertainty           -0.067     4.679    
    SLICE_X8Y75          FDRE (Setup_fdre_C_CE)      -0.376     4.303    design_1_i/clk_1_uart_rx/inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          4.303    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_uart_rx/inst/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.452ns (31.707%)  route 3.127ns (68.293%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 4.182 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.837     0.429    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[6]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6/O
                         net (fo=1, routed)           0.576     1.130    design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.254 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/async_fifo_0/inst/wr_ptr_calc_n_15
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.787 r  design_1_i/async_fifo_0/inst/_carry/CO[3]
                         net (fo=3, routed)           1.174     2.961    design_1_i/clk_1_uart_rx/inst/uart_word_rdy
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.153     3.114 r  design_1_i/clk_1_uart_rx/inst/data[7]_i_2/O
                         net (fo=9, routed)           0.539     3.653    design_1_i/clk_1_uart_rx/inst/data
    SLICE_X8Y75          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.420     4.182    design_1_i/clk_1_uart_rx/inst/clk
    SLICE_X8Y75          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[2]/C
                         clock pessimism              0.564     4.746    
                         clock uncertainty           -0.067     4.679    
    SLICE_X8Y75          FDRE (Setup_fdre_C_CE)      -0.376     4.303    design_1_i/clk_1_uart_rx/inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          4.303    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_uart_rx/inst/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.452ns (31.707%)  route 3.127ns (68.293%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 4.182 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.837     0.429    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[6]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6/O
                         net (fo=1, routed)           0.576     1.130    design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.254 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/async_fifo_0/inst/wr_ptr_calc_n_15
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.787 r  design_1_i/async_fifo_0/inst/_carry/CO[3]
                         net (fo=3, routed)           1.174     2.961    design_1_i/clk_1_uart_rx/inst/uart_word_rdy
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.153     3.114 r  design_1_i/clk_1_uart_rx/inst/data[7]_i_2/O
                         net (fo=9, routed)           0.539     3.653    design_1_i/clk_1_uart_rx/inst/data
    SLICE_X8Y75          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.420     4.182    design_1_i/clk_1_uart_rx/inst/clk
    SLICE_X8Y75          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[3]/C
                         clock pessimism              0.564     4.746    
                         clock uncertainty           -0.067     4.679    
    SLICE_X8Y75          FDRE (Setup_fdre_C_CE)      -0.376     4.303    design_1_i/clk_1_uart_rx/inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                          4.303    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_uart_rx/inst/done_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.452ns (31.707%)  route 3.127ns (68.293%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 4.182 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.837     0.429    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[6]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6/O
                         net (fo=1, routed)           0.576     1.130    design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.254 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/async_fifo_0/inst/wr_ptr_calc_n_15
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.787 r  design_1_i/async_fifo_0/inst/_carry/CO[3]
                         net (fo=3, routed)           1.174     2.961    design_1_i/clk_1_uart_rx/inst/uart_word_rdy
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.153     3.114 r  design_1_i/clk_1_uart_rx/inst/data[7]_i_2/O
                         net (fo=9, routed)           0.539     3.653    design_1_i/clk_1_uart_rx/inst/data
    SLICE_X8Y75          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.420     4.182    design_1_i/clk_1_uart_rx/inst/clk
    SLICE_X8Y75          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/done_reg/C
                         clock pessimism              0.564     4.746    
                         clock uncertainty           -0.067     4.679    
    SLICE_X8Y75          FDRE (Setup_fdre_C_CE)      -0.376     4.303    design_1_i/clk_1_uart_rx/inst/done_reg
  -------------------------------------------------------------------
                         required time                          4.303    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.423ns (34.358%)  route 2.719ns (65.642%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 4.230 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.837     0.429    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[6]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.124     0.553 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6/O
                         net (fo=1, routed)           0.576     1.130    design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_6_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.254 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/async_fifo_0/inst/wr_ptr_calc_n_15
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.787 r  design_1_i/async_fifo_0/inst/_carry/CO[3]
                         net (fo=3, routed)           0.812     2.599    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_rdy
    SLICE_X11Y77         LUT2 (Prop_lut2_I1_O)        0.124     2.723 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bram_reg_i_1/O
                         net (fo=1, routed)           0.493     3.216    design_1_i/async_fifo_0/inst/fifo_module/wr_en
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.467     4.230    design_1_i/async_fifo_0/inst/fifo_module/wr_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKARDCLK
                         clock pessimism              0.564     4.794    
                         clock uncertainty           -0.067     4.727    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     4.284    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          4.284    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  1.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/clk_1_uart_rx/inst/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.429%)  route 0.267ns (67.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.577    -0.570    design_1_i/clk_1_uart_rx/inst/clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/clk_1_uart_rx/inst/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  design_1_i/clk_1_uart_rx/inst/data_reg[5]/Q
                         net (fo=1, routed)           0.267    -0.175    design_1_i/async_fifo_0/inst/fifo_module/wr_data[5]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.862    -0.793    design_1_i/async_fifo_0/inst/fifo_module/wr_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKARDCLK
                         clock pessimism              0.274    -0.519    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.277    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.579    -0.568    design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.371    design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X5Y72          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.847    -0.808    design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.568    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.075    -0.493    design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.577    -0.570    design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.373    design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X5Y73          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.845    -0.810    design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.570    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.075    -0.495    design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/clk_1_reset/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_reset/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.577    -0.570    design_1_i/clk_1_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  design_1_i/clk_1_reset/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.362    design_1_i/clk_1_reset/U0/EXT_LPF/p_1_in4_in
    SLICE_X5Y73          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.845    -0.810    design_1_i/clk_1_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.240    -0.570    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.078    -0.492    design_1_i/clk_1_reset/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.254%)  route 0.234ns (58.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.552    -0.595    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[5]/Q
                         net (fo=5, routed)           0.234    -0.198    design_1_i/async_fifo_0/inst/fifo_module/out[5]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.862    -0.793    design_1_i/async_fifo_0/inst/fifo_module/wr_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKARDCLK
                         clock pessimism              0.274    -0.519    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.336    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/clk_1_reset/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_reset/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.577    -0.570    design_1_i/clk_1_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  design_1_i/clk_1_reset/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.069    -0.361    design_1_i/clk_1_reset/U0/EXT_LPF/lpf_exr
    SLICE_X4Y73          LUT3 (Prop_lut3_I0_O)        0.045    -0.316 r  design_1_i/clk_1_reset/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.316    design_1_i/clk_1_reset/U0/EXT_LPF/lpf_int0__0
    SLICE_X4Y73          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.845    -0.810    design_1_i/clk_1_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X4Y73          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.253    -0.557    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.092    -0.465    design_1_i/clk_1_reset/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.010%)  route 0.246ns (59.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.552    -0.595    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[7]/Q
                         net (fo=6, routed)           0.246    -0.185    design_1_i/async_fifo_0/inst/fifo_module/out[7]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.862    -0.793    design_1_i/async_fifo_0/inst/fifo_module/wr_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKARDCLK
                         clock pessimism              0.274    -0.519    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.336    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.928%)  route 0.257ns (61.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.552    -0.595    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.257    -0.174    design_1_i/async_fifo_0/inst/fifo_module/out[6]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.862    -0.793    design_1_i/async_fifo_0/inst/fifo_module/wr_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKARDCLK
                         clock pessimism              0.274    -0.519    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.336    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/clk_1_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_reset/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.776%)  route 0.130ns (41.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.576    -0.571    design_1_i/clk_1_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X4Y74          FDRE                                         r  design_1_i/clk_1_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/clk_1_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.130    -0.300    design_1_i/clk_1_reset/U0/SEQ/seq_cnt[3]
    SLICE_X6Y73          LUT4 (Prop_lut4_I1_O)        0.045    -0.255 r  design_1_i/clk_1_reset/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/clk_1_reset/U0/SEQ/p_3_out[0]
    SLICE_X6Y73          FDRE                                         r  design_1_i/clk_1_reset/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.845    -0.810    design_1_i/clk_1_reset/U0/SEQ/slowest_sync_clk
    SLICE_X6Y73          FDRE                                         r  design_1_i/clk_1_reset/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.121    -0.436    design_1_i/clk_1_reset/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_1_reset/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.577    -0.570    design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  design_1_i/clk_1_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.133    -0.296    design_1_i/clk_1_reset/U0/EXT_LPF/p_3_in1_in
    SLICE_X4Y73          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.845    -0.810    design_1_i/clk_1_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X4Y73          FDRE                                         r  design_1_i/clk_1_reset/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.075    -0.482    design_1_i/clk_1_reset/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.714       3.138      RAMB18_X0Y30     design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.714       3.559      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.714       4.465      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X11Y76     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X11Y78     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X10Y77     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X11Y76     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X11Y76     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X11Y78     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X8Y79      design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.714       207.646    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X2Y73      design_1_i/clk_1_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X2Y73      design_1_i/clk_1_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y78     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y77     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y78     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X8Y79      design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X8Y79      design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X8Y79      design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y79      design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y79      design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[9]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X2Y73      design_1_i/clk_1_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X2Y73      design_1_i/clk_1_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y76     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y78     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y77     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y76     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y76     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y78     design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y77     design_1_i/async_fifo_0/inst/sync_rd_ptr1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y77     design_1_i/async_fifo_0/inst/sync_rd_ptr1_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            4  Failing Endpoints,  Worst Slack       -0.278ns,  Total Violation       -0.659ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.278ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 2.313ns (44.601%)  route 2.873ns (55.399%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 4.227 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.855     0.379    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[3]
    SLICE_X10Y75         LUT5 (Prop_lut5_I2_O)        0.124     0.503 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7/O
                         net (fo=1, routed)           0.566     1.070    design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.194 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/async_fifo_0/inst/rd_ptr_calc_n_25
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.726 r  design_1_i/async_fifo_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           0.860     2.585    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_vld
    SLICE_X8Y76          LUT3 (Prop_lut3_I1_O)        0.124     2.709 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5/O
                         net (fo=1, routed)           0.000     2.709    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.222 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_3_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.662 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_2/O[1]
                         net (fo=1, routed)           0.592     4.254    design_1_i/async_fifo_0/inst/fifo_module/bin_cnt_next[9]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.464     4.227    design_1_i/async_fifo_0/inst/fifo_module/rd_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564     4.791    
                         clock uncertainty           -0.067     4.724    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748     3.976    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          3.976    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                 -0.278    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 2.188ns (42.826%)  route 2.921ns (57.174%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 4.227 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.855     0.379    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[3]
    SLICE_X10Y75         LUT5 (Prop_lut5_I2_O)        0.124     0.503 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7/O
                         net (fo=1, routed)           0.566     1.070    design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.194 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/async_fifo_0/inst/rd_ptr_calc_n_25
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.726 r  design_1_i/async_fifo_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           0.860     2.585    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_vld
    SLICE_X8Y76          LUT3 (Prop_lut3_I1_O)        0.124     2.709 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5/O
                         net (fo=1, routed)           0.000     2.709    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.222 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.537 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_3/O[3]
                         net (fo=1, routed)           0.640     4.177    design_1_i/async_fifo_0/inst/fifo_module/bin_cnt_next[7]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.464     4.227    design_1_i/async_fifo_0/inst/fifo_module/rd_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564     4.791    
                         clock uncertainty           -0.067     4.724    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.749     3.975    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          3.975    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 2.209ns (43.396%)  route 2.881ns (56.604%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 4.227 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.855     0.379    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[3]
    SLICE_X10Y75         LUT5 (Prop_lut5_I2_O)        0.124     0.503 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7/O
                         net (fo=1, routed)           0.566     1.070    design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.194 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/async_fifo_0/inst/rd_ptr_calc_n_25
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.726 r  design_1_i/async_fifo_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           0.860     2.585    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_vld
    SLICE_X8Y76          LUT3 (Prop_lut3_I1_O)        0.124     2.709 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5/O
                         net (fo=1, routed)           0.000     2.709    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.222 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_3_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.558 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_2/O[0]
                         net (fo=1, routed)           0.600     4.158    design_1_i/async_fifo_0/inst/fifo_module/bin_cnt_next[8]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.464     4.227    design_1_i/async_fifo_0/inst/fifo_module/rd_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564     4.791    
                         clock uncertainty           -0.067     4.724    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.737     3.987    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 2.196ns (44.682%)  route 2.719ns (55.318%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 4.227 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.855     0.379    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[3]
    SLICE_X10Y75         LUT5 (Prop_lut5_I2_O)        0.124     0.503 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7/O
                         net (fo=1, routed)           0.566     1.070    design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.194 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/async_fifo_0/inst/rd_ptr_calc_n_25
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.726 r  design_1_i/async_fifo_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           0.860     2.585    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_vld
    SLICE_X8Y76          LUT3 (Prop_lut3_I1_O)        0.124     2.709 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5/O
                         net (fo=1, routed)           0.000     2.709    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.222 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.545 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_3/O[1]
                         net (fo=1, routed)           0.438     3.983    design_1_i/async_fifo_0/inst/fifo_module/bin_cnt_next[5]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.464     4.227    design_1_i/async_fifo_0/inst/fifo_module/rd_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564     4.791    
                         clock uncertainty           -0.067     4.724    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.748     3.976    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          3.976    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.607ns (32.920%)  route 3.275ns (67.080%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 4.227 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.855     0.379    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[3]
    SLICE_X10Y75         LUT5 (Prop_lut5_I2_O)        0.124     0.503 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7/O
                         net (fo=1, routed)           0.566     1.070    design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.194 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/async_fifo_0/inst/rd_ptr_calc_n_25
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.726 r  design_1_i/async_fifo_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           1.101     2.826    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_vld
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.124     2.950 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_next_carry_i_1/O
                         net (fo=1, routed)           0.000     2.950    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_next_carry_i_1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.197 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_next_carry/O[0]
                         net (fo=1, routed)           0.752     3.950    design_1_i/async_fifo_0/inst/fifo_module/bin_cnt_next[0]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.464     4.227    design_1_i/async_fifo_0/inst/fifo_module/rd_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564     4.791    
                         clock uncertainty           -0.067     4.724    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.741     3.983    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          3.983    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 2.112ns (43.725%)  route 2.718ns (56.275%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 4.227 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.855     0.379    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[3]
    SLICE_X10Y75         LUT5 (Prop_lut5_I2_O)        0.124     0.503 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7/O
                         net (fo=1, routed)           0.566     1.070    design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.194 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/async_fifo_0/inst/rd_ptr_calc_n_25
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.726 r  design_1_i/async_fifo_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           0.860     2.585    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_vld
    SLICE_X8Y76          LUT3 (Prop_lut3_I1_O)        0.124     2.709 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5/O
                         net (fo=1, routed)           0.000     2.709    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.222 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.461 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_3/O[2]
                         net (fo=1, routed)           0.437     3.898    design_1_i/async_fifo_0/inst/fifo_module/bin_cnt_next[6]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.464     4.227    design_1_i/async_fifo_0/inst/fifo_module/rd_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564     4.791    
                         clock uncertainty           -0.067     4.724    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.743     3.981    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          3.981    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 2.092ns (43.344%)  route 2.734ns (56.656%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 4.227 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.855     0.379    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[3]
    SLICE_X10Y75         LUT5 (Prop_lut5_I2_O)        0.124     0.503 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7/O
                         net (fo=1, routed)           0.566     1.070    design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.194 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/async_fifo_0/inst/rd_ptr_calc_n_25
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.726 r  design_1_i/async_fifo_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           0.860     2.585    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_vld
    SLICE_X8Y76          LUT3 (Prop_lut3_I1_O)        0.124     2.709 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5/O
                         net (fo=1, routed)           0.000     2.709    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.222 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.441 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_3/O[0]
                         net (fo=1, routed)           0.453     3.895    design_1_i/async_fifo_0/inst/fifo_module/bin_cnt_next[4]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.464     4.227    design_1_i/async_fifo_0/inst/fifo_module/rd_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564     4.791    
                         clock uncertainty           -0.067     4.724    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.737     3.987    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 1.904ns (39.964%)  route 2.860ns (60.036%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 4.227 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.855     0.379    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[3]
    SLICE_X10Y75         LUT5 (Prop_lut5_I2_O)        0.124     0.503 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7/O
                         net (fo=1, routed)           0.566     1.070    design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.194 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/async_fifo_0/inst/rd_ptr_calc_n_25
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.726 r  design_1_i/async_fifo_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           0.860     2.585    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_vld
    SLICE_X8Y76          LUT3 (Prop_lut3_I1_O)        0.124     2.709 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5/O
                         net (fo=1, routed)           0.000     2.709    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.253 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4/O[2]
                         net (fo=1, routed)           0.579     3.832    design_1_i/async_fifo_0/inst/fifo_module/bin_cnt_next[2]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.464     4.227    design_1_i/async_fifo_0/inst/fifo_module/rd_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564     4.791    
                         clock uncertainty           -0.067     4.724    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.743     3.981    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          3.981    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.968ns (42.002%)  route 2.717ns (57.998%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 4.227 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.855     0.379    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[3]
    SLICE_X10Y75         LUT5 (Prop_lut5_I2_O)        0.124     0.503 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7/O
                         net (fo=1, routed)           0.566     1.070    design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.194 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/async_fifo_0/inst/rd_ptr_calc_n_25
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.726 r  design_1_i/async_fifo_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           0.860     2.585    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_vld
    SLICE_X8Y76          LUT3 (Prop_lut3_I1_O)        0.124     2.709 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5/O
                         net (fo=1, routed)           0.000     2.709    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.317 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4/O[3]
                         net (fo=1, routed)           0.436     3.753    design_1_i/async_fifo_0/inst/fifo_module/bin_cnt_next[3]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.464     4.227    design_1_i/async_fifo_0/inst/fifo_module/rd_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564     4.791    
                         clock uncertainty           -0.067     4.724    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.749     3.975    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          3.975    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.787ns (38.458%)  route 2.860ns (61.542%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 4.227 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.855     0.379    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[3]
    SLICE_X10Y75         LUT5 (Prop_lut5_I2_O)        0.124     0.503 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7/O
                         net (fo=1, routed)           0.566     1.070    design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_7_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.194 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/async_fifo_0/inst/rd_ptr_calc_n_25
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.726 r  design_1_i/async_fifo_0/inst/_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           0.860     2.585    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_vld
    SLICE_X8Y76          LUT3 (Prop_lut3_I1_O)        0.124     2.709 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5/O
                         net (fo=1, routed)           0.000     2.709    design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_5_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.136 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bram_reg_i_4/O[1]
                         net (fo=1, routed)           0.579     3.715    design_1_i/async_fifo_0/inst/fifo_module/bin_cnt_next[1]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.464     4.227    design_1_i/async_fifo_0/inst/fifo_module/rd_clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKBWRCLK
                         clock pessimism              0.564     4.791    
                         clock uncertainty           -0.067     4.724    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.748     3.976    design_1_i/async_fifo_0/inst/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          3.976    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                  0.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.579    -0.568    design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y78          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.371    design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X5Y78          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.848    -0.807    design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y78          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.568    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.075    -0.493    design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/clk_2_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_2_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.579    -0.568    design_1_i/clk_2_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y78          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/clk_2_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.360    design_1_i/clk_2_reset/U0/EXT_LPF/p_1_in
    SLICE_X5Y78          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.848    -0.807    design_1_i/clk_2_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y78          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.078    -0.490    design_1_i/clk_2_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.576    -0.571    design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y75          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.365    design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X4Y75          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.844    -0.811    design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y75          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.571    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.075    -0.496    design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/clk_2_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_2_reset/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.579    -0.568    design_1_i/clk_2_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y78          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  design_1_i/clk_2_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.388    design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.098    -0.290 r  design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X5Y78          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.848    -0.807    design_1_i/clk_2_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y78          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.239    -0.568    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.092    -0.476    design_1_i/clk_2_reset/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/clk_2_uart_tx/inst/temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_2_uart_tx/inst/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.577    -0.570    design_1_i/clk_2_uart_tx/inst/clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/clk_2_uart_tx/inst/temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  design_1_i/clk_2_uart_tx/inst/temp_reg[8]/Q
                         net (fo=1, routed)           0.053    -0.389    design_1_i/clk_2_uart_tx/inst/temp_reg_n_0_[8]
    SLICE_X5Y76          LUT4 (Prop_lut4_I1_O)        0.099    -0.290 r  design_1_i/clk_2_uart_tx/inst/temp[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/clk_2_uart_tx/inst/temp[7]_i_1_n_0
    SLICE_X5Y76          FDRE                                         r  design_1_i/clk_2_uart_tx/inst/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.845    -0.810    design_1_i/clk_2_uart_tx/inst/clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/clk_2_uart_tx/inst/temp_reg[7]/C
                         clock pessimism              0.240    -0.570    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.092    -0.478    design_1_i/clk_2_uart_tx/inst/temp_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.549    -0.598    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X11Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[5]/Q
                         net (fo=1, routed)           0.164    -0.293    design_1_i/async_fifo_0/inst/sync_wr_ptr0[5]
    SLICE_X9Y75          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.816    -0.839    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X9Y75          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr1_reg[5]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X9Y75          FDRE (Hold_fdre_C_D)         0.071    -0.494    design_1_i/async_fifo_0/inst/sync_wr_ptr1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/clk_2_reset/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_2_reset/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.581    -0.566    design_1_i/clk_2_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  design_1_i/clk_2_reset/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069    -0.370    design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X3Y78          LUT5 (Prop_lut5_I2_O)        0.099    -0.271 r  design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.271    design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X3Y78          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.850    -0.805    design_1_i/clk_2_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y78          FDRE                                         r  design_1_i/clk_2_reset/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.239    -0.566    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.091    -0.475    design_1_i/clk_2_reset/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/clk_2_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_2_reset/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.771%)  route 0.148ns (44.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.582    -0.565    design_1_i/clk_2_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X3Y79          FDRE                                         r  design_1_i/clk_2_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  design_1_i/clk_2_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.148    -0.277    design_1_i/clk_2_reset/U0/SEQ/seq_cnt[3]
    SLICE_X4Y78          LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  design_1_i/clk_2_reset/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/clk_2_reset/U0/SEQ/p_3_out[0]
    SLICE_X4Y78          FDRE                                         r  design_1_i/clk_2_reset/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.848    -0.807    design_1_i/clk_2_reset/U0/SEQ/slowest_sync_clk
    SLICE_X4Y78          FDRE                                         r  design_1_i/clk_2_reset/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.274    -0.533    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.092    -0.441    design_1_i/clk_2_reset/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/clk_2_uart_tx/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/clk_2_uart_tx/inst/uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.726%)  route 0.114ns (35.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.577    -0.570    design_1_i/clk_2_uart_tx/inst/clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/clk_2_uart_tx/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  design_1_i/clk_2_uart_tx/inst/temp_reg[0]/Q
                         net (fo=2, routed)           0.114    -0.292    design_1_i/clk_2_uart_tx/inst/temp_reg_n_0_[0]
    SLICE_X4Y75          LUT5 (Prop_lut5_I1_O)        0.045    -0.247 r  design_1_i/clk_2_uart_tx/inst/uart_tx_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/clk_2_uart_tx/inst/uart_tx_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  design_1_i/clk_2_uart_tx/inst/uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.844    -0.811    design_1_i/clk_2_uart_tx/inst/clk
    SLICE_X4Y75          FDRE                                         r  design_1_i/clk_2_uart_tx/inst/uart_tx_reg/C
                         clock pessimism              0.253    -0.558    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.092    -0.466    design_1_i/clk_2_uart_tx/inst/uart_tx_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.862%)  route 0.173ns (55.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.552    -0.595    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[8]/Q
                         net (fo=1, routed)           0.173    -0.281    design_1_i/async_fifo_0/inst/sync_wr_ptr0[8]
    SLICE_X10Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.816    -0.839    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X10Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr1_reg[8]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X10Y75         FDRE (Hold_fdre_C_D)         0.063    -0.502    design_1_i/async_fifo_0/inst/sync_wr_ptr1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.714       3.138      RAMB18_X0Y30     design_1_i/async_fifo_0/inst/fifo_module/bram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.714       3.559      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.714       4.465      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X10Y75     design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X9Y76      design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X9Y74      design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X9Y74      design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X9Y74      design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X9Y75      design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X9Y75      design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.714       207.646    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X2Y78      design_1_i/clk_2_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X2Y78      design_1_i/clk_2_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y78      design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y78      design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y78      design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y77      design_1_i/async_fifo_0/inst/sync_wr_ptr1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y77      design_1_i/async_fifo_0/inst/sync_wr_ptr1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y77      design_1_i/async_fifo_0/inst/sync_wr_ptr1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y78      design_1_i/async_fifo_0/inst/sync_wr_ptr1_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X5Y78      design_1_i/clk_2_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X2Y78      design_1_i/clk_2_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X2Y78      design_1_i/clk_2_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y75     design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y76      design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y74      design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y74      design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y74      design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y75      design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y75      design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y75      design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.580ns (20.016%)  route 2.318ns (79.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 4.188 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y75          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[5]/Q
                         net (fo=5, routed)           1.467     0.991    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[5]
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.124     1.115 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[4]_i_1/O
                         net (fo=1, routed)           0.850     1.966    design_1_i/async_fifo_0/inst/rd_ptr_gry[4]
    SLICE_X11Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.426     4.188    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X11Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[4]/C
                         clock pessimism              0.399     4.588    
                         clock uncertainty           -0.187     4.401    
    SLICE_X11Y78         FDRE (Setup_fdre_C_D)       -0.081     4.320    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[4]
  -------------------------------------------------------------------
                         required time                          4.320    
                         arrival time                          -1.966    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.580ns (22.416%)  route 2.007ns (77.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 4.188 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.537    -0.930    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y76          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[8]/Q
                         net (fo=5, routed)           2.007     1.534    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[8]
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.124     1.658 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[8]_i_1/O
                         net (fo=1, routed)           0.000     1.658    design_1_i/async_fifo_0/inst/rd_ptr_gry[8]
    SLICE_X9Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.426     4.188    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X9Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[8]/C
                         clock pessimism              0.399     4.588    
                         clock uncertainty           -0.187     4.401    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.029     4.430    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[8]
  -------------------------------------------------------------------
                         required time                          4.430    
                         arrival time                          -1.658    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.602ns (27.609%)  route 1.578ns (72.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 4.185 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[1]/Q
                         net (fo=6, routed)           0.888     0.412    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[1]
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.146     0.558 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[0]_i_1/O
                         net (fo=1, routed)           0.690     1.248    design_1_i/async_fifo_0/inst/rd_ptr_gry[0]
    SLICE_X11Y76         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.423     4.185    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X11Y76         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[0]/C
                         clock pessimism              0.399     4.585    
                         clock uncertainty           -0.187     4.398    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)       -0.285     4.113    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                          4.113    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.580ns (24.384%)  route 1.799ns (75.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 4.186 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[2]/Q
                         net (fo=5, routed)           0.814     0.338    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[2]
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.124     0.462 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[1]_i_1/O
                         net (fo=1, routed)           0.984     1.447    design_1_i/async_fifo_0/inst/rd_ptr_gry[1]
    SLICE_X10Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.424     4.186    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X10Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[1]/C
                         clock pessimism              0.399     4.586    
                         clock uncertainty           -0.187     4.399    
    SLICE_X10Y77         FDRE (Setup_fdre_C_D)       -0.016     4.383    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                          4.383    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.608ns (24.657%)  route 1.858ns (75.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 4.185 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y75          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[4]/Q
                         net (fo=6, routed)           1.858     1.382    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[4]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.152     1.534 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.534    design_1_i/async_fifo_0/inst/rd_ptr_gry[3]
    SLICE_X11Y76         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.423     4.185    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X11Y76         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[3]/C
                         clock pessimism              0.399     4.585    
                         clock uncertainty           -0.187     4.398    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.075     4.473    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                          4.473    
                         arrival time                          -1.534    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.606ns (25.000%)  route 1.818ns (75.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 4.188 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.537    -0.930    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y76          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[10]/Q
                         net (fo=4, routed)           1.818     1.344    design_1_i/async_fifo_0/inst/rd_ptr_calc/D[10]
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.150     1.494 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[9]_i_1/O
                         net (fo=1, routed)           0.000     1.494    design_1_i/async_fifo_0/inst/rd_ptr_gry[9]
    SLICE_X9Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.426     4.188    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X9Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[9]/C
                         clock pessimism              0.399     4.588    
                         clock uncertainty           -0.187     4.401    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.075     4.476    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[9]
  -------------------------------------------------------------------
                         required time                          4.476    
                         arrival time                          -1.494    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.580ns (24.112%)  route 1.825ns (75.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 4.188 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y75          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[7]/Q
                         net (fo=6, routed)           1.825     1.349    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[7]
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.124     1.473 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[7]_i_1/O
                         net (fo=1, routed)           0.000     1.473    design_1_i/async_fifo_0/inst/rd_ptr_gry[7]
    SLICE_X8Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.426     4.188    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X8Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[7]/C
                         clock pessimism              0.399     4.588    
                         clock uncertainty           -0.187     4.401    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.081     4.482    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                          4.482    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.606ns (24.821%)  route 1.835ns (75.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 4.188 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y75          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[7]/Q
                         net (fo=6, routed)           1.835     1.359    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[7]
    SLICE_X8Y79          LUT2 (Prop_lut2_I0_O)        0.150     1.509 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[6]_i_1/O
                         net (fo=1, routed)           0.000     1.509    design_1_i/async_fifo_0/inst/rd_ptr_gry[6]
    SLICE_X8Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.426     4.188    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X8Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[6]/C
                         clock pessimism              0.399     4.588    
                         clock uncertainty           -0.187     4.401    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.118     4.519    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                          4.519    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.580ns (25.394%)  route 1.704ns (74.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 4.185 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[2]/Q
                         net (fo=5, routed)           1.704     1.228    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[2]
    SLICE_X11Y76         LUT2 (Prop_lut2_I1_O)        0.124     1.352 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/async_fifo_0/inst/rd_ptr_gry[2]
    SLICE_X11Y76         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.423     4.185    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X11Y76         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[2]/C
                         clock pessimism              0.399     4.585    
                         clock uncertainty           -0.187     4.398    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.029     4.427    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                          4.427    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0_1 rise@5.714ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.580ns (25.620%)  route 1.684ns (74.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 4.188 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.535    -0.932    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y75          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           1.684     1.208    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[6]
    SLICE_X8Y79          LUT2 (Prop_lut2_I0_O)        0.124     1.332 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[5]_i_1/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/async_fifo_0/inst/rd_ptr_gry[5]
    SLICE_X8Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.426     4.188    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X8Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[5]/C
                         clock pessimism              0.399     4.588    
                         clock uncertainty           -0.187     4.401    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.077     4.478    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                          4.478    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  3.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.207ns (30.959%)  route 0.462ns (69.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.549    -0.598    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X10Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.200    -0.234    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[0]
    SLICE_X10Y75         LUT2 (Prop_lut2_I1_O)        0.043    -0.191 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[0]_i_1/O
                         net (fo=1, routed)           0.262     0.071    design_1_i/async_fifo_0/inst/rd_ptr_gry[0]
    SLICE_X11Y76         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.817    -0.838    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X11Y76         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[0]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.187    -0.097    
    SLICE_X11Y76         FDRE (Hold_fdre_C_D)         0.000    -0.097    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.187ns (23.971%)  route 0.593ns (76.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.549    -0.598    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.593     0.136    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[3]
    SLICE_X11Y76         LUT2 (Prop_lut2_I1_O)        0.046     0.182 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[3]_i_1/O
                         net (fo=1, routed)           0.000     0.182    design_1_i/async_fifo_0/inst/rd_ptr_gry[3]
    SLICE_X11Y76         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.817    -0.838    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X11Y76         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[3]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.187    -0.097    
    SLICE_X11Y76         FDRE (Hold_fdre_C_D)         0.107     0.010    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.873%)  route 0.593ns (76.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.549    -0.598    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.593     0.136    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[3]
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.045     0.181 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.181    design_1_i/async_fifo_0/inst/rd_ptr_gry[2]
    SLICE_X11Y76         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.817    -0.838    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X11Y76         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[2]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.187    -0.097    
    SLICE_X11Y76         FDRE (Hold_fdre_C_D)         0.091    -0.006    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.185ns (22.320%)  route 0.644ns (77.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.549    -0.598    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y75          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.644     0.187    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[6]
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.044     0.231 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[6]_i_1/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/async_fifo_0/inst/rd_ptr_gry[6]
    SLICE_X8Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.821    -0.834    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X8Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[6]/C
                         clock pessimism              0.555    -0.280    
                         clock uncertainty            0.187    -0.093    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.131     0.038    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.414%)  route 0.644ns (77.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.549    -0.598    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y75          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.644     0.187    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[6]
    SLICE_X8Y79          LUT2 (Prop_lut2_I0_O)        0.045     0.232 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[5]_i_1/O
                         net (fo=1, routed)           0.000     0.232    design_1_i/async_fifo_0/inst/rd_ptr_gry[5]
    SLICE_X8Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.821    -0.834    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X8Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[5]/C
                         clock pessimism              0.555    -0.280    
                         clock uncertainty            0.187    -0.093    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.120     0.027    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.156%)  route 0.681ns (82.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.550    -0.597    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y76          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[10]/Q
                         net (fo=4, routed)           0.681     0.225    design_1_i/async_fifo_0/inst/rd_ptr_calc_n_10
    SLICE_X11Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.820    -0.835    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X11Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[10]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.187    -0.094    
    SLICE_X11Y78         FDRE (Hold_fdre_C_D)         0.070    -0.024    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[10]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.580%)  route 0.638ns (77.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.549    -0.598    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[1]/Q
                         net (fo=6, routed)           0.275    -0.183    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[1]
    SLICE_X10Y75         LUT2 (Prop_lut2_I1_O)        0.045    -0.138 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[1]_i_1/O
                         net (fo=1, routed)           0.363     0.226    design_1_i/async_fifo_0/inst/rd_ptr_gry[1]
    SLICE_X10Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.818    -0.836    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X10Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[1]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.187    -0.095    
    SLICE_X10Y77         FDRE (Hold_fdre_C_D)         0.060    -0.035    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.187ns (21.092%)  route 0.700ns (78.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.550    -0.597    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y76          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[9]/Q
                         net (fo=6, routed)           0.700     0.243    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[9]
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.046     0.289 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[9]_i_1/O
                         net (fo=1, routed)           0.000     0.289    design_1_i/async_fifo_0/inst/rd_ptr_gry[9]
    SLICE_X9Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.821    -0.834    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X9Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[9]/C
                         clock pessimism              0.555    -0.280    
                         clock uncertainty            0.187    -0.093    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.107     0.014    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (21.003%)  route 0.700ns (78.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.550    -0.597    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y76          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[9]/Q
                         net (fo=6, routed)           0.700     0.243    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[9]
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.045     0.288 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[8]_i_1/O
                         net (fo=1, routed)           0.000     0.288    design_1_i/async_fifo_0/inst/rd_ptr_gry[8]
    SLICE_X9Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.821    -0.834    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X9Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[8]/C
                         clock pessimism              0.555    -0.280    
                         clock uncertainty            0.187    -0.093    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.091    -0.002    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (20.001%)  route 0.744ns (79.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.550    -0.597    design_1_i/async_fifo_0/inst/rd_ptr_calc/rd_clk
    SLICE_X9Y76          FDRE                                         r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg[8]/Q
                         net (fo=5, routed)           0.744     0.288    design_1_i/async_fifo_0/inst/rd_ptr_calc/bin_cnt_reg_reg_n_0_[8]
    SLICE_X8Y79          LUT2 (Prop_lut2_I0_O)        0.045     0.333 r  design_1_i/async_fifo_0/inst/rd_ptr_calc/sync_rd_ptr0[7]_i_1/O
                         net (fo=1, routed)           0.000     0.333    design_1_i/async_fifo_0/inst/rd_ptr_gry[7]
    SLICE_X8Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.821    -0.834    design_1_i/async_fifo_0/inst/wr_clk
    SLICE_X8Y79          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[7]/C
                         clock pessimism              0.555    -0.280    
                         clock uncertainty            0.187    -0.093    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.121     0.028    design_1_i/async_fifo_0/inst/sync_rd_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.518ns (19.796%)  route 2.099ns (80.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 4.185 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.542    -0.925    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y79         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.407 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[10]/Q
                         net (fo=4, routed)           2.099     1.692    design_1_i/async_fifo_0/inst/wr_ptr_calc_n_0
    SLICE_X9Y77          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.423     4.185    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[10]/C
                         clock pessimism              0.399     4.585    
                         clock uncertainty           -0.187     4.398    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)       -0.105     4.293    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[10]
  -------------------------------------------------------------------
                         required time                          4.293    
                         arrival time                          -1.692    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.670ns (28.605%)  route 1.672ns (71.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 4.187 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[7]/Q
                         net (fo=6, routed)           0.839     0.431    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[7]
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.152     0.583 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[7]_i_1/O
                         net (fo=1, routed)           0.833     1.416    design_1_i/async_fifo_0/inst/wr_ptr_gry[7]
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.425     4.187    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[7]/C
                         clock pessimism              0.399     4.587    
                         clock uncertainty           -0.187     4.400    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)       -0.283     4.117    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                          4.117    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.668ns (29.956%)  route 1.562ns (70.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 4.187 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[5]/Q
                         net (fo=5, routed)           0.753     0.345    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[5]
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.150     0.495 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[4]_i_1/O
                         net (fo=1, routed)           0.809     1.304    design_1_i/async_fifo_0/inst/wr_ptr_gry[4]
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.425     4.187    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[4]/C
                         clock pessimism              0.399     4.587    
                         clock uncertainty           -0.187     4.400    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)       -0.275     4.125    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[4]
  -------------------------------------------------------------------
                         required time                          4.125    
                         arrival time                          -1.304    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.642ns (26.325%)  route 1.797ns (73.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 4.186 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.538    -0.929    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[2]/Q
                         net (fo=5, routed)           1.797     1.386    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[2]
    SLICE_X11Y77         LUT2 (Prop_lut2_I1_O)        0.124     1.510 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.510    design_1_i/async_fifo_0/inst/wr_ptr_gry[2]
    SLICE_X11Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.424     4.186    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X11Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[2]/C
                         clock pessimism              0.399     4.586    
                         clock uncertainty           -0.187     4.399    
    SLICE_X11Y77         FDRE (Setup_fdre_C_D)        0.031     4.430    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                          4.430    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.672ns (27.916%)  route 1.735ns (72.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 4.186 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[4]/Q
                         net (fo=6, routed)           1.735     1.327    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[4]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.154     1.481 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.481    design_1_i/async_fifo_0/inst/wr_ptr_gry[3]
    SLICE_X11Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.424     4.186    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X11Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[3]/C
                         clock pessimism              0.399     4.586    
                         clock uncertainty           -0.187     4.399    
    SLICE_X11Y77         FDRE (Setup_fdre_C_D)        0.075     4.474    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                          4.474    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.642ns (27.399%)  route 1.701ns (72.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 4.183 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[5]/Q
                         net (fo=5, routed)           1.701     1.293    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[5]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.124     1.417 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[5]_i_1/O
                         net (fo=1, routed)           0.000     1.417    design_1_i/async_fifo_0/inst/wr_ptr_gry[5]
    SLICE_X11Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.421     4.183    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X11Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[5]/C
                         clock pessimism              0.399     4.583    
                         clock uncertainty           -0.187     4.396    
    SLICE_X11Y75         FDRE (Setup_fdre_C_D)        0.029     4.425    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                          4.425    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.642ns (27.642%)  route 1.681ns (72.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 4.186 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.538    -0.929    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[1]/Q
                         net (fo=6, routed)           1.681     1.270    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[1]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     1.394 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.394    design_1_i/async_fifo_0/inst/wr_ptr_gry[0]
    SLICE_X11Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.424     4.186    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X11Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[0]/C
                         clock pessimism              0.399     4.586    
                         clock uncertainty           -0.187     4.399    
    SLICE_X11Y77         FDRE (Setup_fdre_C_D)        0.029     4.428    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                          4.428    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.642ns (28.481%)  route 1.612ns (71.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 4.187 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.542    -0.925    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y79         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.407 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[8]/Q
                         net (fo=5, routed)           1.612     1.205    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[8]
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.124     1.329 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[8]_i_1/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/async_fifo_0/inst/wr_ptr_gry[8]
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.425     4.187    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[8]/C
                         clock pessimism              0.399     4.587    
                         clock uncertainty           -0.187     4.400    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.031     4.431    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[8]
  -------------------------------------------------------------------
                         required time                          4.431    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.670ns (34.656%)  route 1.263ns (65.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 4.183 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.538    -0.929    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[2]/Q
                         net (fo=5, routed)           0.663     0.252    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[2]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.152     0.404 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[1]_i_1/O
                         net (fo=1, routed)           0.601     1.004    design_1_i/async_fifo_0/inst/wr_ptr_gry[1]
    SLICE_X11Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.421     4.183    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X11Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[1]/C
                         clock pessimism              0.399     4.583    
                         clock uncertainty           -0.187     4.396    
    SLICE_X11Y75         FDRE (Setup_fdre_C_D)       -0.289     4.107    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                          4.107    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out2_design_1_clk_wiz_0_1 rise@5.714ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.670ns (30.222%)  route 1.547ns (69.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 4.183 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         1.541    -0.926    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[7]/Q
                         net (fo=6, routed)           1.547     1.139    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[7]
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.152     1.291 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[6]_i_1/O
                         net (fo=1, routed)           0.000     1.291    design_1_i/async_fifo_0/inst/wr_ptr_gry[6]
    SLICE_X11Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.714    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.133 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.294    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     1.091 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     2.672    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          1.421     4.183    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X11Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[6]/C
                         clock pessimism              0.399     4.583    
                         clock uncertainty           -0.187     4.396    
    SLICE_X11Y75         FDRE (Setup_fdre_C_D)        0.075     4.471    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                          4.471    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  3.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.209ns (35.452%)  route 0.381ns (64.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.552    -0.595    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[1]/Q
                         net (fo=6, routed)           0.173    -0.258    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[1]
    SLICE_X11Y77         LUT2 (Prop_lut2_I1_O)        0.045    -0.213 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[1]_i_1/O
                         net (fo=1, routed)           0.208    -0.006    design_1_i/async_fifo_0/inst/wr_ptr_gry[1]
    SLICE_X11Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.816    -0.839    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X11Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[1]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.187    -0.098    
    SLICE_X11Y75         FDRE (Hold_fdre_C_D)        -0.001    -0.099    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.206ns (25.877%)  route 0.590ns (74.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.553    -0.594    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y79         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[9]/Q
                         net (fo=6, routed)           0.590     0.160    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[9]
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.042     0.202 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[9]_i_1/O
                         net (fo=1, routed)           0.000     0.202    design_1_i/async_fifo_0/inst/wr_ptr_gry[9]
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.820    -0.835    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[9]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.187    -0.094    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.107     0.013    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.208ns (26.200%)  route 0.586ns (73.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.552    -0.595    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[7]/Q
                         net (fo=6, routed)           0.586     0.155    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[7]
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.044     0.199 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[6]_i_1/O
                         net (fo=1, routed)           0.000     0.199    design_1_i/async_fifo_0/inst/wr_ptr_gry[6]
    SLICE_X11Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.816    -0.839    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X11Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[6]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.187    -0.098    
    SLICE_X11Y75         FDRE (Hold_fdre_C_D)         0.107     0.009    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.155%)  route 0.590ns (73.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.553    -0.594    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y79         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[9]/Q
                         net (fo=6, routed)           0.590     0.160    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[9]
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.045     0.205 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[8]_i_1/O
                         net (fo=1, routed)           0.000     0.205    design_1_i/async_fifo_0/inst/wr_ptr_gry[8]
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.820    -0.835    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[8]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.187    -0.094    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.092    -0.002    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.209ns (25.375%)  route 0.615ns (74.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.552    -0.595    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.615     0.184    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[3]
    SLICE_X11Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.229 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[3]_i_1/O
                         net (fo=1, routed)           0.000     0.229    design_1_i/async_fifo_0/inst/wr_ptr_gry[3]
    SLICE_X11Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.818    -0.836    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X11Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[3]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.187    -0.095    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.107     0.012    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.209ns (25.375%)  route 0.615ns (74.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.552    -0.595    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.615     0.184    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[3]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.229 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.229    design_1_i/async_fifo_0/inst/wr_ptr_gry[2]
    SLICE_X11Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.818    -0.836    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X11Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[2]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.187    -0.095    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.092    -0.003    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.209ns (25.194%)  route 0.621ns (74.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.552    -0.595    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.621     0.189    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[6]
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.045     0.234 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[5]_i_1/O
                         net (fo=1, routed)           0.000     0.234    design_1_i/async_fifo_0/inst/wr_ptr_gry[5]
    SLICE_X11Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.816    -0.839    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X11Y75         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[5]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.187    -0.098    
    SLICE_X11Y75         FDRE (Hold_fdre_C_D)         0.091    -0.007    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.482%)  route 0.645ns (75.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.552    -0.595    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[0]/Q
                         net (fo=5, routed)           0.645     0.214    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.259 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.259    design_1_i/async_fifo_0/inst/wr_ptr_gry[0]
    SLICE_X11Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.818    -0.836    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X11Y77         FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[0]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.187    -0.095    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.091    -0.004    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.210ns (26.062%)  route 0.596ns (73.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.553    -0.594    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y79         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[8]/Q
                         net (fo=5, routed)           0.273    -0.157    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[8]
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.046    -0.111 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[7]_i_1/O
                         net (fo=1, routed)           0.323     0.212    design_1_i/async_fifo_0/inst/wr_ptr_gry[7]
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.820    -0.835    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[7]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.187    -0.094    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.004    -0.090    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.207ns (24.603%)  route 0.634ns (75.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=104, routed)         0.552    -0.595    design_1_i/async_fifo_0/inst/wr_ptr_calc/wr_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/bin_cnt_reg_reg[4]/Q
                         net (fo=6, routed)           0.242    -0.189    design_1_i/async_fifo_0/inst/wr_ptr_calc/Q[4]
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.043    -0.146 r  design_1_i/async_fifo_0/inst/wr_ptr_calc/sync_wr_ptr0[4]_i_1/O
                         net (fo=1, routed)           0.392     0.246    design_1_i/async_fifo_0/inst/wr_ptr_gry[4]
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=95, routed)          0.820    -0.835    design_1_i/async_fifo_0/inst/rd_clk
    SLICE_X9Y78          FDRE                                         r  design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[4]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.187    -0.094    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.003    -0.091    design_1_i/async_fifo_0/inst/sync_wr_ptr0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.337    





