IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.83        Core1: 168.80        
Core2: 25.87        Core3: 167.37        
Core4: 22.82        Core5: 167.72        
Core6: 25.06        Core7: 141.14        
Core8: 25.88        Core9: 71.67        
Core10: 23.61        Core11: 197.43        
Core12: 11.83        Core13: 198.74        
Core14: 18.92        Core15: 192.36        
Core16: 19.57        Core17: 138.14        
Core18: 20.52        Core19: 141.77        
Core20: 27.16        Core21: 146.82        
Core22: 23.29        Core23: 143.06        
Core24: 22.44        Core25: 136.93        
Core26: 23.55        Core27: 192.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.76
Socket1: 165.96
DDR read Latency(ns)
Socket0: 78367.20
Socket1: 230.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.04        Core1: 170.96        
Core2: 25.38        Core3: 169.77        
Core4: 22.47        Core5: 168.81        
Core6: 22.70        Core7: 144.31        
Core8: 23.15        Core9: 69.29        
Core10: 10.54        Core11: 197.82        
Core12: 25.43        Core13: 198.80        
Core14: 20.15        Core15: 193.50        
Core16: 19.38        Core17: 141.33        
Core18: 19.88        Core19: 145.15        
Core20: 18.53        Core21: 148.13        
Core22: 21.67        Core23: 146.51        
Core24: 22.37        Core25: 130.23        
Core26: 22.50        Core27: 193.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.93
Socket1: 167.03
DDR read Latency(ns)
Socket0: 76443.97
Socket1: 232.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.66        Core1: 168.16        
Core2: 24.34        Core3: 169.36        
Core4: 23.16        Core5: 167.61        
Core6: 22.08        Core7: 139.25        
Core8: 15.05        Core9: 69.06        
Core10: 14.27        Core11: 197.23        
Core12: 20.27        Core13: 198.32        
Core14: 17.26        Core15: 193.86        
Core16: 17.91        Core17: 140.29        
Core18: 25.32        Core19: 140.45        
Core20: 19.36        Core21: 146.76        
Core22: 22.31        Core23: 147.51        
Core24: 20.66        Core25: 131.21        
Core26: 20.63        Core27: 193.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.34
Socket1: 165.90
DDR read Latency(ns)
Socket0: 69665.17
Socket1: 230.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.71        Core1: 171.06        
Core2: 21.07        Core3: 170.29        
Core4: 24.12        Core5: 168.37        
Core6: 22.21        Core7: 139.56        
Core8: 20.87        Core9: 70.48        
Core10: 20.27        Core11: 197.08        
Core12: 22.56        Core13: 198.64        
Core14: 10.18        Core15: 195.22        
Core16: 19.09        Core17: 141.15        
Core18: 19.76        Core19: 142.46        
Core20: 17.89        Core21: 146.29        
Core22: 21.92        Core23: 143.80        
Core24: 22.12        Core25: 135.55        
Core26: 20.86        Core27: 191.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.88
Socket1: 166.57
DDR read Latency(ns)
Socket0: 75022.71
Socket1: 233.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.15        Core1: 167.45        
Core2: 21.10        Core3: 168.61        
Core4: 23.70        Core5: 168.66        
Core6: 22.27        Core7: 141.18        
Core8: 22.04        Core9: 70.92        
Core10: 20.40        Core11: 196.96        
Core12: 20.03        Core13: 198.21        
Core14: 12.30        Core15: 195.58        
Core16: 18.12        Core17: 138.34        
Core18: 10.46        Core19: 144.89        
Core20: 22.69        Core21: 150.22        
Core22: 21.91        Core23: 146.24        
Core24: 22.68        Core25: 134.41        
Core26: 22.92        Core27: 192.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.05
Socket1: 166.77
DDR read Latency(ns)
Socket0: 76303.74
Socket1: 232.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.02        Core1: 170.52        
Core2: 23.37        Core3: 169.73        
Core4: 22.58        Core5: 168.42        
Core6: 25.63        Core7: 141.85        
Core8: 23.57        Core9: 70.21        
Core10: 20.23        Core11: 197.98        
Core12: 24.24        Core13: 199.32        
Core14: 9.89        Core15: 196.06        
Core16: 19.87        Core17: 140.38        
Core18: 12.56        Core19: 143.17        
Core20: 18.21        Core21: 149.49        
Core22: 21.32        Core23: 147.69        
Core24: 22.72        Core25: 135.25        
Core26: 19.88        Core27: 193.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.33
Socket1: 167.54
DDR read Latency(ns)
Socket0: 75634.98
Socket1: 232.72
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.48        Core1: 168.81        
Core2: 18.76        Core3: 170.09        
Core4: 24.57        Core5: 161.92        
Core6: 8.39        Core7: 134.07        
Core8: 26.07        Core9: 70.25        
Core10: 21.06        Core11: 195.75        
Core12: 20.57        Core13: 193.58        
Core14: 18.70        Core15: 192.00        
Core16: 21.77        Core17: 145.04        
Core18: 16.34        Core19: 139.35        
Core20: 26.19        Core21: 144.61        
Core22: 28.08        Core23: 130.84        
Core24: 26.68        Core25: 132.14        
Core26: 19.36        Core27: 178.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.34
Socket1: 162.79
DDR read Latency(ns)
Socket0: 62065.90
Socket1: 226.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.77        Core1: 166.94        
Core2: 19.62        Core3: 167.89        
Core4: 24.02        Core5: 164.35        
Core6: 21.18        Core7: 138.00        
Core8: 21.11        Core9: 73.86        
Core10: 22.14        Core11: 196.46        
Core12: 20.37        Core13: 193.25        
Core14: 19.88        Core15: 191.09        
Core16: 21.91        Core17: 144.48        
Core18: 12.95        Core19: 142.73        
Core20: 18.38        Core21: 143.39        
Core22: 20.42        Core23: 131.11        
Core24: 20.78        Core25: 133.87        
Core26: 22.67        Core27: 179.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.43
Socket1: 163.32
DDR read Latency(ns)
Socket0: 65420.44
Socket1: 234.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.05        Core1: 164.43        
Core2: 21.48        Core3: 169.88        
Core4: 18.51        Core5: 161.59        
Core6: 12.36        Core7: 138.28        
Core8: 17.43        Core9: 72.49        
Core10: 19.31        Core11: 195.36        
Core12: 18.10        Core13: 194.11        
Core14: 20.35        Core15: 190.52        
Core16: 20.89        Core17: 142.62        
Core18: 22.27        Core19: 142.90        
Core20: 22.76        Core21: 143.73        
Core22: 23.27        Core23: 129.52        
Core24: 23.39        Core25: 133.19        
Core26: 10.57        Core27: 177.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.37
Socket1: 162.52
DDR read Latency(ns)
Socket0: 57348.83
Socket1: 233.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.57        Core1: 171.06        
Core2: 19.31        Core3: 171.12        
Core4: 19.35        Core5: 166.42        
Core6: 21.30        Core7: 134.12        
Core8: 23.40        Core9: 71.77        
Core10: 21.41        Core11: 198.76        
Core12: 20.74        Core13: 194.80        
Core14: 20.75        Core15: 195.17        
Core16: 20.86        Core17: 146.21        
Core18: 23.48        Core19: 144.00        
Core20: 23.60        Core21: 148.28        
Core22: 19.33        Core23: 132.40        
Core24: 23.39        Core25: 135.48        
Core26: 10.54        Core27: 181.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.63
Socket1: 165.19
DDR read Latency(ns)
Socket0: 67756.19
Socket1: 233.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.01        Core1: 171.27        
Core2: 21.83        Core3: 171.48        
Core4: 19.37        Core5: 163.86        
Core6: 17.56        Core7: 138.87        
Core8: 17.22        Core9: 73.08        
Core10: 18.18        Core11: 197.75        
Core12: 17.61        Core13: 194.69        
Core14: 20.62        Core15: 194.26        
Core16: 20.87        Core17: 144.91        
Core18: 23.80        Core19: 143.26        
Core20: 23.96        Core21: 144.73        
Core22: 22.42        Core23: 131.53        
Core24: 22.11        Core25: 132.64        
Core26: 11.66        Core27: 178.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.95
Socket1: 164.46
DDR read Latency(ns)
Socket0: 65410.30
Socket1: 233.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.48        Core1: 166.95        
Core2: 22.27        Core3: 167.81        
Core4: 20.85        Core5: 163.25        
Core6: 19.68        Core7: 134.81        
Core8: 18.86        Core9: 73.23        
Core10: 24.29        Core11: 195.18        
Core12: 25.75        Core13: 191.96        
Core14: 20.78        Core15: 191.42        
Core16: 22.20        Core17: 142.14        
Core18: 23.40        Core19: 140.73        
Core20: 27.33        Core21: 142.51        
Core22: 27.95        Core23: 131.10        
Core24: 26.92        Core25: 128.43        
Core26: 25.62        Core27: 179.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.37
Socket1: 161.95
DDR read Latency(ns)
Socket0: 66976.79
Socket1: 234.19
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.38        Core1: 171.61        
Core2: 15.64        Core3: 173.09        
Core4: 19.86        Core5: 168.26        
Core6: 17.04        Core7: 138.26        
Core8: 19.30        Core9: 79.27        
Core10: 20.21        Core11: 196.08        
Core12: 21.27        Core13: 186.22        
Core14: 19.24        Core15: 194.42        
Core16: 19.17        Core17: 141.79        
Core18: 23.15        Core19: 140.36        
Core20: 22.68        Core21: 151.32        
Core22: 22.52        Core23: 139.03        
Core24: 21.56        Core25: 148.54        
Core26: 10.55        Core27: 191.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.86
Socket1: 166.88
DDR read Latency(ns)
Socket0: 63554.24
Socket1: 227.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.33        Core1: 171.44        
Core2: 10.00        Core3: 171.75        
Core4: 18.59        Core5: 168.17        
Core6: 20.33        Core7: 142.38        
Core8: 18.13        Core9: 82.77        
Core10: 17.19        Core11: 193.12        
Core12: 20.80        Core13: 183.97        
Core14: 19.45        Core15: 193.86        
Core16: 20.85        Core17: 137.71        
Core18: 22.99        Core19: 140.39        
Core20: 21.74        Core21: 149.13        
Core22: 19.83        Core23: 137.12        
Core24: 20.24        Core25: 143.48        
Core26: 12.34        Core27: 190.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.25
Socket1: 165.68
DDR read Latency(ns)
Socket0: 69898.18
Socket1: 235.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.76        Core1: 172.37        
Core2: 10.95        Core3: 172.83        
Core4: 19.04        Core5: 168.02        
Core6: 15.37        Core7: 140.14        
Core8: 17.90        Core9: 81.34        
Core10: 19.41        Core11: 194.24        
Core12: 20.75        Core13: 182.36        
Core14: 20.60        Core15: 193.93        
Core16: 20.19        Core17: 139.94        
Core18: 20.82        Core19: 140.65        
Core20: 22.88        Core21: 148.15        
Core22: 22.05        Core23: 135.05        
Core24: 19.02        Core25: 142.26        
Core26: 21.53        Core27: 190.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.56
Socket1: 165.34
DDR read Latency(ns)
Socket0: 67602.22
Socket1: 234.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.21        Core1: 171.99        
Core2: 12.90        Core3: 174.01        
Core4: 18.14        Core5: 168.54        
Core6: 17.70        Core7: 139.63        
Core8: 18.61        Core9: 78.30        
Core10: 20.46        Core11: 195.44        
Core12: 20.46        Core13: 183.42        
Core14: 20.85        Core15: 195.80        
Core16: 20.73        Core17: 140.05        
Core18: 22.46        Core19: 138.36        
Core20: 21.87        Core21: 149.65        
Core22: 19.80        Core23: 138.27        
Core24: 18.80        Core25: 147.41        
Core26: 9.96        Core27: 190.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.24
Socket1: 166.25
DDR read Latency(ns)
Socket0: 72250.36
Socket1: 236.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.29        Core1: 172.24        
Core2: 24.93        Core3: 173.24        
Core4: 24.48        Core5: 168.39        
Core6: 19.45        Core7: 140.08        
Core8: 18.94        Core9: 80.34        
Core10: 19.14        Core11: 194.84        
Core12: 21.35        Core13: 184.88        
Core14: 20.72        Core15: 194.13        
Core16: 20.38        Core17: 135.94        
Core18: 21.98        Core19: 139.07        
Core20: 24.87        Core21: 148.77        
Core22: 25.20        Core23: 135.63        
Core24: 24.65        Core25: 147.51        
Core26: 12.82        Core27: 190.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.62
Socket1: 165.74
DDR read Latency(ns)
Socket0: 74479.82
Socket1: 236.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.64        Core1: 172.12        
Core2: 22.02        Core3: 173.71        
Core4: 10.85        Core5: 169.21        
Core6: 18.38        Core7: 139.83        
Core8: 21.69        Core9: 80.33        
Core10: 19.05        Core11: 195.18        
Core12: 20.73        Core13: 185.20        
Core14: 19.04        Core15: 194.48        
Core16: 25.20        Core17: 141.54        
Core18: 24.27        Core19: 141.61        
Core20: 23.50        Core21: 148.11        
Core22: 23.39        Core23: 137.43        
Core24: 23.56        Core25: 142.69        
Core26: 25.98        Core27: 191.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.75
Socket1: 166.35
DDR read Latency(ns)
Socket0: 71590.27
Socket1: 236.86
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.73        Core1: 155.01        
Core2: 24.56        Core3: 167.14        
Core4: 10.76        Core5: 162.73        
Core6: 17.99        Core7: 140.69        
Core8: 17.73        Core9: 78.87        
Core10: 12.78        Core11: 191.99        
Core12: 17.11        Core13: 190.15        
Core14: 20.03        Core15: 192.27        
Core16: 19.43        Core17: 126.86        
Core18: 23.88        Core19: 134.31        
Core20: 22.57        Core21: 142.68        
Core22: 21.33        Core23: 118.86        
Core24: 22.42        Core25: 136.04        
Core26: 24.06        Core27: 183.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.95
Socket1: 159.34
DDR read Latency(ns)
Socket0: 61079.97
Socket1: 227.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.34        Core1: 157.79        
Core2: 10.27        Core3: 165.93        
Core4: 12.31        Core5: 165.59        
Core6: 19.52        Core7: 142.07        
Core8: 20.18        Core9: 78.91        
Core10: 19.52        Core11: 192.26        
Core12: 21.20        Core13: 190.35        
Core14: 22.09        Core15: 192.21        
Core16: 21.64        Core17: 126.20        
Core18: 24.01        Core19: 132.87        
Core20: 22.47        Core21: 143.07        
Core22: 22.34        Core23: 117.29        
Core24: 21.82        Core25: 138.32        
Core26: 19.85        Core27: 183.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.81
Socket1: 159.76
DDR read Latency(ns)
Socket0: 64338.41
Socket1: 230.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.79        Core1: 158.34        
Core2: 12.25        Core3: 166.84        
Core4: 19.41        Core5: 164.04        
Core6: 19.30        Core7: 143.01        
Core8: 16.24        Core9: 80.89        
Core10: 18.43        Core11: 193.59        
Core12: 19.69        Core13: 190.74        
Core14: 19.43        Core15: 193.50        
Core16: 21.83        Core17: 126.03        
Core18: 24.05        Core19: 134.72        
Core20: 22.18        Core21: 138.78        
Core22: 22.48        Core23: 122.11        
Core24: 11.21        Core25: 142.47        
Core26: 20.43        Core27: 187.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.22
Socket1: 160.91
DDR read Latency(ns)
Socket0: 61473.33
Socket1: 233.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.28        Core1: 158.73        
Core2: 22.83        Core3: 164.61        
Core4: 24.16        Core5: 163.41        
Core6: 22.28        Core7: 140.42        
Core8: 21.94        Core9: 78.85        
Core10: 25.85        Core11: 192.88        
Core12: 25.43        Core13: 190.61        
Core14: 24.63        Core15: 192.70        
Core16: 20.46        Core17: 124.05        
Core18: 23.47        Core19: 135.92        
Core20: 23.51        Core21: 141.69        
Core22: 22.33        Core23: 116.99        
Core24: 13.33        Core25: 141.47        
Core26: 22.10        Core27: 181.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.81
Socket1: 159.48
DDR read Latency(ns)
Socket0: 67918.77
Socket1: 234.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.67        Core1: 156.65        
Core2: 21.77        Core3: 166.20        
Core4: 22.78        Core5: 163.97        
Core6: 9.95        Core7: 140.78        
Core8: 21.03        Core9: 76.49        
Core10: 18.21        Core11: 193.18        
Core12: 20.19        Core13: 190.68        
Core14: 19.07        Core15: 193.09        
Core16: 21.93        Core17: 128.77        
Core18: 24.09        Core19: 134.33        
Core20: 23.42        Core21: 142.78        
Core22: 22.30        Core23: 119.67        
Core24: 21.67        Core25: 136.80        
Core26: 22.39        Core27: 183.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.61
Socket1: 159.96
DDR read Latency(ns)
Socket0: 68937.14
Socket1: 234.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.63        Core1: 153.23        
Core2: 10.53        Core3: 164.83        
Core4: 22.26        Core5: 160.29        
Core6: 13.08        Core7: 136.93        
Core8: 20.88        Core9: 77.64        
Core10: 18.98        Core11: 189.86        
Core12: 16.35        Core13: 188.02        
Core14: 21.85        Core15: 189.73        
Core16: 20.06        Core17: 126.68        
Core18: 24.33        Core19: 133.55        
Core20: 23.25        Core21: 139.62        
Core22: 22.38        Core23: 116.01        
Core24: 20.75        Core25: 136.77        
Core26: 22.14        Core27: 179.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.51
Socket1: 157.19
DDR read Latency(ns)
Socket0: 64786.45
Socket1: 234.77
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.76        Core1: 170.80        
Core2: 14.25        Core3: 165.46        
Core4: 21.87        Core5: 155.77        
Core6: 10.67        Core7: 138.44        
Core8: 19.11        Core9: 94.98        
Core10: 19.48        Core11: 193.17        
Core12: 20.92        Core13: 197.99        
Core14: 19.69        Core15: 189.43        
Core16: 20.84        Core17: 147.99        
Core18: 23.32        Core19: 132.75        
Core20: 21.99        Core21: 144.77        
Core22: 20.99        Core23: 129.53        
Core24: 20.41        Core25: 134.64        
Core26: 21.92        Core27: 179.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.86
Socket1: 162.13
DDR read Latency(ns)
Socket0: 61638.24
Socket1: 228.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.74        Core1: 169.19        
Core2: 19.53        Core3: 159.81        
Core4: 23.37        Core5: 152.89        
Core6: 14.59        Core7: 133.64        
Core8: 18.05        Core9: 91.33        
Core10: 18.92        Core11: 188.86        
Core12: 20.82        Core13: 194.04        
Core14: 19.70        Core15: 185.13        
Core16: 20.68        Core17: 142.84        
Core18: 23.83        Core19: 126.09        
Core20: 24.68        Core21: 143.69        
Core22: 21.01        Core23: 122.80        
Core24: 18.75        Core25: 130.12        
Core26: 21.58        Core27: 175.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.23
Socket1: 157.74
DDR read Latency(ns)
Socket0: 63066.67
Socket1: 233.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.45        Core1: 169.00        
Core2: 21.53        Core3: 163.85        
Core4: 22.42        Core5: 154.51        
Core6: 22.25        Core7: 142.22        
Core8: 16.37        Core9: 104.85        
Core10: 19.86        Core11: 192.35        
Core12: 22.36        Core13: 197.56        
Core14: 21.60        Core15: 188.50        
Core16: 19.47        Core17: 146.23        
Core18: 23.97        Core19: 132.39        
Core20: 22.39        Core21: 142.61        
Core22: 23.35        Core23: 130.48        
Core24: 25.34        Core25: 133.49        
Core26: 22.23        Core27: 180.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.28
Socket1: 161.65
DDR read Latency(ns)
Socket0: 64883.59
Socket1: 235.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.16        Core1: 168.54        
Core2: 21.83        Core3: 163.22        
Core4: 24.45        Core5: 152.79        
Core6: 20.96        Core7: 136.76        
Core8: 22.20        Core9: 98.23        
Core10: 10.71        Core11: 192.05        
Core12: 21.61        Core13: 197.32        
Core14: 21.00        Core15: 188.82        
Core16: 23.26        Core17: 146.10        
Core18: 24.53        Core19: 133.18        
Core20: 22.18        Core21: 144.04        
Core22: 18.45        Core23: 125.53        
Core24: 20.70        Core25: 132.91        
Core26: 19.85        Core27: 180.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.86
Socket1: 160.70
DDR read Latency(ns)
Socket0: 67296.29
Socket1: 235.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.47        Core1: 169.78        
Core2: 21.62        Core3: 163.53        
Core4: 22.67        Core5: 155.77        
Core6: 19.44        Core7: 139.32        
Core8: 19.89        Core9: 97.98        
Core10: 12.44        Core11: 192.61        
Core12: 20.77        Core13: 197.76        
Core14: 20.20        Core15: 189.75        
Core16: 18.70        Core17: 147.25        
Core18: 20.44        Core19: 132.54        
Core20: 22.41        Core21: 145.56        
Core22: 20.56        Core23: 129.29        
Core24: 20.59        Core25: 135.87        
Core26: 10.94        Core27: 179.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.07
Socket1: 162.00
DDR read Latency(ns)
Socket0: 67075.38
Socket1: 235.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.58        Core1: 167.94        
Core2: 21.76        Core3: 158.38        
Core4: 22.11        Core5: 151.15        
Core6: 21.55        Core7: 131.33        
Core8: 20.22        Core9: 89.73        
Core10: 20.51        Core11: 188.77        
Core12: 19.72        Core13: 191.87        
Core14: 19.45        Core15: 183.20        
Core16: 22.54        Core17: 143.85        
Core18: 23.00        Core19: 122.18        
Core20: 23.28        Core21: 143.34        
Core22: 24.32        Core23: 120.92        
Core24: 9.92        Core25: 125.09        
Core26: 12.94        Core27: 174.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.03
Socket1: 155.83
DDR read Latency(ns)
Socket0: 62446.00
Socket1: 233.78
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.68        Core1: 173.93        
Core2: 21.88        Core3: 177.42        
Core4: 19.75        Core5: 171.97        
Core6: 19.20        Core7: 155.33        
Core8: 19.99        Core9: 55.83        
Core10: 16.70        Core11: 194.84        
Core12: 19.60        Core13: 192.02        
Core14: 21.02        Core15: 191.56        
Core16: 20.78        Core17: 138.93        
Core18: 23.16        Core19: 150.94        
Core20: 21.60        Core21: 156.27        
Core22: 14.04        Core23: 139.19        
Core24: 19.26        Core25: 137.92        
Core26: 17.64        Core27: 197.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.16
Socket1: 167.92
DDR read Latency(ns)
Socket0: 71227.79
Socket1: 228.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.37        Core1: 173.80        
Core2: 22.41        Core3: 178.33        
Core4: 20.06        Core5: 173.54        
Core6: 19.91        Core7: 153.77        
Core8: 19.73        Core9: 55.01        
Core10: 24.23        Core11: 196.70        
Core12: 25.37        Core13: 194.49        
Core14: 21.32        Core15: 197.19        
Core16: 21.01        Core17: 139.48        
Core18: 22.45        Core19: 151.73        
Core20: 22.20        Core21: 159.00        
Core22: 25.43        Core23: 138.86        
Core24: 28.14        Core25: 140.90        
Core26: 24.87        Core27: 198.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.31
Socket1: 169.33
DDR read Latency(ns)
Socket0: 74688.64
Socket1: 232.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.83        Core1: 171.76        
Core2: 22.24        Core3: 174.81        
Core4: 15.35        Core5: 167.94        
Core6: 20.81        Core7: 153.12        
Core8: 19.68        Core9: 55.96        
Core10: 18.03        Core11: 192.68        
Core12: 17.80        Core13: 190.44        
Core14: 20.41        Core15: 190.94        
Core16: 21.09        Core17: 138.71        
Core18: 25.45        Core19: 149.25        
Core20: 21.72        Core21: 152.67        
Core22: 22.59        Core23: 137.49        
Core24: 19.83        Core25: 134.16        
Core26: 9.60        Core27: 196.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.86
Socket1: 165.92
DDR read Latency(ns)
Socket0: 70454.71
Socket1: 233.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.41        Core1: 175.58        
Core2: 21.20        Core3: 177.38        
Core4: 10.15        Core5: 171.47        
Core6: 18.76        Core7: 155.41        
Core8: 18.04        Core9: 53.74        
Core10: 17.42        Core11: 195.74        
Core12: 18.48        Core13: 192.90        
Core14: 20.89        Core15: 193.76        
Core16: 21.12        Core17: 138.00        
Core18: 22.48        Core19: 153.08        
Core20: 23.40        Core21: 154.90        
Core22: 22.37        Core23: 137.26        
Core24: 20.57        Core25: 136.01        
Core26: 13.00        Core27: 197.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.74
Socket1: 167.84
DDR read Latency(ns)
Socket0: 76037.31
Socket1: 235.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.68        Core1: 173.35        
Core2: 10.03        Core3: 174.07        
Core4: 12.91        Core5: 167.79        
Core6: 20.48        Core7: 152.21        
Core8: 17.42        Core9: 54.02        
Core10: 18.59        Core11: 193.76        
Core12: 18.67        Core13: 188.77        
Core14: 18.29        Core15: 192.34        
Core16: 20.92        Core17: 136.40        
Core18: 21.32        Core19: 147.17        
Core20: 22.38        Core21: 154.16        
Core22: 24.24        Core23: 136.50        
Core24: 21.67        Core25: 135.19        
Core26: 21.84        Core27: 193.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.50
Socket1: 165.45
DDR read Latency(ns)
Socket0: 73459.91
Socket1: 236.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.32        Core1: 171.95        
Core2: 15.24        Core3: 174.42        
Core4: 21.04        Core5: 168.39        
Core6: 19.31        Core7: 150.64        
Core8: 10.52        Core9: 54.41        
Core10: 18.67        Core11: 193.61        
Core12: 21.28        Core13: 188.83        
Core14: 20.07        Core15: 190.42        
Core16: 21.64        Core17: 138.04        
Core18: 21.41        Core19: 148.22        
Core20: 20.27        Core21: 153.71        
Core22: 21.47        Core23: 138.99        
Core24: 30.27        Core25: 136.57        
Core26: 22.41        Core27: 194.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.13
Socket1: 165.72
DDR read Latency(ns)
Socket0: 72263.07
Socket1: 233.51
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.68        Core1: 177.36        
Core2: 24.34        Core3: 169.11        
Core4: 24.11        Core5: 176.73        
Core6: 25.87        Core7: 146.96        
Core8: 25.03        Core9: 79.81        
Core10: 23.84        Core11: 203.20        
Core12: 20.98        Core13: 200.55        
Core14: 13.91        Core15: 199.52        
Core16: 20.00        Core17: 145.32        
Core18: 18.94        Core19: 144.75        
Core20: 18.67        Core21: 145.44        
Core22: 25.05        Core23: 147.67        
Core24: 22.12        Core25: 147.32        
Core26: 23.17        Core27: 201.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.73
Socket1: 171.73
DDR read Latency(ns)
Socket0: 76868.33
Socket1: 228.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.25        Core1: 175.70        
Core2: 22.40        Core3: 165.51        
Core4: 19.75        Core5: 172.94        
Core6: 25.11        Core7: 145.47        
Core8: 24.57        Core9: 77.93        
Core10: 18.95        Core11: 201.55        
Core12: 10.79        Core13: 199.63        
Core14: 26.87        Core15: 197.06        
Core16: 22.54        Core17: 145.05        
Core18: 19.40        Core19: 142.90        
Core20: 17.61        Core21: 143.75        
Core22: 22.68        Core23: 147.16        
Core24: 21.75        Core25: 148.30        
Core26: 21.43        Core27: 200.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.95
Socket1: 170.10
DDR read Latency(ns)
Socket0: 79437.00
Socket1: 230.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.53        Core1: 179.10        
Core2: 23.14        Core3: 169.45        
Core4: 15.91        Core5: 176.18        
Core6: 22.84        Core7: 145.83        
Core8: 21.57        Core9: 92.99        
Core10: 18.79        Core11: 202.05        
Core12: 11.91        Core13: 201.42        
Core14: 17.25        Core15: 199.61        
Core16: 20.08        Core17: 143.89        
Core18: 19.38        Core19: 144.12        
Core20: 10.24        Core21: 143.84        
Core22: 19.08        Core23: 147.07        
Core24: 22.12        Core25: 149.52        
Core26: 19.67        Core27: 201.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.47
Socket1: 171.79
DDR read Latency(ns)
Socket0: 73847.46
Socket1: 234.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.70        Core1: 174.31        
Core2: 19.18        Core3: 165.50        
Core4: 10.47        Core5: 174.09        
Core6: 22.43        Core7: 145.24        
Core8: 24.82        Core9: 103.85        
Core10: 24.86        Core11: 200.53        
Core12: 23.62        Core13: 197.51        
Core14: 20.96        Core15: 194.83        
Core16: 21.19        Core17: 141.65        
Core18: 10.17        Core19: 145.01        
Core20: 11.95        Core21: 140.43        
Core22: 18.38        Core23: 142.28        
Core24: 21.60        Core25: 145.84        
Core26: 18.32        Core27: 197.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.32
Socket1: 168.79
DDR read Latency(ns)
Socket0: 78589.94
Socket1: 234.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.50        Core1: 173.66        
Core2: 21.55        Core3: 164.66        
Core4: 19.41        Core5: 172.54        
Core6: 19.34        Core7: 145.98        
Core8: 24.39        Core9: 98.98        
Core10: 21.70        Core11: 199.02        
Core12: 23.40        Core13: 196.82        
Core14: 19.47        Core15: 193.51        
Core16: 9.58        Core17: 140.85        
Core18: 11.99        Core19: 142.22        
Core20: 18.37        Core21: 141.38        
Core22: 17.62        Core23: 146.61        
Core24: 21.95        Core25: 145.79        
Core26: 17.97        Core27: 196.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.32
Socket1: 168.45
DDR read Latency(ns)
Socket0: 74095.99
Socket1: 232.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.99        Core1: 173.35        
Core2: 22.91        Core3: 168.66        
Core4: 20.54        Core5: 174.44        
Core6: 22.17        Core7: 145.00        
Core8: 26.87        Core9: 101.15        
Core10: 22.85        Core11: 200.55        
Core12: 23.83        Core13: 200.21        
Core14: 25.31        Core15: 197.33        
Core16: 13.73        Core17: 142.63        
Core18: 10.59        Core19: 144.11        
Core20: 17.73        Core21: 141.52        
Core22: 18.70        Core23: 144.74        
Core24: 21.24        Core25: 148.12        
Core26: 20.86        Core27: 199.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.07
Socket1: 169.96
DDR read Latency(ns)
Socket0: 83000.72
Socket1: 233.17
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.95        Core1: 165.29        
Core2: 21.58        Core3: 167.16        
Core4: 22.76        Core5: 162.60        
Core6: 22.32        Core7: 148.39        
Core8: 21.87        Core9: 75.90        
Core10: 21.97        Core11: 181.43        
Core12: 19.10        Core13: 191.43        
Core14: 21.40        Core15: 183.91        
Core16: 22.57        Core17: 136.54        
Core18: 10.21        Core19: 122.71        
Core20: 18.94        Core21: 142.26        
Core22: 21.56        Core23: 120.20        
Core24: 24.85        Core25: 128.23        
Core26: 21.74        Core27: 185.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.69
Socket1: 158.51
DDR read Latency(ns)
Socket0: 62860.30
Socket1: 225.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.07        Core1: 168.96        
Core2: 19.62        Core3: 170.93        
Core4: 22.17        Core5: 165.57        
Core6: 20.71        Core7: 149.33        
Core8: 23.60        Core9: 79.21        
Core10: 20.65        Core11: 186.34        
Core12: 21.89        Core13: 193.64        
Core14: 22.56        Core15: 185.66        
Core16: 22.87        Core17: 136.87        
Core18: 12.67        Core19: 127.58        
Core20: 22.58        Core21: 146.88        
Core22: 11.03        Core23: 123.18        
Core24: 19.01        Core25: 132.04        
Core26: 18.20        Core27: 188.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.07
Socket1: 161.62
DDR read Latency(ns)
Socket0: 70089.11
Socket1: 233.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.20        Core1: 168.81        
Core2: 25.78        Core3: 168.17        
Core4: 22.12        Core5: 164.50        
Core6: 22.10        Core7: 148.24        
Core8: 16.04        Core9: 76.80        
Core10: 20.52        Core11: 183.61        
Core12: 19.97        Core13: 193.53        
Core14: 19.21        Core15: 184.01        
Core16: 10.60        Core17: 135.04        
Core18: 21.05        Core19: 126.66        
Core20: 21.93        Core21: 144.82        
Core22: 12.42        Core23: 125.29        
Core24: 17.97        Core25: 131.50        
Core26: 19.35        Core27: 187.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.78
Socket1: 160.69
DDR read Latency(ns)
Socket0: 65251.85
Socket1: 231.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.10        Core1: 165.61        
Core2: 23.69        Core3: 165.49        
Core4: 21.88        Core5: 160.62        
Core6: 21.63        Core7: 147.14        
Core8: 22.36        Core9: 74.66        
Core10: 21.22        Core11: 181.28        
Core12: 19.98        Core13: 190.90        
Core14: 21.20        Core15: 183.15        
Core16: 12.14        Core17: 135.16        
Core18: 20.95        Core19: 125.01        
Core20: 8.97        Core21: 142.17        
Core22: 18.76        Core23: 121.02        
Core24: 16.97        Core25: 127.97        
Core26: 18.39        Core27: 186.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.37
Socket1: 158.37
DDR read Latency(ns)
Socket0: 71834.55
Socket1: 232.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.80        Core1: 164.90        
Core2: 23.12        Core3: 167.02        
Core4: 22.00        Core5: 162.73        
Core6: 20.86        Core7: 148.24        
Core8: 24.84        Core9: 75.87        
Core10: 20.89        Core11: 183.93        
Core12: 19.87        Core13: 191.55        
Core14: 22.63        Core15: 185.20        
Core16: 19.16        Core17: 136.01        
Core18: 10.69        Core19: 124.55        
Core20: 12.31        Core21: 144.50        
Core22: 17.44        Core23: 121.96        
Core24: 18.57        Core25: 129.68        
Core26: 18.55        Core27: 185.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.82
Socket1: 159.38
DDR read Latency(ns)
Socket0: 70524.20
Socket1: 230.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.91        Core1: 165.36        
Core2: 25.57        Core3: 168.37        
Core4: 21.80        Core5: 160.85        
Core6: 21.69        Core7: 146.36        
Core8: 25.21        Core9: 73.88        
Core10: 22.48        Core11: 183.37        
Core12: 22.25        Core13: 191.85        
Core14: 27.75        Core15: 184.47        
Core16: 28.49        Core17: 132.00        
Core18: 12.86        Core19: 122.77        
Core20: 22.05        Core21: 143.67        
Core22: 21.75        Core23: 119.89        
Core24: 21.17        Core25: 128.63        
Core26: 22.30        Core27: 186.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.84
Socket1: 158.46
DDR read Latency(ns)
Socket0: 71345.00
Socket1: 230.83
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.44        Core1: 172.38        
Core2: 20.19        Core3: 168.14        
Core4: 22.49        Core5: 174.00        
Core6: 20.20        Core7: 137.60        
Core8: 23.94        Core9: 69.42        
Core10: 23.06        Core11: 194.99        
Core12: 22.14        Core13: 187.53        
Core14: 21.55        Core15: 192.67        
Core16: 22.62        Core17: 138.40        
Core18: 23.02        Core19: 146.08        
Core20: 11.30        Core21: 139.34        
Core22: 18.99        Core23: 136.83        
Core24: 21.77        Core25: 134.41        
Core26: 19.81        Core27: 195.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.42
Socket1: 164.86
DDR read Latency(ns)
Socket0: 70271.56
Socket1: 229.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.80        Core1: 171.34        
Core2: 21.13        Core3: 166.36        
Core4: 19.28        Core5: 174.03        
Core6: 19.98        Core7: 138.96        
Core8: 22.87        Core9: 69.47        
Core10: 20.32        Core11: 195.22        
Core12: 22.20        Core13: 189.90        
Core14: 22.17        Core15: 193.13        
Core16: 10.51        Core17: 139.60        
Core18: 19.50        Core19: 146.31        
Core20: 12.63        Core21: 138.87        
Core22: 20.76        Core23: 140.22        
Core24: 21.41        Core25: 136.17        
Core26: 21.10        Core27: 195.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.90
Socket1: 165.52
DDR read Latency(ns)
Socket0: 73788.94
Socket1: 232.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.79        Core1: 170.43        
Core2: 20.67        Core3: 167.03        
Core4: 16.82        Core5: 173.48        
Core6: 20.07        Core7: 138.52        
Core8: 23.49        Core9: 68.71        
Core10: 16.19        Core11: 194.72        
Core12: 18.53        Core13: 185.23        
Core14: 19.19        Core15: 191.86        
Core16: 13.12        Core17: 137.93        
Core18: 19.39        Core19: 148.11        
Core20: 18.15        Core21: 140.81        
Core22: 21.23        Core23: 141.11        
Core24: 10.50        Core25: 136.19        
Core26: 20.73        Core27: 194.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.66
Socket1: 164.94
DDR read Latency(ns)
Socket0: 67989.11
Socket1: 231.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.90        Core1: 171.55        
Core2: 21.38        Core3: 172.02        
Core4: 12.79        Core5: 174.88        
Core6: 16.73        Core7: 138.41        
Core8: 18.58        Core9: 68.19        
Core10: 18.59        Core11: 196.29        
Core12: 23.67        Core13: 189.59        
Core14: 20.84        Core15: 194.81        
Core16: 18.76        Core17: 142.33        
Core18: 20.80        Core19: 147.30        
Core20: 9.22        Core21: 135.73        
Core22: 19.72        Core23: 139.74        
Core24: 18.34        Core25: 135.73        
Core26: 17.95        Core27: 196.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.22
Socket1: 166.15
DDR read Latency(ns)
Socket0: 74542.80
Socket1: 231.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.66        Core1: 171.87        
Core2: 20.87        Core3: 169.16        
Core4: 21.99        Core5: 172.28        
Core6: 18.91        Core7: 141.43        
Core8: 23.53        Core9: 68.01        
Core10: 23.19        Core11: 195.61        
Core12: 22.42        Core13: 189.84        
Core14: 23.63        Core15: 191.17        
Core16: 24.56        Core17: 137.43        
Core18: 23.31        Core19: 146.97        
Core20: 13.28        Core21: 136.01        
Core22: 20.92        Core23: 139.23        
Core24: 19.98        Core25: 138.97        
Core26: 19.21        Core27: 195.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.60
Socket1: 165.49
DDR read Latency(ns)
Socket0: 74996.65
Socket1: 233.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.17        Core1: 170.13        
Core2: 21.43        Core3: 168.42        
Core4: 19.14        Core5: 173.89        
Core6: 25.00        Core7: 139.54        
Core8: 25.70        Core9: 71.21        
Core10: 22.12        Core11: 193.87        
Core12: 20.20        Core13: 187.59        
Core14: 21.76        Core15: 190.40        
Core16: 23.53        Core17: 137.34        
Core18: 9.86        Core19: 149.58        
Core20: 21.69        Core21: 140.26        
Core22: 20.78        Core23: 139.75        
Core24: 23.25        Core25: 138.61        
Core26: 21.92        Core27: 195.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.72
Socket1: 165.41
DDR read Latency(ns)
Socket0: 71386.65
Socket1: 231.07
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.40        Core1: 170.76        
Core2: 22.62        Core3: 169.28        
Core4: 20.38        Core5: 171.59        
Core6: 21.63        Core7: 133.77        
Core8: 23.16        Core9: 87.62        
Core10: 20.92        Core11: 197.50        
Core12: 22.02        Core13: 190.82        
Core14: 21.95        Core15: 195.27        
Core16: 22.26        Core17: 137.54        
Core18: 10.05        Core19: 139.07        
Core20: 13.98        Core21: 146.00        
Core22: 19.93        Core23: 142.48        
Core24: 18.06        Core25: 138.37        
Core26: 17.98        Core27: 188.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.47
Socket1: 165.14
DDR read Latency(ns)
Socket0: 66613.51
Socket1: 229.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.29        Core1: 169.93        
Core2: 22.60        Core3: 170.03        
Core4: 21.62        Core5: 172.11        
Core6: 19.76        Core7: 133.67        
Core8: 24.92        Core9: 84.06        
Core10: 20.96        Core11: 197.36        
Core12: 22.13        Core13: 191.99        
Core14: 21.68        Core15: 195.82        
Core16: 19.23        Core17: 131.65        
Core18: 13.00        Core19: 133.30        
Core20: 10.12        Core21: 145.97        
Core22: 19.47        Core23: 142.84        
Core24: 17.64        Core25: 136.34        
Core26: 18.55        Core27: 189.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.61
Socket1: 164.18
DDR read Latency(ns)
Socket0: 68701.88
Socket1: 231.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.74        Core1: 168.71        
Core2: 22.23        Core3: 167.61        
Core4: 18.23        Core5: 167.93        
Core6: 19.36        Core7: 133.24        
Core8: 24.38        Core9: 85.17        
Core10: 20.88        Core11: 195.12        
Core12: 22.02        Core13: 187.39        
Core14: 21.36        Core15: 193.41        
Core16: 18.32        Core17: 135.18        
Core18: 16.57        Core19: 133.96        
Core20: 13.57        Core21: 142.56        
Core22: 11.08        Core23: 140.10        
Core24: 17.73        Core25: 134.06        
Core26: 19.70        Core27: 187.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.43
Socket1: 162.39
DDR read Latency(ns)
Socket0: 66326.60
Socket1: 234.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.98        Core1: 167.83        
Core2: 22.44        Core3: 166.02        
Core4: 25.36        Core5: 169.12        
Core6: 20.94        Core7: 134.50        
Core8: 25.34        Core9: 90.44        
Core10: 20.88        Core11: 194.08        
Core12: 22.15        Core13: 188.46        
Core14: 22.76        Core15: 192.86        
Core16: 24.56        Core17: 128.89        
Core18: 25.01        Core19: 133.51        
Core20: 25.85        Core21: 145.17        
Core22: 12.42        Core23: 140.58        
Core24: 17.80        Core25: 135.07        
Core26: 19.45        Core27: 187.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.79
Socket1: 162.23
DDR read Latency(ns)
Socket0: 74562.30
Socket1: 234.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.49        Core1: 166.09        
Core2: 21.81        Core3: 167.10        
Core4: 17.85        Core5: 168.88        
Core6: 24.09        Core7: 131.53        
Core8: 24.22        Core9: 94.46        
Core10: 20.76        Core11: 194.95        
Core12: 21.38        Core13: 188.11        
Core14: 22.83        Core15: 193.00        
Core16: 21.13        Core17: 132.16        
Core18: 20.53        Core19: 131.75        
Core20: 20.29        Core21: 144.84        
Core22: 11.18        Core23: 141.61        
Core24: 20.43        Core25: 134.89        
Core26: 19.56        Core27: 186.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.69
Socket1: 162.08
DDR read Latency(ns)
Socket0: 69128.18
Socket1: 233.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.20        Core1: 171.25        
Core2: 21.48        Core3: 172.90        
Core4: 23.02        Core5: 172.59        
Core6: 20.71        Core7: 134.42        
Core8: 23.51        Core9: 91.12        
Core10: 20.82        Core11: 199.12        
Core12: 21.27        Core13: 193.24        
Core14: 21.83        Core15: 197.14        
Core16: 23.72        Core17: 137.49        
Core18: 10.55        Core19: 138.24        
Core20: 23.87        Core21: 145.68        
Core22: 13.71        Core23: 142.89        
Core24: 19.60        Core25: 140.85        
Core26: 20.33        Core27: 187.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.23
Socket1: 166.13
DDR read Latency(ns)
Socket0: 67836.00
Socket1: 235.96
