\hypertarget{group___r_c_c___system___clock___source___status}{}\doxysection{System Clock Source Status}
\label{group___r_c_c___system___clock___source___status}\index{System Clock Source Status@{System Clock Source Status}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga0d6c2b0b2d59e6591295649853bb2abd}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga3847769265bf19becf7b976a7e908a64}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga4f05019ec09da478d084f44dbaad7d6d}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+PLLCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_gafb2aec046cc6759c3b290a3eeebe7d75}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+PLLRCLK}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\begin{DoxyNote}{Note}
The RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+PLLRCLK parameter is available only for STM32\+F446xx devices. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___system___clock___source___status_ga3847769265bf19becf7b976a7e908a64}\label{group___r_c_c___system___clock___source___status_ga3847769265bf19becf7b976a7e908a64}} 
\index{System Clock Source Status@{System Clock Source Status}!RCC\_SYSCLKSOURCE\_STATUS\_HSE@{RCC\_SYSCLKSOURCE\_STATUS\_HSE}}
\index{RCC\_SYSCLKSOURCE\_STATUS\_HSE@{RCC\_SYSCLKSOURCE\_STATUS\_HSE}!System Clock Source Status@{System Clock Source Status}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_STATUS\_HSE}{RCC\_SYSCLKSOURCE\_STATUS\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}}

HSE used as system clock \mbox{\Hypertarget{group___r_c_c___system___clock___source___status_ga0d6c2b0b2d59e6591295649853bb2abd}\label{group___r_c_c___system___clock___source___status_ga0d6c2b0b2d59e6591295649853bb2abd}} 
\index{System Clock Source Status@{System Clock Source Status}!RCC\_SYSCLKSOURCE\_STATUS\_HSI@{RCC\_SYSCLKSOURCE\_STATUS\_HSI}}
\index{RCC\_SYSCLKSOURCE\_STATUS\_HSI@{RCC\_SYSCLKSOURCE\_STATUS\_HSI}!System Clock Source Status@{System Clock Source Status}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_STATUS\_HSI}{RCC\_SYSCLKSOURCE\_STATUS\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}}

HSI used as system clock \mbox{\Hypertarget{group___r_c_c___system___clock___source___status_ga4f05019ec09da478d084f44dbaad7d6d}\label{group___r_c_c___system___clock___source___status_ga4f05019ec09da478d084f44dbaad7d6d}} 
\index{System Clock Source Status@{System Clock Source Status}!RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK@{RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK}}
\index{RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK@{RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK}!System Clock Source Status@{System Clock Source Status}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK}{RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+PLLCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}}

PLL used as system clock \mbox{\Hypertarget{group___r_c_c___system___clock___source___status_gafb2aec046cc6759c3b290a3eeebe7d75}\label{group___r_c_c___system___clock___source___status_gafb2aec046cc6759c3b290a3eeebe7d75}} 
\index{System Clock Source Status@{System Clock Source Status}!RCC\_SYSCLKSOURCE\_STATUS\_PLLRCLK@{RCC\_SYSCLKSOURCE\_STATUS\_PLLRCLK}}
\index{RCC\_SYSCLKSOURCE\_STATUS\_PLLRCLK@{RCC\_SYSCLKSOURCE\_STATUS\_PLLRCLK}!System Clock Source Status@{System Clock Source Status}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_STATUS\_PLLRCLK}{RCC\_SYSCLKSOURCE\_STATUS\_PLLRCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+PLLRCLK~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}))}

PLLR used as system clock 