strict digraph "compose( ,  )" {
	node [label="\N"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc57a135410>",
		fillcolor=turquoise,
		label="14:BL
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc57a056810>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"14:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc57a0a3e10>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc57a0b1450>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc57a04ee90>",
		fillcolor=turquoise,
		label="22:BL
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc57a0b1150>]",
		style=filled,
		typ=Block];
	"22:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc57a0a34d0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "20:BL"	[cond="['slowena']",
		label=slowena,
		lineno=19];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc57a0a3110>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc57a135690>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc57a056910>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"13:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"13:IF" -> "18:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fc57a043fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"12:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "12:AL";
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc57a04e4d0>",
		fillcolor=turquoise,
		label="26:BL
q <= q + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc57a0bd4d0>]",
		style=filled,
		typ=Block];
	"26:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"21:IF" -> "22:BL"	[cond="['q']",
		label="(q == 9)",
		lineno=21];
	"21:IF" -> "26:BL"	[cond="['q']",
		label="!((q == 9))",
		lineno=21];
}
