$comment
	File created using the following command:
		vcd file PC.msim.vcd -direction
$end
$date
	Thu Nov 27 10:41:20 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module PC_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 8 " info [7:0] $end
$var reg 2 # OPC [1:0] $end
$var wire 1 $ S [7] $end
$var wire 1 % S [6] $end
$var wire 1 & S [5] $end
$var wire 1 ' S [4] $end
$var wire 1 ( S [3] $end
$var wire 1 ) S [2] $end
$var wire 1 * S [1] $end
$var wire 1 + S [0] $end
$var wire 1 , st [7] $end
$var wire 1 - st [6] $end
$var wire 1 . st [5] $end
$var wire 1 / st [4] $end
$var wire 1 0 st [3] $end
$var wire 1 1 st [2] $end
$var wire 1 2 st [1] $end
$var wire 1 3 st [0] $end
$var wire 1 4 sampler $end
$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; S_a7_a_aoutput_o $end
$var wire 1 < S_a6_a_aoutput_o $end
$var wire 1 = S_a5_a_aoutput_o $end
$var wire 1 > S_a4_a_aoutput_o $end
$var wire 1 ? S_a3_a_aoutput_o $end
$var wire 1 @ S_a2_a_aoutput_o $end
$var wire 1 A S_a1_a_aoutput_o $end
$var wire 1 B S_a0_a_aoutput_o $end
$var wire 1 C st_a7_a_aoutput_o $end
$var wire 1 D st_a6_a_aoutput_o $end
$var wire 1 E st_a5_a_aoutput_o $end
$var wire 1 F st_a4_a_aoutput_o $end
$var wire 1 G st_a3_a_aoutput_o $end
$var wire 1 H st_a2_a_aoutput_o $end
$var wire 1 I st_a1_a_aoutput_o $end
$var wire 1 J st_a0_a_aoutput_o $end
$var wire 1 K info_a7_a_ainput_o $end
$var wire 1 L OPC_a1_a_ainput_o $end
$var wire 1 M OPC_a0_a_ainput_o $end
$var wire 1 N inst43_acombout $end
$var wire 1 O inst43_aclkctrl_outclk $end
$var wire 1 P inst8_a1_combout $end
$var wire 1 Q clk_ainput_o $end
$var wire 1 R clk_ainputclkctrl_outclk $end
$var wire 1 S info_a4_a_ainput_o $end
$var wire 1 T inst4_a1_combout $end
$var wire 1 U info_a0_a_ainput_o $end
$var wire 1 V inst_a1_combout $end
$var wire 1 W inst_a3_combout $end
$var wire 1 X inst_a_emulated_q $end
$var wire 1 Y inst_a2_combout $end
$var wire 1 Z info_a1_a_ainput_o $end
$var wire 1 [ inst1_a1_combout $end
$var wire 1 \ inst1_a3_combout $end
$var wire 1 ] inst1_a_emulated_q $end
$var wire 1 ^ inst1_a2_combout $end
$var wire 1 _ info_a3_a_ainput_o $end
$var wire 1 ` inst3_a1_combout $end
$var wire 1 a info_a2_a_ainput_o $end
$var wire 1 b inst2_a1_combout $end
$var wire 1 c inst21_acombout $end
$var wire 1 d inst2_a3_combout $end
$var wire 1 e inst2_a_emulated_q $end
$var wire 1 f inst2_a2_combout $end
$var wire 1 g inst83_acombout $end
$var wire 1 h inst3_a3_combout $end
$var wire 1 i inst3_a_emulated_q $end
$var wire 1 j inst3_a2_combout $end
$var wire 1 k inst99_acombout $end
$var wire 1 l inst4_a3_combout $end
$var wire 1 m inst4_a_emulated_q $end
$var wire 1 n inst4_a2_combout $end
$var wire 1 o info_a5_a_ainput_o $end
$var wire 1 p inst6_a1_combout $end
$var wire 1 q inst100_acombout $end
$var wire 1 r inst6_a3_combout $end
$var wire 1 s inst6_a_emulated_q $end
$var wire 1 t inst6_a2_combout $end
$var wire 1 u inst40_ainst5_a0_combout $end
$var wire 1 v info_a6_a_ainput_o $end
$var wire 1 w inst7_a1_combout $end
$var wire 1 x inst101_acombout $end
$var wire 1 y inst7_a3_combout $end
$var wire 1 z inst7_a_emulated_q $end
$var wire 1 { inst7_a2_combout $end
$var wire 1 | inst40_ainst5_a1_combout $end
$var wire 1 } inst8_a3_combout $end
$var wire 1 ~ inst8_a_emulated_q $end
$var wire 1 !! inst8_a2_combout $end
$var wire 1 "! inst45_acombout $end
$var wire 1 #! inst74_aq $end
$var wire 1 $! inst70_aq $end
$var wire 1 %! inst66_aq $end
$var wire 1 &! inst62_aq $end
$var wire 1 '! inst58_aq $end
$var wire 1 (! inst54_aq $end
$var wire 1 )! inst50_aq $end
$var wire 1 *! inst46_aq $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b0 #
0+
0*
0)
0(
0'
0&
0%
0$
03
02
01
00
0/
0.
0-
0,
x4
05
16
x7
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
1u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
$end
#30000
1!
b10 #
1Q
1L
1R
04
1N
1O
#60000
0!
0Q
0R
14
#90000
1!
1Q
1R
04
1X
1Y
1\
0W
1B
1+
#120000
0!
0Q
0R
14
#150000
1!
1Q
1R
04
1]
0X
1^
0Y
1W
1A
0B
1*
0+
#180000
0!
0Q
0R
14
#210000
1!
1Q
1R
04
1X
1Y
1c
0\
0W
1B
1+
1d
#240000
0!
0Q
0R
14
#270000
1!
1Q
1R
04
1e
0]
0X
1f
0^
0Y
0d
0c
1W
1@
0A
0B
1)
0*
0+
1d
#300000
0!
0Q
0R
14
#330000
1!
1Q
1R
04
1X
1Y
1\
0W
1B
1+
#360000
0!
0Q
0R
14
#390000
1!
1Q
1R
04
1]
0X
1^
0Y
1W
1A
0B
1*
0+
#420000
0!
0Q
0R
14
#450000
1!
1Q
1R
04
1X
1Y
1g
1c
0\
0W
1B
1+
1h
0d
#480000
0!
0Q
0R
14
#500000
b11 #
1M
04
1|
1y
1r
1l
0h
1d
1\
1}
#510000
1!
1Q
1R
14
1~
1z
1s
1m
0X
1!!
1{
1t
1n
0Y
0}
0y
0u
0r
0l
0g
0c
0\
1W
1;
1<
1=
1>
0B
1$
1%
1&
1'
0+
1h
0d
#540000
0!
0Q
0R
04
#570000
1!
1Q
1R
14
0~
0z
0s
0m
1i
0e
0]
1X
0!!
0{
0t
0n
1j
0f
0^
1Y
1}
1y
1u
1r
1l
0h
1d
0W
0;
0<
0=
0>
1?
0@
0A
1B
0$
0%
0&
0'
1(
0)
0*
1+
#600000
0!
0Q
0R
04
#630000
1!
1Q
1R
14
1~
1z
1s
1m
0i
1e
0X
1!!
1{
1t
1n
0j
1f
0Y
0}
0y
0u
0r
0l
1h
0d
1\
1W
1;
1<
1=
1>
0?
1@
0B
1$
1%
1&
1'
0(
1)
0+
#660000
0!
0Q
0R
04
#690000
1!
1Q
1R
14
0~
0z
0s
0m
1i
0e
1]
1X
0!!
0{
0t
0n
1j
0f
1^
1Y
1}
1y
1u
1r
1l
0h
1d
1c
0W
0;
0<
0=
0>
1?
0@
1A
1B
0$
0%
0&
0'
1(
0)
1*
1+
0d
#720000
0!
0Q
0R
04
#750000
1!
1Q
1R
14
1~
1z
1s
1m
0i
0X
1!!
1{
1t
1n
0j
0Y
0}
0y
0u
0r
0l
1h
0c
0\
1W
1;
1<
1=
1>
0?
0B
1$
1%
1&
1'
0(
0+
1d
#780000
0!
0Q
0R
04
#810000
1!
1Q
1R
14
0~
0z
0s
0m
1i
1e
0]
1X
0!!
0{
0t
0n
1j
1f
0^
1Y
1}
1y
1u
1r
1l
0h
0d
0W
0;
0<
0=
0>
1?
1@
0A
1B
0$
0%
0&
0'
1(
1)
0*
1+
#840000
0!
0Q
0R
04
#870000
1!
1Q
1R
14
1~
1z
1s
1m
0i
0e
0X
1!!
1{
1t
1n
0j
0f
0Y
0}
0y
0u
0r
0l
1h
1d
1\
1W
1;
1<
1=
1>
0?
0@
0B
1$
1%
1&
1'
0(
0)
0+
#900000
0!
0Q
0R
04
#930000
1!
1Q
1R
14
0~
0z
0s
0m
1i
1e
1]
1X
0!!
0{
0t
0n
1j
1f
1^
1Y
1}
1y
1u
1r
1l
1k
0h
1g
0d
1c
0W
0;
0<
0=
0>
1?
1@
1A
1B
0$
0%
0&
0'
1(
1)
1*
1+
0l
1h
1d
#960000
0!
0Q
0R
04
#990000
1!
1Q
1R
14
1~
1z
1s
0X
1!!
1{
1t
0Y
0}
0y
0r
0k
0g
0c
0\
1W
1;
1<
1=
0B
1$
1%
1&
0+
1l
0h
0d
#1000000
