/*
 * timerACLK.cpp
 *
 *  Created on: May 31, 2021
 *      Author: mafm
 */

#include "timerACLK.h"

void init_clocks(){ ////MCLK and SMCLK 1Mhz/8 = 125 kHz

    WDTCTL = WDTPW + WDTHOLD; //Stop watchdog timer

    //MCLK=SMCLK=1Mhz
        //DCOCTL, DCO Control Register
        DCOCTL = 0;            //clears DCOCTL to set the DCOCLK to the lowest setting.
        DCOCTL = CALDCO_1MHZ;  //Copy the calibration data


        //BCSCTL1, Basic Clock System Control Register 1
        BCSCTL1 = CALBC1_1MHZ; //Copy the calibration data


    //BCSCTL2, Basic Clock System Control Register 2
        //Allow set divider for clocks
        //BCSCTL2 |= DIVM_3 + DIVS_3; //MCLK snd SMCLK /8

        // Hearing range: 
        // 20 Hz â€“ 20.000 Hz
        
        //1Mhz/8 = 125 kHz

}

void initTimer0()
{
    // ACLK   = 32 768 Hz
    // ACLK/8 =  4 096 Hz

    //TACCTL0, Capture/Compare Control Register
    //TACCTL0 |= CCIE; //Enable Interrupts on Timer

    //TACCR0, Timer0_A Capture/Compare Register 0
    //TACCR0 = 4 096; //Number of cycles in the timer
            //4 096 / 4 096 = 1 kHz 
 

    // Timer0_A Control Register
    TACTL    |= TASSEL_1 + ID_3; //+ MC_1;
                                //MC_1; //Use UP mode timer
                          //ID_3; //SMCLK/8
                //TASSEL_1; //Use ACLK as source for timer
}

void stop_timer0(){
    // Timer_A Control Register
    TACTL    |= MC_0; // Stop mode
    TACCTL0  &=~ CCIE; // Disable Interrupts on Timer
}

void up_timer0(){
    TACCR0    = 4096;
    TACCTL0  |= CCIE;
    TACTL    |= MC_1;
}




