v 4
file / "/home/benny/projets/projets_fe/region_2023/dev/oscimpDigital/fpga_ip/cicReal/hdl/integrate.vhd" "0ecf640ab62e5f666acff8a5c9193f99f57079c1" "20240412094320.712":
  entity integrator at 6( 280) + 0 on 13;
  architecture a of integrator at 21( 554) + 0 on 14;
file / "/home/benny/projets/projets_fe/region_2023/dev/oscimpDigital/fpga_ip/cicReal/hdl/comb.vhd" "98a4589fefda85a45854df3d9cb8ba35717cfd54" "20240412094320.712":
  entity comb at 6( 280) + 0 on 15;
  architecture a of comb at 22( 570) + 0 on 16;
file / "/home/benny/projets/projets_fe/region_2023/dev/oscimpDigital/fpga_ip/cicReal/hdl/common.vhd" "83919e801588b825b7c5cb1c6cf464ce47aebd62" "20240412094320.712":
  package common at 6( 280) + 0 on 11 body;
  package body common at 26( 1093) + 0 on 12;
file / "/home/benny/projets/projets_fe/region_2023/dev/oscimpDigital/fpga_ip/cicReal/hdl/cicReal_top.vhd" "1bbaabbd09880fb5aeb98a115c1017701731e9ac" "20240412094320.712":
  entity cicreal_top at 6( 280) + 0 on 17;
  architecture rtl of cicreal_top at 38( 1062) + 0 on 18;
