<h1 id="id-2019-11-03Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>Symphony<strong> </strong><span class="legacy-color-text-default">RTL bugs s</span>tatistics in last week: <strong>Created=22 (<span class="legacy-color-text-purple1">AXI_ATU=15, CTL_ATU=1, APB_ATU=3, FIRE=2, CTL=1</span>)</strong><strong>, Resolved=23, Updated=45.</strong><br/><ol><li><strong><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" width="500" src="https://arterisip.atlassian.net/wiki/download/attachments/16170668/bugs_this_week.jpg?api=v2"></span><br/></strong></li></ol></li><li>Symphony RTL bugs <strong>open / in-progress Total=31</strong>. Details at <span class="legacy-color-text-blue4"><span class="legacy-color-text-blue4"><a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12101" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12101</a></span></span><ol><li><span class="legacy-color-text-blue4"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16170668/bugs_owners.jpg?api=v2"></span><br/></span></li></ol></li><li><span class="legacy-color-text-default"><u><strong>Presto Test-Bench via Maestro + ARIA:</strong></u></span><ol><li>Currently focusing on Seagate design remaining features needed to finish.<ol><li>Wrap and Fixed bursts.</li><li>Read data interleaving.</li><li>Unaligned transfers.</li><li>Buffered writes</li><li>Header-Serial configuration.</li></ol></li><li>Details tracking at <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167100/Symphony+Verification+Matrix+for+Seagate+Design+41+x+16" data-linked-resource-id="16167100" data-linked-resource-version="157" data-linked-resource-type="page">Symphony Verification Matrix for Seagate Design (41 x 16):</a></li></ol></li><li><span class="legacy-color-text-default"><u><strong>Multicast Adapter Verification:</strong></u></span><br/><ol><li>Send out Multicast table to SW team for feedback.</li><li>Started adding RALGEN flow in multicast test benches.</li><li>Multiple scoreboard enhancements in scoreboard related to address transaction, splitting &amp; striping support.</li></ol></li><li><span class="legacy-color-text-default"><u><strong>CTL Verification:</strong></u></span><ol><li><span class="legacy-color-text-default"><span style="">Using Seagate designs for CTL verification as we found almost all the bugs related to CTL layers (iCTL or tCTL).</span></span></li><li><span class="legacy-color-text-default"><span style="">Worked on stimulus enhancement to select Target_ID first and then reverse lookup to find the address.</span></span></li><li><span class="legacy-color-text-default">Identify new enhancement needed to make stimulus more smarted to understand with target it need to go then adjust the burst size accordingly. </span></li><li><span class="legacy-color-text-default">Enhance scoreboard messages to identify wide to narrow transfer which are illegal.</span></li><li><span class="legacy-color-text-default">Start debugging Seagate test benches high memory and long simulation time issues. </span></li></ol></li><li><span class="legacy-color-text-default"><u><strong>CTL ATU Verification:</strong></u></span><br/><ol><li>From Benoit's response it seems like this block is not a high priority for first release of Presto.</li><li>Setup meeting with Syed and John to make sure we recalibrate our priorities.</li></ol></li><li><span class="legacy-color-text-default"><u><strong>Firewall Adapter Verification:</strong></u></span><ol><li>Finished support for header-parallel in ATP UVC.</li><li>Updated test plan document.</li><li>Found couple of bugs,<ol><li><span><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1757" rel="nofollow" title="https://arterisip.atlassian.net/browse/SYM-1757">SYM-1757</a> - Missing interrupts from rtl for udvlatency &gt; 0</span></li><li><span><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1761" rel="nofollow" title="https://arterisip.atlassian.net/browse/SYM-1761">SYM-1761</a> - Failed tachl compile when addStage is false.</span><span><br/></span></li></ol></li></ol></li><li><u><span class="legacy-color-text-default"><strong>PMON Adapter Verification</strong></span></u>:<ol><li>Blockers:<ol><li>
    

            

        
     <div class="jim-error-message jim-error-message-table">
        <table class="aui">
            <tbody>
                                <tr></tr>

                <tr>
                                        <th>key</th>
                                        <th>summary</th>
                                        <th>assignee</th>
                                        <th>status</th>
                                    </tr>

                <tr>
                    <td colspan="4">
                        <div class="aui-message aui-message-warning">
                            <p class="message">
                                <span class="icon-in-pdf"></span>
                                Unable to locate Jira server for this macro. It may be due to Application Link configuration.
                            </p>
                                                    </div>
                    </td>
                </tr>
            </tbody>
        </table>
    </div>
</li></ol></li><li>Started working on assembling and compiling new test bench at Native-layer level (AXI-AXI).</li><li>Will review PMON remaining features need for first Presto release and test plan.</li></ol></li><li><span class="legacy-color-text-default"><strong><u>DV Infrastructure:</u></strong></span><ol><li><span class="legacy-color-text-default">Nightly regression recalibration to make sure Ncore regression / checkin run smoothly as well.</span></li><li><span class="legacy-color-text-default">Added memory used, cpu time, wall-time in regression scripts to understand which simulation are taking most memory and slowest.</span></li><li><span class="legacy-color-text-default"><span style="">Worked on PMON and Multicast RALGEN flows to support in runsim.js script.</span></span></li><li><span class="legacy-color-text-default">Enhance runsim -e to display testiest with clear separators.</span></li><li><strong><span class="legacy-color-text-default">Arteris dashboard is ready for feedback at <a class="external-link" href="http://dashboard.arteris.com" rel="nofollow">http://dashboard.arteris.com</a>.</span></strong><strong><span class="legacy-color-text-default"><br/></span></strong></li></ol></li><li><span class="legacy-color-text-default"><u><strong>Nightly Regression:</strong></u></span><ol><li>We reduced Symphony nightly regression from 24K to 3K per night to adjust according to Ncore load as well. </li><li>We will slowly increase the count as we find and fix memory issues.</li><li>Symphony nightly regression <strong>passing rate are 58%</strong>. Details at <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/</a></li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16170668/regr.jpg?api=v2"></span></li></ol></li><li><strong>Miscellaneous Items:</strong><ol><li>Interview Phillip (for IT) and Parkash (for DV).</li><li>No progress on hiring last week for Austin DV positions.</li><li>Sync-up meetings with India team.</li><li>Seagate design and DV progress sync-up meetings.</li><li>Board demo + EA Ramp sync-up meetings.</li><li>Regular engineering staff meetings.</li></ol></li></ol><h1 id="id-2019-11-03Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-11-03Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11812" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 30.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16170668/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-11-03Progress:-BugsStatisticsTable:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics Table : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 30.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16170668/bugs_table.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-11-03Progress:-BugsStatisticsTrend:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics Trend : Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11401" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 30.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16170668/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 30.0px;"><u style="font-size: 20.0px;"><strong>Regression Triaging Table:</strong></u></p><p style="margin-left: 30.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16170668/triage.png?api=v2"></span></p><p style="margin-left: 60.0px;"><strong style="font-size: 20.0px;"><u><br/></u></strong></p><p style="margin-left: 30.0px;"><strong style="font-size: 20.0px;"><u>Travel / Vacation</u></strong>:</p><ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;">Kavish – <ul><li>PTO: 10/21 to 10/25</li><li>PTO: 12/26 to 1/24</li></ul>Andrew – <ul><li>PTO: 10/14 to 10/18</li><li>PTO: 10/31-11/1</li><li>PTO: 11/27</li></ul>Bill – <ul><li>PTO: 10/21 to 10/25</li></ul>Santosh -- <ul><li>PTO: 11/29.</li></ul>Aniq – <ul><li>PTO: 11/27</li><li>PTO: 12/2 to 12/9</li></ul></li></ul></li></ul><p> </p><p style="margin-left: 30.0px;"> </p><p style="margin-left: 30.0px;"> </p><p style="margin-left: 30.0px;"> </p><p style="margin-left: 30.0px;"> </p><p style="margin-left: 30.0px;"> </p><p style="margin-left: 30.0px;"> </p><p> </p><p> </p><p> </p><p> </p><div style="margin-left: 60.0px;"><strong><br/></strong></div>