# DAC Independent Mode êµ¬í˜„ ì™„ë£Œ ë³´ê³ ì„œ (CH1 ì„±ê³µ)

**ë‚ ì§œ**: 2025-11-18
**í”„ë¡œì íŠ¸**: STM32H523 ì˜¤ë””ì˜¤ DAC (audio_dac_v102)
**ëª©í‘œ**: Dual DAC Mode â†’ Independent DAC Mode ì „í™˜
**ê²°ê³¼**: âœ… **DAC CH1 ì„±ê³µ** | âš ï¸ **DAC CH2 ë¯¸í•´ê²°**

---

## ğŸ“Š í˜„ì¬ ìƒíƒœ

### DAC CH1 (PA4)
| í•­ëª© | ìƒíƒœ |
|------|------|
| DMA ì¸í„°ëŸ½íŠ¸ | âœ… ì •ìƒ ë™ì‘ |
| ì˜¤ë””ì˜¤ ì¶œë ¥ | âœ… ì†Œë¦¬ ë‚˜ì˜´ |
| íŠ¸ë¦¬ê±° | TIM1_TRGO (32kHz) |
| DMA ì±„ë„ | GPDMA2_Channel0 |

### DAC CH2 (PA5)
| í•­ëª© | ìƒíƒœ |
|------|------|
| DMA ì¸í„°ëŸ½íŠ¸ | âŒ ë™ì‘ ì•ˆ í•¨ |
| ì˜¤ë””ì˜¤ ì¶œë ¥ | âŒ ì†Œë¦¬ ì•ˆ ë‚˜ì˜´ |
| íŠ¸ë¦¬ê±° | TIM7_TRGO (32kHz) |
| DMA ì±„ë„ | GPDMA2_Channel1 |

---

## ğŸ¯ í”„ë¡œì íŠ¸ ëª©í‘œ

### ì´ˆê¸° ë¬¸ì œ
- **Dual DAC Mode**: ë‘ ì±„ë„ì´ í•˜ë‚˜ì˜ DMAë¡œ ë™ì‘ (DHR12RD ì‚¬ìš©)
- í•œ ì±„ë„ë§Œ ì¬ìƒí•  ë•Œë„ ë‘ ì±„ë„ ëª¨ë‘ ì˜í–¥ë°›ìŒ
- ê° ì±„ë„ì´ ë…ë¦½ì ìœ¼ë¡œ ë™ì‘í•  ìˆ˜ ì—†ìŒ

### ëª©í‘œ
- **Independent DAC Mode**: ê° ì±„ë„ì´ ë…ë¦½ì ì¸ DMAì™€ íŠ¸ë¦¬ê±° ì‚¬ìš©
- DAC CH1: TIM1 íŠ¸ë¦¬ê±°, GPDMA2_Channel0
- DAC CH2: TIM7 íŠ¸ë¦¬ê±°, GPDMA2_Channel1
- ê° ì±„ë„ì´ ë…ë¦½ì ìœ¼ë¡œ ì¬ìƒ/ì •ì§€ ê°€ëŠ¥

---

## ğŸ”§ êµ¬í˜„ ê³¼ì •

### 1ï¸âƒ£ main.c ìˆ˜ì •

**ìœ„ì¹˜**: `Core/Src/main.c:275-281`

**ë³€ê²½ ë‚´ìš©**: Dual Mode CR ì¡°ì‘ ì œê±°

```c
// ì´ì „ (Dual Mode)
uint32_t cr = DAC1->CR;
cr &= ~(1 << 28);     // Clear DMAEN2 - DAC2 does NOT trigger DMA!
cr &= ~(1 << 17);     // Clear TEN2 - No hardware trigger for DAC2
DAC1->CR = cr;

// í˜„ì¬ (Independent Mode)
// INDEPENDENT DAC MODE: Each channel has its own DMA and trigger
// DAC1: TEN1=1, DMAEN1=1, TSEL1=0 (TIM1_TRGO)
// DAC2: TEN2=1, DMAEN2=1, TSEL2=110 (TIM7_TRGO, DAC_TRIGGER_T7_TRGO)
// Both channels operate independently with their own sample rates

printf("[DAC_INIT] INDEPENDENT MODE: CH1=TIM1, CH2=TIM7, CR=0x%08lX\r\n", DAC1->CR);
```

**íš¨ê³¼**: HALì´ ì„¤ì •í•œ DAC2 íŠ¸ë¦¬ê±°/DMA ì„¤ì •ì„ ê·¸ëŒ€ë¡œ ìœ ì§€

---

### 2ï¸âƒ£ user_def.c ìˆ˜ì •

**ìœ„ì¹˜**: `Core/Src/user_def.c:1269-1286`

**ë³€ê²½ ë‚´ìš©**: ìº˜ë¦¬ë¸Œë ˆì´ì…˜ ì‹œ ê° ì±„ë„ ë…ë¦½ íŠ¸ë¦¬ê±° ì„¤ì •

```c
// ì´ì „ (Dual Mode)
DAC_ChannelConfTypeDef sConfig = {0};
sConfig.DAC_Trigger = DAC_TRIGGER_T1_TRGO;  // TIM1 for BOTH channels!

HAL_StatusTypeDef cal1 = HAL_DACEx_SelfCalibrate(&hdac1, &sConfig, DAC_CHANNEL_1);
HAL_StatusTypeDef cal2 = HAL_DACEx_SelfCalibrate(&hdac1, &sConfig, DAC_CHANNEL_2);

// DAC2 DMA ë¹„í™œì„±í™”
uint32_t cr = DAC1->CR;
cr &= ~(1 << 28);      // Clear DMAEN2
DAC1->CR = cr;

// í˜„ì¬ (Independent Mode)
DAC_ChannelConfTypeDef sConfig = {0};
sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;

// DAC CH1: TIM1_TRGO trigger
sConfig.DAC_Trigger = DAC_TRIGGER_T1_TRGO;
HAL_StatusTypeDef cal1 = HAL_DACEx_SelfCalibrate(&hdac1, &sConfig, DAC_CHANNEL_1);

// DAC CH2: TIM7_TRGO trigger (different from CH1!)
sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
HAL_StatusTypeDef cal2 = HAL_DACEx_SelfCalibrate(&hdac1, &sConfig, DAC_CHANNEL_2);
```

**íš¨ê³¼**: ê° ì±„ë„ì´ ì˜¬ë°”ë¥¸ íŠ¸ë¦¬ê±°ë¡œ ìº˜ë¦¬ë¸Œë ˆì´ì…˜ë¨

---

### 3ï¸âƒ£ spi_handler.c ìˆ˜ì •

**ìœ„ì¹˜**: `Core/Src/spi_handler.c:528-605`

**ë³€ê²½ ë‚´ìš©**: CMD_PLAY í•¸ë“¤ëŸ¬ë¥¼ Independent Modeë¡œ ì¬ì‘ì„±

```c
// ì´ì „ (Dual Mode)
// 32-bit dual bufferë¡œ ë³€í™˜
for (uint32_t i = 0; i < AUDIO_BUFFER_SIZE; i++)
{
    uint16_t ch1_data = channel->active_buffer[i];
    uint16_t ch2_data = 0x800;  // CH2 = middle value (silence)
    g_dual_dac_buffer[i] = (ch2_data << 16) | ch1_data;
}

// DHR12RD ì£¼ì†Œë¡œ ìˆ˜ë™ DMA ì‹œì‘
DMA_Channel_TypeDef *dma_ch = (DMA_Channel_TypeDef *)hdma->Instance;
uint32_t dhr12rd_addr = (uint32_t)&(DAC1->DHR12RD);
hdma->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = dhr12rd_addr;
status = HAL_DMAEx_List_Start_IT(hdma);

// TIM1ë§Œ ì‹œì‘
HAL_TIM_Base_Start(&htim1);

// í˜„ì¬ (Independent Mode)
// 16-bit ë²„í¼ë¥¼ ì§ì ‘ ì‚¬ìš© (ë³€í™˜ ë¶ˆí•„ìš”)
status = HAL_DAC_Start_DMA(&hdac1, dac_channel,
                           (uint32_t*)channel->active_buffer,
                           AUDIO_BUFFER_SIZE,
                           DAC_ALIGN_12B_R);

// ê° ì±„ë„ì— ë§ëŠ” íƒ€ì´ë¨¸ ì‹œì‘
if (dac_channel == DAC_CHANNEL_1)
{
    HAL_TIM_Base_Start(&htim1);  // CH1 uses TIM1
}
else
{
    HAL_TIM_Base_Start(&htim7);  // CH2 uses TIM7
}
```

**íš¨ê³¼**:
- ë²„í¼ ë³€í™˜ ë¶ˆí•„ìš” (16-bit ì§ì ‘ ì‚¬ìš©)
- HAL_DAC_Start_DMA() ì‚¬ìš© (DHR12R1/DHR12R2 ìë™ ì„¤ì •)
- ê° ì±„ë„ì´ ë…ë¦½ì ì¸ íƒ€ì´ë¨¸ ì‚¬ìš©

---

### 4ï¸âƒ£ stm32h5xx_hal_msp.c ìˆ˜ì • (í•µì‹¬!)

**ìœ„ì¹˜**: `Core/Src/stm32h5xx_hal_msp.c:156, 212`

**ë³€ê²½ ë‚´ìš©**: DestDataWidthë¥¼ WORDë¡œ ë³€ê²½

```c
// ì´ì „
NodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;  // âŒ Transfer Error ë°œìƒ!

// í˜„ì¬
NodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;  // âœ… CRITICAL: DAC register is 32-bit
```

**ì´ìœ **: DAC DHR12R1/DHR12R2 ë ˆì§€ìŠ¤í„°ëŠ” 32ë¹„íŠ¸

```
HALFWORD(16ë¹„íŠ¸)ë¡œ ì“°ë©´:
  [31:16]     [15:0]
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚   ???   â”‚ ì—…ë°ì´íŠ¸â”‚ âŒ ìƒìœ„ 16ë¹„íŠ¸ ë¯¸ì •ì˜ â†’ Transfer Error!
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

WORD(32ë¹„íŠ¸)ë¡œ ì“°ë©´:
  [31:16]     [15:0]
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚    0    â”‚ ì—…ë°ì´íŠ¸â”‚ âœ… ì˜¬ë°”ë¥¸ ì •ë ¬
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**íš¨ê³¼**: DMA Transfer Error (0x00000001) í•´ê²°!

---

## ğŸ” í•µì‹¬ í•´ê²° ë°©ë²•

### DMA Transfer Errorì˜ ì›ì¸

**ì°¸ê³  ë¬¸ì„œ**: `DAC_DMA_SUCCESS_2025-01-13_23-30-00.md`

**ì¦ìƒ**:
```
[DAC ERROR CH1] ==================
ErrorCode: 0x00000004  â† HAL_DAC_ERROR_DMA
DMA ErrorCode: 0x00000001  â† HAL_DMA_ERROR_TE (Transfer Error)
```

**ì›ì¸**:
1. ~~TransferAllocatedPort ì„¤ì • ì˜¤ë¥˜~~ â†’ ì´ë¯¸ ì˜¬ë°”ë¦„ (PORT1|PORT0)
2. ~~LinkAllocatedPort ì„¤ì • ì˜¤ë¥˜~~ â†’ ì´ë¯¸ ì˜¬ë°”ë¦„ (PORT1)
3. **DestDataWidth = HALFWORD** â† **ì´ê²ƒì´ ë¬¸ì œ!**

**í•´ê²°**:
```c
// DAC CH1 (GPDMA2_Channel0)
NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;

// DAC CH2 (GPDMA2_Channel1)
NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
```

---

## ğŸ“Š DAC CH1 ê²€ì¦ ê²°ê³¼

### DMA ë ˆì§€ìŠ¤í„° ìƒíƒœ
```
DMA CCR: 0x00825F01 (EN=1)  âœ… DMA í™œì„±í™”
DMA CSR: 0x00000000          âœ… ì—ëŸ¬ í”Œë˜ê·¸ ì—†ìŒ
DMA CBR1: ê°ì†Œ ì¤‘            âœ… ë°ì´í„° ì „ì†¡ ì¤‘
```

### ì¸í„°ëŸ½íŠ¸ ì¹´ìš´í„°
```
10ì´ˆ ê°„ê²©:
  HalfCplt: 156 ì´ë²¤íŠ¸  âœ…
  Cplt: 156 ì´ë²¤íŠ¸      âœ…

ê¸°ëŒ€ê°’: 15.625 Hz (32kHz Ã· 2048 samples)
ì‹¤ì¸¡ê°’: 15.6 Hz
ì˜¤ì°¨: 0.16%  âœ…
```

### ì˜¤ë””ì˜¤ ì¶œë ¥
- âœ… ì†Œë¦¬ ë‚˜ì˜´
- âœ… DMA Circular ëª¨ë“œ ì •ìƒ ë™ì‘
- âœ… ë²„í¼ ìŠ¤ì™‘ ì •ìƒ ë™ì‘

---

### 5ï¸âƒ£ TIM7 íŠ¸ë¦¬ê±° ë²„ê·¸ ìˆ˜ì • âš ï¸ **CRITICAL**

**ë‚ ì§œ**: 2025-11-18 (ì—…ë°ì´íŠ¸)

**ë°œê²¬**: STM32H5 HAL ë¼ì´ë¸ŒëŸ¬ë¦¬ ë²„ê·¸ - íƒ€ì´ë¨¸ íŠ¸ë¦¬ê±° ì •ì˜ê°€ ì˜ëª»ë¨!

**ìœ„ì¹˜**: `stm32h5xx_hal_dac.h`

**ë²„ê·¸ ë‚´ìš©**:
```c
// HAL ì •ì˜ (ì˜ëª»ë¨!)
#define DAC_TRIGGER_T6_TRGO  ((uint32_t)0x00028000)  // TSEL=5 â†’ ì‹¤ì œë¡œëŠ” TIM7!
#define DAC_TRIGGER_T7_TRGO  ((uint32_t)0x00030000)  // TSEL=6 â†’ ì‹¤ì œë¡œëŠ” TIM8!
```

**í•˜ë“œì›¨ì–´ ì‹¤ì œ ë§¤í•‘**:
| TSEL ê°’ | HAL ì •ì˜ | ì‹¤ì œ íŠ¸ë¦¬ê±° |
|---------|----------|------------|
| 5 (0b00101) | DAC_TRIGGER_T6_TRGO | **TIM7** TRGO |
| 6 (0b00110) | DAC_TRIGGER_T7_TRGO | **TIM8** TRGO |

**ìˆ˜ì • ë‚´ìš©**:

**main.c** (Core/Src/main.c:265-267):
```c
// ìˆ˜ì • ì „:
sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;  // TSEL=6 â†’ TIM8 (ì˜ëª»ë¨!)

// ìˆ˜ì • í›„:
// CRITICAL: STM32H5 HAL BUG - DAC_TRIGGER_T7_TRGO is actually TIM8!
// Use DAC_TRIGGER_T6_TRGO (TSEL=5) to get TIM7 TRGO
sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;  // TSEL=5 â†’ TIM7 TRGO
```

**user_def.c** (Core/Src/user_def.c:1279):
```c
// ìˆ˜ì • ì „:
sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;  // TSEL=6 â†’ TIM8 (ì˜ëª»ë¨!)

// ìˆ˜ì • í›„:
// CRITICAL: HAL BUG - DAC_TRIGGER_T7_TRGO is actually TIM8!
sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;  // TSEL=5 â†’ TIM7 TRGO
```

**ë¹Œë“œ ê²°ê³¼**:
```
âœ… ë¹Œë“œ ì„±ê³µ (2025-11-18)
   text     data      bss      dec      hex    filename
 123336     1760    54336   179432    2bce8   audio_dac_v102.elf
```

---

## âš ï¸ ë¯¸í•´ê²° ë¬¸ì œ: DAC CH2 ì—¬ì „íˆ ì‘ë™ ì•ˆ í•¨

### í˜„ì¬ ìƒíƒœ (2025-11-18 ìµœì‹ )

**í…ŒìŠ¤íŠ¸ ê²°ê³¼**:
```
[CMD_PLAY] DAC2 Starting - DMA=0x2000074C, Buf=0x20040240, Size=2048
[FIX] DAC CH2: CDAR corrected to DHR12R2 (0x42028414)
[CMD_PLAY] INDEPENDENT MODE: DAC DMA started successfully
  DMA CCR: 0x00825F01 (EN=1)          âœ… DMA í™œì„±í™”
  DMA CSR: 0x00000000                 âŒ ì „ì†¡ ìƒíƒœ ì—†ìŒ
  DMA CBR1: 4096 items                âœ… ì¹´ìš´í„° ì„¤ì •ë¨
  DMA CSAR: 0x20040240                âœ… ì†ŒìŠ¤ ì£¼ì†Œ OK
  DMA CDAR: 0x42028414                âœ… DHR12R2 ì£¼ì†Œ OK

[DEBUG] TIM7 CNT (before): 1982, (after): 6779
  âœ“ TIM7 is running!                  âœ… TIM7 ë™ì‘ ì¤‘

[DEBUG] TIM7 CR2: 0x00000020, MMS: 2 (should be 2 for Update event)
                                      âœ… TRGO ì„¤ì • OK

[DEBUG] DAC CH2 settings:
  EN2=1 (bit 16)                      âœ… DAC í™œì„±í™”
  TEN2=1 (bit 17)                     âœ… íŠ¸ë¦¬ê±° í™œì„±í™”
  TSEL2=5 (bits 22-18)                âœ… TIM7 (ìˆ˜ì •ë¨!)
  DMAEN2=1 (bit 28)                   âœ… DMA í™œì„±í™”

[STATUS] --------------------
DAC2: STOP | Samples: 2048 | Swaps: 0 | Underruns: 0
  DMA IRQ: HalfCplt=0 | Cplt=0        âŒ ì¸í„°ëŸ½íŠ¸ ì „í˜€ ì—†ìŒ
```

### ğŸ”´ í•µì‹¬ ë¬¸ì œ

**ëª¨ë“  ì„¤ì •ì´ ì˜¬ë°”ë¥¸ë°ë„ DMA ì „ì†¡ì´ ì‹œì‘ë˜ì§€ ì•ŠìŒ!**

| í•­ëª© | ìƒíƒœ | ë¹„ê³  |
|------|------|------|
| TIM7 ì‹¤í–‰ | âœ… | CNT ì¹´ìš´íŒ… ì¤‘ |
| TIM7 TRGO | âœ… | MMS=2 (Update event) |
| DAC CH2 í™œì„±í™” | âœ… | EN2=1 |
| DAC CH2 íŠ¸ë¦¬ê±° | âœ… | TEN2=1, TSEL2=5 (TIM7) |
| DAC CH2 DMA | âœ… | DMAEN2=1 |
| DMA í™œì„±í™” | âœ… | CCR EN=1 |
| DMA ì†ŒìŠ¤ | âœ… | 0x20040240 |
| DMA ëª©ì ì§€ | âœ… | 0x42028414 (DHR12R2) |
| **DMA ì „ì†¡** | âŒ | **CSR=0, ì¸í„°ëŸ½íŠ¸=0** |

### ì˜ì‹¬ ì‚¬í•­ (ì—…ë°ì´íŠ¸)

1. âœ… ~~**TIM7 íŠ¸ë¦¬ê±° ì„¤ì • ë¬¸ì œ**~~ â†’ **í•´ê²°ë¨** (TSEL2=5)

2. â“ **HAL_DAC_Start_DMA() ë²„ê·¸ (CH2 ì „ìš©)?**
   - CH1ì€ ì •ìƒ ì‘ë™
   - CH2ë§Œ DMA ì „ì†¡ì´ ì‹œì‘ë˜ì§€ ì•ŠìŒ
   - CDAR ì£¼ì†Œ ìˆ˜ë™ ìˆ˜ì •í–ˆì§€ë§Œ íš¨ê³¼ ì—†ìŒ

3. â“ **LinkedList Queue ë¡œë“œ ë¬¸ì œ?**
   - LinkedListê°€ í•˜ë“œì›¨ì–´ ë ˆì§€ìŠ¤í„°ì— ì œëŒ€ë¡œ ë¡œë“œë˜ì§€ ì•ŠìŒ
   - ìºì‹œ ì¼ê´€ì„± ë¬¸ì œ ê°€ëŠ¥ì„±

4. â“ **DAC CH2 íŠ¹ë³„í•œ ì´ˆê¸°í™” ìˆœì„œ?**
   - CH1ê³¼ CH2ì˜ ì´ˆê¸°í™” ìˆœì„œ ì°¨ì´
   - CH2ëŠ” ì¶”ê°€ ì„¤ì •ì´ í•„ìš”í•  ìˆ˜ë„

5. â“ **DMA Request ìƒì„±/ì „ë‹¬ ë¬¸ì œ?**
   - DACê°€ DMA requestë¥¼ ìƒì„±í•˜ì§€ ì•ŠìŒ
   - GPDMAê°€ requestë¥¼ ë°›ì§€ ëª»í•¨

---

## ğŸ” ë‹¤ìŒ ë‹¨ê³„: DAC CH2 ê·¼ë³¸ ì›ì¸ ì°¾ê¸°

### âœ… ì™„ë£Œëœ ë””ë²„ê¹…

1. **TIM7 ìƒíƒœ** â†’ âœ… ì •ìƒ (CNT ì¦ê°€, MMS=2)
2. **DAC CH2 ë ˆì§€ìŠ¤í„°** â†’ âœ… ì •ìƒ (EN2=1, TEN2=1, TSEL2=5, DMAEN2=1)
3. **GPDMA2_Channel1** â†’ âœ… ì„¤ì • ì •ìƒ (EN=1, ì£¼ì†Œ ì˜¬ë°”ë¦„)
4. **TIM7 íŠ¸ë¦¬ê±° ë²„ê·¸** â†’ âœ… ìˆ˜ì • (TSEL2=5)

### ğŸ”´ ë‚¨ì€ ë¬¸ì œ

**DMA ì „ì†¡ì´ ì „í˜€ ì‹œì‘ë˜ì§€ ì•ŠìŒ (CSR=0, ì¸í„°ëŸ½íŠ¸=0)**

### ğŸ“‹ ìš°ì„ ìˆœìœ„ ë†’ì€ ì¡°ì‚¬ í•­ëª©

#### 1. CH1ê³¼ CH2 ì´ˆê¸°í™” ë¹„êµ (ìµœìš°ì„ )

**ê°€ì„¤**: CH1ì€ ì‘ë™í•˜ê³  CH2ëŠ” ì•ˆ ë˜ë¯€ë¡œ, ì´ˆê¸°í™” ìˆœì„œë‚˜ ì„¤ì •ì— ë¯¸ë¬˜í•œ ì°¨ì´ê°€ ìˆì„ ê²ƒ

**ì¡°ì‚¬ ë°©ë²•**:
```c
// stm32h5xx_hal_msp.cì—ì„œ CH1ê³¼ CH2ì˜ DMA ì´ˆê¸°í™”ë¥¼ ë¼ì¸ë³„ë¡œ ë¹„êµ
// - NodeConfig ì„¤ì •
// - List ìƒì„± ìˆœì„œ
// - Handle ì´ˆê¸°í™” ìˆœì„œ
// - __HAL_LINKDMA í˜¸ì¶œ ìˆœì„œ
```

**í™•ì¸í•  ì°¨ì´ì **:
- Channel0ê³¼ Channel1ì˜ ìš°ì„ ìˆœìœ„ ì„¤ì •
- DMA Request ë²ˆí˜¸ (GPDMA2_REQUEST_DAC1_CH1 vs CH2)
- LinkedList ëª¨ë“œ ì„¤ì • ì°¨ì´
- ì¸í„°ëŸ½íŠ¸ ìš°ì„ ìˆœìœ„ ì°¨ì´

#### 2. ë ˆí¼ëŸ°ìŠ¤ ë§¤ë‰´ì–¼ í™•ì¸ (MCP ë„êµ¬ ì‚¬ìš©)

**ëª©ì **: STM32H523 DAC CH2 íŠ¹ë³„ ìš”êµ¬ì‚¬í•­ í™•ì¸

**í™•ì¸í•  ë‚´ìš©**:
- DAC CH2 DMA ìš”ì²­ ì¡°ê±´
- TSEL ë¹„íŠ¸ ì‹¤ì œ ë§¤í•‘í‘œ (5ë²ˆì´ ì •ë§ TIM7ì¸ì§€ ì¬í™•ì¸)
- DAC CH2 íŠ¹ë³„í•œ ì´ˆê¸°í™” ìˆœì„œ
- ë©€í‹°ì±„ë„ ë™ì‹œ ì‚¬ìš© ì‹œ ì œì•½ì‚¬í•­

**íŒŒì¼**: `.doc2/rm0481-stm32h52333xx-stm32h56263xx-and-stm32h573xx-armbased-32bit-mcus-stmicroelectronics.pdf`

**ë„êµ¬**: pymupdf4llm-mcp (Claude Code ì¬ì‹œì‘ í›„ ì‚¬ìš©)

#### 3. HAL_DAC_Start_DMA() ì†ŒìŠ¤ ë¶„ì„

**ê°€ì„¤**: HAL í•¨ìˆ˜ê°€ CH2ì— ëŒ€í•´ ë‹¤ë¥´ê²Œ ë™ì‘í•  ìˆ˜ ìˆìŒ

**ì¡°ì‚¬ ë°©ë²•**:
```c
// STM32H5 HAL ì†ŒìŠ¤ì—ì„œ:
// - stm32h5xx_hal_dac.c: HAL_DAC_Start_DMA() êµ¬í˜„
// - DAC_CHANNEL_1ê³¼ DAC_CHANNEL_2 ì²˜ë¦¬ ì°¨ì´
// - DMA ì£¼ì†Œ ê³„ì‚° ë¡œì§
```

#### 4. ìºì‹œ ì¼ê´€ì„± í™•ì¸

**ê°€ì„¤**: DCACHE í™œì„±í™”ë¡œ ì¸í•œ LinkedList ë™ê¸°í™” ë¬¸ì œ

**í…ŒìŠ¤íŠ¸ ì½”ë“œ**:
```c
// HAL_DAC_Start_DMA() í›„ ì¶”ê°€:
SCB_CleanDCache_by_Addr((uint32_t*)&Node_GPDMA2_Channel1,
                        sizeof(DMA_NodeTypeDef));
SCB_CleanDCache_by_Addr((uint32_t*)&List_GPDMA2_Channel1,
                        sizeof(DMA_QListTypeDef));
```

#### 5. DMA Request ë¼ì¸ ì¶”ì 

**ê°€ì„¤**: DAC â†’ DMAMUX â†’ GPDMA ì—°ê²°ì´ CH2ì—ì„œë§Œ ëŠê²¨ìˆìŒ

**í™•ì¸ ë°©ë²•**:
- DMAMUX ë ˆì§€ìŠ¤í„° í™•ì¸ (ì¡´ì¬í•œë‹¤ë©´)
- GPDMA2 request ë§¤í•‘ í™•ì¸
- DAC DMA request ìƒì„± ì¡°ê±´ ì¬í™•ì¸

#### 6. ì¸í„°ëŸ½íŠ¸ í™œì„±í™” í™•ì¸

**ê°€ì„¤**: GPDMA2_Channel1 ì¸í„°ëŸ½íŠ¸ê°€ í™œì„±í™”ë˜ì§€ ì•ŠìŒ

**í™•ì¸ ì½”ë“œ**:
```c
// NVIC ë ˆì§€ìŠ¤í„° ì§ì ‘ í™•ì¸
uint32_t nvic_iser = NVIC->ISER[GPDMA2_Channel1_IRQn / 32];
uint32_t bit = 1 << (GPDMA2_Channel1_IRQn % 32);
printf("GPDMA2_Channel1 IRQ enabled: %s\r\n",
       (nvic_iser & bit) ? "YES" : "NO");
```

### ğŸ¯ ê¶Œì¥ ì‘ì—… ìˆœì„œ

1. **Claude Code ì¬ì‹œì‘** â†’ pymupdf4llm-mcp í™œì„±í™”
2. **ë ˆí¼ëŸ°ìŠ¤ ë§¤ë‰´ì–¼ DAC ì„¹ì…˜ í™•ì¸** â†’ TSEL ë§¤í•‘í‘œ ì¬í™•ì¸
3. **CH1/CH2 ì´ˆê¸°í™” ì½”ë“œ ë¹„êµ** â†’ ì°¨ì´ì  ë°œê²¬
4. **ë°œê²¬ëœ ì°¨ì´ì  ìˆ˜ì • ë° í…ŒìŠ¤íŠ¸**
5. **ìºì‹œ ë™ê¸°í™” í…ŒìŠ¤íŠ¸** (ìœ„ ë°©ë²•ë“¤ë¡œ í•´ê²° ì•ˆ ë˜ë©´)

### ğŸ” ì¸í„°ë„· ê²€ìƒ‰ í‚¤ì›Œë“œ (ì—…ë°ì´íŠ¸)

- "STM32H5 DAC channel 2 DMA not working"
- "STM32H523 DAC TSEL trigger mapping"
- "STM32H5 GPDMA2 DAC1_CH2 request"
- "STM32 HAL_DAC_Start_DMA channel 2 bug"
- "STM32H5 DAC independent mode example"

---

## ğŸ“š ê´€ë ¨ ë¬¸ì„œ

### í”„ë¡œì íŠ¸ ë¬¸ì„œ

1. **DAC_DMA_SUCCESS_2025-01-13_23-30-00.md**
   - DAC CH1 DMA ì„±ê³µ ê³¼ì •
   - Port ì„¤ì • ë° DestDataWidth ë¬¸ì œ í•´ê²°

2. **STM32H5_CODEGEN_BUGS.md**
   - CubeMX ì½”ë“œ ìƒì„± ë²„ê·¸ ëª©ë¡
   - GPDMA2 ê´€ë ¨ ë²„ê·¸ íŒ¨ì¹˜

3. **CLAUDE.md**
   - í”„ë¡œì íŠ¸ ì „ì²´ ê°œìš”
   - ë¹Œë“œ ì‹œìŠ¤í…œ ë° ì•„í‚¤í…ì²˜

### ST ë¬¸ì„œ

1. **Reference Manual (RM0481)**
   - Section: DAC (Digital-to-Analog Converter)
   - Section: TIM7 (Basic Timer)
   - Section: GPDMA (General Purpose DMA)

2. **Example Code**
   - `STM32Cube_FW_H5_V1.5.0/Projects/NUCLEO-H563ZI/Examples/DAC/DAC_SignalsGeneration`

---

## âœ… ì™„ë£Œëœ ì‘ì—…

- [x] Dual Mode â†’ Independent Mode ì½”ë“œ ë³€ê²½
- [x] main.c DAC ì´ˆê¸°í™” ìˆ˜ì •
- [x] user_def.c ìº˜ë¦¬ë¸Œë ˆì´ì…˜ ìˆ˜ì •
- [x] spi_handler.c CMD_PLAY ìˆ˜ì •
- [x] stm32h5xx_hal_msp.c DestDataWidth ìˆ˜ì •
- [x] DAC CH1 DMA ë™ì‘ ê²€ì¦
- [x] DAC CH1 ì˜¤ë””ì˜¤ ì¶œë ¥ í™•ì¸
- [x] **TIM7 íŠ¸ë¦¬ê±° ë²„ê·¸ ë°œê²¬ ë° ìˆ˜ì •** (TSEL2=5)
- [x] main.c, user_def.c íŠ¸ë¦¬ê±° ì„¤ì • ìˆ˜ì •
- [x] ë¹Œë“œ ì„±ê³µ (2025-11-18)
- [x] TIM7 ìƒíƒœ í™•ì¸ (ì •ìƒ ë™ì‘ ì¤‘)
- [x] DAC CH2 ë ˆì§€ìŠ¤í„° í™•ì¸ (ëª¨ë“  ë¹„íŠ¸ ì˜¬ë°”ë¦„)
- [x] GPDMA2_Channel1 ìƒíƒœ í™•ì¸ (ì„¤ì • ì •ìƒ)
- [x] pymupdf4llm-mcp ì„¤ì¹˜ (.mcp.json ìˆ˜ì •)

## ğŸš§ ì§„í–‰ ì¤‘ì¸ ì‘ì—…

- [ ] **DAC CH2 DMA ì „ì†¡ ë¯¸ì‹œì‘ ì›ì¸ ê·œëª…** (ìµœìš°ì„ )
- [ ] pymupdf4llm-mcp í™œì„±í™” (Claude Code ì¬ì‹œì‘ í•„ìš”)
- [ ] ë ˆí¼ëŸ°ìŠ¤ ë§¤ë‰´ì–¼ DAC ì„¹ì…˜ í™•ì¸
- [ ] CH1ê³¼ CH2 ì´ˆê¸°í™” ì½”ë“œ ìƒì„¸ ë¹„êµ
- [ ] HAL_DAC_Start_DMA() ì†ŒìŠ¤ ë¶„ì„
- [ ] ìºì‹œ ì¼ê´€ì„± í…ŒìŠ¤íŠ¸
- [ ] DMA Request ë¼ì¸ ì¶”ì 
- [ ] ì¸í„°ëŸ½íŠ¸ í™œì„±í™” í™•ì¸

## â­ï¸ ë‹¤ìŒ ì„¸ì…˜ ì‹œì‘ ì‹œ

1. âœ… Claude Code ì¬ì‹œì‘ (MCP PDF ë„êµ¬ í™œì„±í™”)
2. ğŸ“– ë ˆí¼ëŸ°ìŠ¤ ë§¤ë‰´ì–¼ ì½ê¸° (DAC TSEL ë§¤í•‘í‘œ ì¬í™•ì¸)
3. ğŸ” CH1/CH2 ì´ˆê¸°í™” ì°¨ì´ì  ì°¾ê¸°
4. ğŸ› ï¸ ë°œê²¬ëœ ì°¨ì´ì  ìˆ˜ì • ë° ì¬í…ŒìŠ¤íŠ¸

---

## ğŸ“ ë°°ìš´ êµí›ˆ

### 1. DAC DHR ë ˆì§€ìŠ¤í„°ëŠ” 32ë¹„íŠ¸
- 16ë¹„íŠ¸ ë°ì´í„°ë¥¼ ì“°ë”ë¼ë„ **ë ˆì§€ìŠ¤í„° ìì²´ëŠ” 32ë¹„íŠ¸**
- DMA DestDataWidthëŠ” **WORD(32ë¹„íŠ¸)ë¡œ ì„¤ì •**í•´ì•¼ í•¨
- HALFWORDë¡œ ì„¤ì •í•˜ë©´ Transfer Error ë°œìƒ

### 2. Independent Mode êµ¬í˜„
- ê° ì±„ë„ì´ ë…ë¦½ì ì¸ íŠ¸ë¦¬ê±°ì™€ DMA ì‚¬ìš©
- DHR12R1 (CH1), DHR12R2 (CH2) ê°ê° ì‚¬ìš©
- Dual Modeì˜ DHR12RD ì‚¬ìš©í•˜ì§€ ì•ŠìŒ

### 3. HAL_DAC_Start_DMA() ì‚¬ìš©
- Independent Modeì—ì„œëŠ” HAL í•¨ìˆ˜ ì‚¬ìš© ê°€ëŠ¥
- LinkedList ëª¨ë“œì—ì„œë„ ì •ìƒ ë™ì‘ (CH1 ê²€ì¦ë¨)
- ìˆ˜ë™ DMA ì„¤ì • ë¶ˆí•„ìš”

### 4. âš ï¸ STM32H5 HAL íƒ€ì´ë¨¸ íŠ¸ë¦¬ê±° ë²„ê·¸
- **DAC_TRIGGER_T6_TRGO** (TSEL=5) â†’ ì‹¤ì œë¡œëŠ” **TIM7** TRGO
- **DAC_TRIGGER_T7_TRGO** (TSEL=6) â†’ ì‹¤ì œë¡œëŠ” **TIM8** TRGO
- HAL ì •ì˜ì™€ ì‹¤ì œ í•˜ë“œì›¨ì–´ ë§¤í•‘ì´ ë¶ˆì¼ì¹˜!
- TIM7ì„ ì‚¬ìš©í•˜ë ¤ë©´ DAC_TRIGGER_T6_TRGO ì‚¬ìš© í•„ìˆ˜
- ë ˆí¼ëŸ°ìŠ¤ ë§¤ë‰´ì–¼ ì§ì ‘ í™•ì¸ í•„ìš”

### 5. ì²´ê³„ì  ë””ë²„ê¹…ì˜ ì¤‘ìš”ì„±
- ëª¨ë“  ì„¤ì •ì´ "ì˜¬ë°”ë¥¸ ê²ƒì²˜ëŸ¼ ë³´ì—¬ë„" ì‹¤ì œë¡œëŠ” ìˆ¨ê²¨ì§„ ë²„ê·¸ê°€ ìˆì„ ìˆ˜ ìˆìŒ
- íƒ€ì´ë¨¸, DAC, DMA ë ˆì§€ìŠ¤í„°ë¥¼ ëª¨ë‘ ì§ì ‘ ì½ì–´ì„œ í™•ì¸
- HAL ì¶”ìƒí™”ë¥¼ ë¯¿ì§€ ë§ê³  í•˜ë“œì›¨ì–´ ë ˆì§€ìŠ¤í„° ì§ì ‘ í™•ì¸
- ì´ì „ ë””ë²„ê·¸ ë¬¸ì„œì˜ ì •ë³´ê°€ ë§¤ìš° ì¤‘ìš”í•¨

---

**ì‘ì„±ì**: Claude Code
**ê²€ì¦ í™˜ê²½**: STM32H523CCTx, GPDMA2, DAC1, TIM1/TIM7
**ë„êµ¬**: STM32CubeMX, VS Code, ST-Link
**íŒì›¨ì–´ ë²„ì „**: audio_dac_v102 (build: 2025-11-18)
