$date
	Sun Sep 21 23:45:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_modulo_01 $end
$var wire 8 ! hamming [7:0] $end
$var reg 4 " conmutador_4 [3:0] $end
$scope module dut $end
$var wire 4 # conmutador_4 [3:0] $end
$var wire 1 $ g0 $end
$var wire 1 % p0 $end
$var wire 1 & p1 $end
$var wire 1 ' p2 $end
$var wire 1 ( s0 $end
$var wire 1 ) s1 $end
$var wire 1 * s2 $end
$var wire 1 + w3 $end
$var wire 1 , w2 $end
$var wire 1 - w1 $end
$var wire 1 . w0 $end
$var wire 8 / hamming [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 0
b0 /
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
b0 #
b0 "
b0 !
$end
#2000
1$
0)
0(
1&
1%
b10000111 !
b10000111 /
1.
b1 "
b1 #
b1 0
#4000
0*
1$
0)
1'
0&
1-
b10011001 !
b10011001 /
0.
b10 "
b10 #
b10 0
#6000
0$
0)
0(
1&
0%
b11110 !
b11110 /
1.
b11 "
b11 #
b11 0
#8000
1$
1,
0-
b10101010 !
b10101010 /
0.
b100 "
b100 #
b100 0
#10000
0$
0)
0(
0&
1%
b101101 !
b101101 /
1.
b101 "
b101 #
b101 0
#12000
0*
0$
0)
0'
1&
1-
b110011 !
b110011 /
0.
b110 "
b110 #
b110 0
#14000
1$
0)
0(
0&
0%
b10110100 !
b10110100 /
1.
b111 "
b111 #
b111 0
#16000
0*
0)
0(
0$
1'
1&
1%
1+
0,
0-
b1001011 !
b1001011 /
0.
b1000 "
b1000 #
b1000 0
#18000
1$
0)
0(
0&
0%
b11001100 !
b11001100 /
1.
b1001 "
b1001 #
b1001 0
#20000
0*
1$
0)
0'
1&
1-
b11010010 !
b11010010 /
0.
b1010 "
b1010 #
b1010 0
#22000
0$
0)
0(
0&
1%
b1010101 !
b1010101 /
1.
b1011 "
b1011 #
b1011 0
#24000
1$
1,
0-
b11100001 !
b11100001 /
0.
b1100 "
b1100 #
b1100 0
#26000
0$
0)
0(
1&
0%
b1100110 !
b1100110 /
1.
b1101 "
b1101 #
b1101 0
#28000
0*
0$
0)
1'
0&
1-
b1111000 !
b1111000 /
0.
b1110 "
b1110 #
b1110 0
#30000
1$
0)
0(
1&
1%
b11111111 !
b11111111 /
1.
b1111 "
b1111 #
b1111 0
#32000
b10000 0
