#BEGIN Configuration used. Extracted from "../confs/MyConfig.conf":
procsPerNode=4
LargeIL1CacheSize=16384
L2CacheSize=1048576
SmallIL1Assoc=2
SmallDL1AccessTime=1
SmallIL1AccessTime=1
LargeIL1AccessTime=1
issueLarge=8
pageSize  =4096
MidDL1CacheSize=32768
MidDL1AccessTime=1
Frequency =200000000
SmallIL1CacheSize=32768
MidIL1Assoc=2
tech      =32
issueWrongPath=true
technology='techParam'
CacheBlockSize=64
L2NumBanks=2
SmallDL1Assoc=2
wattchDataCacheEnergy=6.697696e+00
MidIL1AccessTime=1
L2Assoc   =4
issueMid  =1
issueSmall=1
cpucore[0:3]='LargeCore'
MidIL1CacheSize=32768
LargeIL1Assoc=1
MidDL1Assoc=2
L2AccessTime=3
NoMigration=false
LargeDL1CacheSize=65536
LargeDL1Assoc=2
LargeDL1AccessTime=1
SmallDL1CacheSize=32768
fetchPolicy='outorder'
[dMSHRMid]
bsize     =64
type      ='single'
size      =64
[MidCore]
intraClusterLat=1
fpRegs    =50
wakeupDelay=6
instrSource="IL1CacheMid IL1Mid"
inorder   =true
intRegs   =50
interClusterLat=2
fetchWidth=1
bb4Cycle  =1
renameDelay=3
areaFactor=6.875000e-02
maxBranches=8
enableICache=true
dataSource="DL1CacheMid DL1Mid"
regFileDelay=3
maxStores =20
decodeDelay=6
frequency =200000000
cluster   ='FXClusterIssueMid'
cluster[1:1]='FPClusterIssueMid'
robSize   =50
maxLoads  =22
itlb      ='FXITLBMid'
issueWidth=1
OSType    ='dummy'
maxIRequests=4
bpred     ='BPredIssueX'
dtlb      ='FXDTLBMid'
instQueueSize=2
retireWidth=2
stForwardDelay=2
[NoMSHR]
size      =128
bsize     =64
type      ='none'
[ALUIssueLarge]
Num       =8
Occ       =1
[LargeCore]
rdRegEnergy=1.006412e+00
btbEnergy =5.993489e-01
bpredEnergy=3.713857e-01
stForwardDelay=2
robEnergy =4.429085e-01
instrSource="IL1CacheLarge IL1Large"
resultBusEnergy=2.709462e-01
intRegs   =320
OSType    ='dummy'
robSize   =320
frequency =200000000
renameDelay=3
bpred     ='BPredIssueX'
wrRegEnergy=1.006412e+00
forwardBusEnergy=2.709462e-01
interClusterLat=2
wakeupDelay=6
fetchWidth=8
maxStores =96
inorder   =false
maxIRequests=4
stqCheckEnergy=4.733324e-01
retireWidth=9
maxBranches=128
iALUEnergy=3.417957e-01
maxLoads  =128
ldqCheckEnergy=6.240882e-01
rasEnergy =1.656381e-02
windowRdWrEnergy=2.244164e+00
instQueueSize=16
enableICache=true
issueWidth=8
decodeDelay=6
areaFactor=4.006250e+00
clockEnergy=9.369230e+00
bb4Cycle  =1
windowCheckEnergy=5.786685e-01
itlb      ='FXITLBLarge'
renameEnergy=3.213185e-01
dataSource="DL1CacheLarge DL1Large"
cluster   ='FXClusterIssueLarge'
cluster[1:1]='FPClusterIssueLarge'
stqRdWrEnergy=2.202504e-01
windowSelEnergy=5.413354e-02
regFileDelay=3
totEnergy =3.742842e+01
dtlb      ='FXDTLBLarge'
ldqRdWrEnergy=2.506063e-01
fpRegs    =320
intraClusterLat=1
fpALUEnergy=1.047439e+00
[SmallCore]
frequency =200000000
itlb      ='FXITLBSmall'
OSType    ='dummy'
bpred     ='BPredIssueX'
instrSource="IL1CacheSmall IL1Small"
wakeupDelay=6
instQueueSize=2
maxIRequests=4
dataSource="DL1CacheSmall DL1Small"
areaFactor=6.875000e-02
dtlb      ='FXDTLBSmall'
interClusterLat=2
maxLoads  =20
retireWidth=2
robSize   =41
cluster[1:1]='FPClusterIssueSmall'
cluster   ='FXClusterIssueSmall'
inorder   =true
stForwardDelay=2
fetchWidth=1
issueWidth=1
regFileDelay=3
intRegs   =41
bb4Cycle  =1
maxStores =18
renameDelay=3
maxBranches=4
intraClusterLat=1
decodeDelay=6
fpRegs    =41
enableICache=true
[L2Cache]
displNotify=false
replPolicy='LRU'
lowerLevel="MemoryBus memoryBus"
missDelay =2
assoc     =4
bankPortOccp=1
portOccp  =1
nBanks    =2
numPorts  =1
bankNumPorts=1
hitDelay  =3
bsize     =64
inclusive =false
deviceType='cache'
writePolicy='WB'
size      =1048576
MSHR      ='L2MSHR'
[DL1CacheMid]
displNotify=false
numPorts  =2
portOccp  =2
lowerLevel="L1L2DBus L1L2D shared"
size      =32768
hitDelay  =1
MSHR      ='dMSHRMid'
replPolicy='LRU'
bsize     =64
writePolicy='WB'
protocol  ='MESI'
deviceType='smpcache'
assoc     =2
missDelay =2
[ALUIssueSmall]
Occ       =1
Num       =1
[DL1CacheSmall]
MSHR      ='dMSHRSmall'
displNotify=false
replPolicy='LRU'
lowerLevel="L1L2DBus L1L2D shared"
portOccp  =2
hitDelay  =1
assoc     =2
size      =32768
bsize     =64
numPorts  =2
writePolicy='WB'
missDelay =2
deviceType='smpcache'
protocol  ='MESI'
[FXDTLBMid]
size      =512
numPorts  =2
assoc     =4
replPolicy='LRU'
bsize     =8
deviceType='cache'
[FXClusterIssueLarge]
iDivLat   =12
recycleAt ='Execute'
iALULat   =1
schedPortOccp=1
iBJLat    =1
schedNumPorts=4
iBJUnit   ='ALUIssueLarge'
iMultLat  =4
wakeUpNumPorts=4
iStoreLat =1
schedDelay=1
iLoadLat  =1
wakeUpPortOccp=1
wakeupDelay=3
iLoadUnit ='LDSTIssueLarge'
iDivUnit  ='ALUIssueLarge'
iMultUnit ='ALUIssueLarge'
iStoreUnit='LDSTIssueLarge'
winSize   =128
iALUUnit  ='ALUIssueLarge'
[DL1CacheLarge]
writePolicy='WB'
MSHR      ='dMSHRLarge'
missDelay =2
assoc     =2
hitDelay  =1
displNotify=false
portOccp  =2
replPolicy='LRU'
protocol  ='MESI'
numPorts  =2
bsize     =64
lowerLevel="L1L2DBus L1L2D shared"
size      =65536
deviceType='smpcache'
[FPClusterIssueMid]
fpMultUnit='FPIssueMid'
recycleAt ='Execute'
schedNumPorts=4
fpMultLat =2
fpDivUnit ='FPIssueMid'
schedPortOccp=1
fpDivLat  =10
wakeupDelay=3
wakeUpNumPorts=4
schedDelay=1
winSize   =4
fpALUUnit ='FPIssueMid'
wakeUpPortOccp=1
fpALULat  =1
[IL1CacheSmall]
assoc     =2
MSHR      ='iMSHRSmall'
writePolicy='WT'
portOccp  =1
size      =32768
deviceType='icache'
numPorts  =2
hitDelay  =1
lowerLevel="L1L2IBus L1L2I shared"
replPolicy='LRU'
missDelay =1
bsize     =64
[FPClusterIssueLarge]
schedNumPorts=4
schedDelay=1
recycleAt ='Execute'
fpMultLat =2
schedPortOccp=1
wakeUpNumPorts=4
fpALUUnit ='FPIssueLarge'
fpMultUnit='FPIssueLarge'
fpALULat  =1
winSize   =64
wakeUpPortOccp=1
fpDivUnit ='FPIssueLarge'
fpDivLat  =10
wakeupDelay=3
[IL1CacheMid]
lowerLevel="L1L2IBus L1L2I shared"
writePolicy='WT'
hitDelay  =1
numPorts  =2
missDelay =1
portOccp  =1
size      =32768
replPolicy='LRU'
assoc     =2
bsize     =64
MSHR      ='iMSHRMid'
deviceType='icache'
[FXDTLBSmall]
assoc     =4
replPolicy='LRU'
deviceType='cache'
bsize     =8
size      =512
numPorts  =2
[FXClusterIssueSmall]
iStoreLat =1
iStoreUnit='LDSTIssueSmall'
wakeupDelay=3
iDivLat   =12
iLoadLat  =1
schedDelay=1
iALULat   =1
schedPortOccp=1
schedNumPorts=4
wakeUpPortOccp=1
iMultLat  =4
recycleAt ='Execute'
iMultUnit ='ALUIssueSmall'
iLoadUnit ='LDSTIssueSmall'
iBJLat    =1
iDivUnit  ='ALUIssueSmall'
iALUUnit  ='ALUIssueSmall'
winSize   =36
wakeUpNumPorts=4
iBJUnit   ='ALUIssueSmall'
[FPIssueMid]
Occ       =1
Num       =1
[iMSHRLarge]
bsize     =64
type      ='single'
size      =32
[FPClusterIssueSmall]
fpDivUnit ='FPIssueSmall'
wakeUpPortOccp=1
fpMultUnit='FPIssueSmall'
schedDelay=1
schedNumPorts=4
wakeUpNumPorts=4
recycleAt ='Execute'
fpALUUnit ='FPIssueSmall'
fpALULat  =1
winSize   =2
wakeupDelay=3
schedPortOccp=1
fpMultLat =2
fpDivLat  =10
[FXClusterIssueMid]
iALUUnit  ='ALUIssueMid'
iStoreUnit='LDSTIssueMid'
iDivUnit  ='ALUIssueMid'
winSize   =38
iMultLat  =4
iLoadLat  =1
iStoreLat =1
iBJLat    =1
recycleAt ='Execute'
schedPortOccp=1
wakeUpNumPorts=4
schedDelay=1
iALULat   =1
schedNumPorts=4
iDivLat   =12
wakeupDelay=3
wakeUpPortOccp=1
iLoadUnit ='LDSTIssueMid'
iBJUnit   ='ALUIssueMid'
iMultUnit ='ALUIssueMid'
[Memory]
deviceType='niceCache'
lowerLevel='voidDevice'
writePolicy='WB'
MSHR      ='NoMSHR'
bsize     =64
replPolicy='LRU'
size      =64
hitDelay  =2
portOccp  =1
assoc     =1
missDelay =2
numPorts  =1
[FXDTLBLarge]
deviceType='cache'
numPorts  =2
bsize     =8
replPolicy='LRU'
size      =512
assoc     =4
[IL1CacheLarge]
numPorts  =2
portOccp  =1
MSHR      ='iMSHRLarge'
deviceType='icache'
lowerLevel="L1L2IBus L1L2I shared"
replPolicy='LRU'
assoc     =1
hitDelay  =1
writePolicy='WT'
missDelay =1
size      =16384
bsize     =64
[LDSTIssueMid]
Num       =1
Occ       =1
[L1L2IBus]
lowerLevel="L2Cache L2"
numPorts  =1
deviceType='bus'
portOccp  =1
delay     =1
[dMSHRSmall]
size      =64
type      ='single'
bsize     =64
[BPredIssueX]
MetaBits  =2
btbHistory=0
btbSize   =2048
btbReplPolicy='LRU'
btbAssoc  =2
l2size    =16384
historySize=11
localBits =2
type      ='hybrid'
rasSize   =32
BTACDelay =0
l1size    =1
localSize =16384
btbBsize  =1
Metasize  =16384
l2Bits    =1
[FXITLBMid]
deviceType='cache'
bsize     =8
assoc     =4
size      =512
replPolicy='LRU'
numPorts  =2
[techParam]
tech      =32
clockTreeStyle=1
skewBudget=20
optimalNumberOfBuffer=3
loadInClockNode=20
areaOfChip=200
frequency =200000000
[L2MSHR]
type      ='single'
bsize     =64
size      =64
[dMSHRLarge]
size      =64
type      ='single'
bsize     =64
[L1L2DBus]
delay     =1
portOccp  =1
numPorts  =1
BusEnergy =3.000000e-02
deviceType='systembus'
lowerLevel="L2Cache L2"
[FXITLBLarge]
assoc     =4
replPolicy='LRU'
bsize     =8
size      =512
numPorts  =2
deviceType='cache'
[FXITLBSmall]
size      =512
bsize     =8
assoc     =4
deviceType='cache'
numPorts  =2
replPolicy='LRU'
[iMSHRSmall]
size      =32
bsize     =64
type      ='single'
[MemoryBus]
lowerLevel="Memory memory"
portOccp  =1
delay     =0
numPorts  =1
deviceType='bus'
[LDSTIssueLarge]
Num       =8
Occ       =1
[FPIssueSmall]
Num       =1
Occ       =1
[iMSHRMid]
bsize     =64
size      =32
type      ='single'
[ALUIssueMid]
Num       =1
Occ       =1
[FPIssueLarge]
Occ       =1
Num       =8
[LDSTIssueSmall]
Num       =1
Occ       =1
[voidDevice]
deviceType='void'
#END Configuration used. Extracted from "../confs/MyConfig.conf":
