

================================================================
== Vitis HLS Report for 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE'
================================================================
* Date:           Thu Oct  2 21:26:36 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.755 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  768|  768|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_STORE  |      768|      768|         2|          1|          1|   768|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       20|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|      256|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       36|     -|
|Register             |        -|      -|       21|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       21|      312|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |sparsemux_17_3_32_1_1_U521  |sparsemux_17_3_32_1_1  |        0|   0|  0|   96|    0|
    |sparsemux_33_4_32_1_1_U522  |sparsemux_33_4_32_1_1  |        0|   0|  0|  160|    0|
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                       |                       |        0|   0|  0|  256|    0|
    +----------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_fu_548_p2                |         +|   0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln55_fu_710_p2        |      icmp|   0|  0|   4|          10|          10|
    |ap_block_state2_io         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  20|          23|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   1|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i153_load        |  16|          2|   10|         20|
    |gmem2_blk_n_W                     |   1|          2|    1|          2|
    |gmem3_blk_n_W                     |   1|          2|    1|          2|
    |i153_fu_176                       |  16|          2|   10|         20|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|         12|   24|         48|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i153_fu_176                       |  10|   0|   10|          0|
    |trunc_ln55_1_reg_891              |   4|   0|    4|          0|
    |trunc_ln55_reg_886                |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  21|   0|   21|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE|  return value|
|m_axi_gmem2_0_AWVALID   |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWREADY   |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWADDR    |  out|   64|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWID      |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWLEN     |  out|   32|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE    |  out|    3|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWBURST   |  out|    2|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK    |  out|    2|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE   |  out|    4|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWPROT    |  out|    3|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWQOS     |  out|    4|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWREGION  |  out|    4|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWUSER    |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_WVALID    |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_WREADY    |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_WDATA     |  out|   32|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_WSTRB     |  out|    4|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_WLAST     |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_WID       |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_WUSER     |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARVALID   |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARREADY   |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARADDR    |  out|   64|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARID      |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARLEN     |  out|   32|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE    |  out|    3|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARBURST   |  out|    2|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK    |  out|    2|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE   |  out|    4|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARPROT    |  out|    3|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARQOS     |  out|    4|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARREGION  |  out|    4|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARUSER    |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RVALID    |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RREADY    |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RDATA     |   in|   32|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RLAST     |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RID       |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM  |   in|   13|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RUSER     |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RRESP     |   in|    2|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_BVALID    |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_BREADY    |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_BRESP     |   in|    2|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_BID       |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_BUSER     |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem3_0_AWVALID   |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWREADY   |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWADDR    |  out|   64|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWID      |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWLEN     |  out|   32|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWSIZE    |  out|    3|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWBURST   |  out|    2|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWLOCK    |  out|    2|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWCACHE   |  out|    4|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWPROT    |  out|    3|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWQOS     |  out|    4|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWREGION  |  out|    4|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWUSER    |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_WVALID    |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_WREADY    |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_WDATA     |  out|   32|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_WSTRB     |  out|    4|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_WLAST     |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_WID       |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_WUSER     |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARVALID   |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARREADY   |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARADDR    |  out|   64|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARID      |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARLEN     |  out|   32|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARSIZE    |  out|    3|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARBURST   |  out|    2|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARLOCK    |  out|    2|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARCACHE   |  out|    4|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARPROT    |  out|    3|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARQOS     |  out|    4|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARREGION  |  out|    4|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARUSER    |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RVALID    |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RREADY    |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RDATA     |   in|   32|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RLAST     |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RID       |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RFIFONUM  |   in|   13|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RUSER     |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RRESP     |   in|    2|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_BVALID    |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_BREADY    |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_BRESP     |   in|    2|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_BID       |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_BUSER     |   in|    1|       m_axi|                                       gmem3|       pointer|
|sext_ln55_1             |   in|   62|     ap_none|                                 sext_ln55_1|        scalar|
|sext_ln55               |   in|   62|     ap_none|                                   sext_ln55|        scalar|
|p_cast_cast             |   in|   62|     ap_none|                                 p_cast_cast|        scalar|
|p_cast1_cast            |   in|   62|     ap_none|                                p_cast1_cast|        scalar|
|out_k_rope_0_address0   |  out|    7|   ap_memory|                                out_k_rope_0|         array|
|out_k_rope_0_ce0        |  out|    1|   ap_memory|                                out_k_rope_0|         array|
|out_k_rope_0_q0         |   in|   32|   ap_memory|                                out_k_rope_0|         array|
|out_k_rope_1_address0   |  out|    7|   ap_memory|                                out_k_rope_1|         array|
|out_k_rope_1_ce0        |  out|    1|   ap_memory|                                out_k_rope_1|         array|
|out_k_rope_1_q0         |   in|   32|   ap_memory|                                out_k_rope_1|         array|
|out_k_rope_2_address0   |  out|    7|   ap_memory|                                out_k_rope_2|         array|
|out_k_rope_2_ce0        |  out|    1|   ap_memory|                                out_k_rope_2|         array|
|out_k_rope_2_q0         |   in|   32|   ap_memory|                                out_k_rope_2|         array|
|out_k_rope_3_address0   |  out|    7|   ap_memory|                                out_k_rope_3|         array|
|out_k_rope_3_ce0        |  out|    1|   ap_memory|                                out_k_rope_3|         array|
|out_k_rope_3_q0         |   in|   32|   ap_memory|                                out_k_rope_3|         array|
|out_k_rope_4_address0   |  out|    7|   ap_memory|                                out_k_rope_4|         array|
|out_k_rope_4_ce0        |  out|    1|   ap_memory|                                out_k_rope_4|         array|
|out_k_rope_4_q0         |   in|   32|   ap_memory|                                out_k_rope_4|         array|
|out_k_rope_5_address0   |  out|    7|   ap_memory|                                out_k_rope_5|         array|
|out_k_rope_5_ce0        |  out|    1|   ap_memory|                                out_k_rope_5|         array|
|out_k_rope_5_q0         |   in|   32|   ap_memory|                                out_k_rope_5|         array|
|out_k_rope_6_address0   |  out|    7|   ap_memory|                                out_k_rope_6|         array|
|out_k_rope_6_ce0        |  out|    1|   ap_memory|                                out_k_rope_6|         array|
|out_k_rope_6_q0         |   in|   32|   ap_memory|                                out_k_rope_6|         array|
|out_k_rope_7_address0   |  out|    7|   ap_memory|                                out_k_rope_7|         array|
|out_k_rope_7_ce0        |  out|    1|   ap_memory|                                out_k_rope_7|         array|
|out_k_rope_7_q0         |   in|   32|   ap_memory|                                out_k_rope_7|         array|
|out_v_0_address0        |  out|    6|   ap_memory|                                     out_v_0|         array|
|out_v_0_ce0             |  out|    1|   ap_memory|                                     out_v_0|         array|
|out_v_0_q0              |   in|   32|   ap_memory|                                     out_v_0|         array|
|out_v_1_address0        |  out|    6|   ap_memory|                                     out_v_1|         array|
|out_v_1_ce0             |  out|    1|   ap_memory|                                     out_v_1|         array|
|out_v_1_q0              |   in|   32|   ap_memory|                                     out_v_1|         array|
|out_v_2_address0        |  out|    6|   ap_memory|                                     out_v_2|         array|
|out_v_2_ce0             |  out|    1|   ap_memory|                                     out_v_2|         array|
|out_v_2_q0              |   in|   32|   ap_memory|                                     out_v_2|         array|
|out_v_3_address0        |  out|    6|   ap_memory|                                     out_v_3|         array|
|out_v_3_ce0             |  out|    1|   ap_memory|                                     out_v_3|         array|
|out_v_3_q0              |   in|   32|   ap_memory|                                     out_v_3|         array|
|out_v_4_address0        |  out|    6|   ap_memory|                                     out_v_4|         array|
|out_v_4_ce0             |  out|    1|   ap_memory|                                     out_v_4|         array|
|out_v_4_q0              |   in|   32|   ap_memory|                                     out_v_4|         array|
|out_v_5_address0        |  out|    6|   ap_memory|                                     out_v_5|         array|
|out_v_5_ce0             |  out|    1|   ap_memory|                                     out_v_5|         array|
|out_v_5_q0              |   in|   32|   ap_memory|                                     out_v_5|         array|
|out_v_6_address0        |  out|    6|   ap_memory|                                     out_v_6|         array|
|out_v_6_ce0             |  out|    1|   ap_memory|                                     out_v_6|         array|
|out_v_6_q0              |   in|   32|   ap_memory|                                     out_v_6|         array|
|out_v_7_address0        |  out|    6|   ap_memory|                                     out_v_7|         array|
|out_v_7_ce0             |  out|    1|   ap_memory|                                     out_v_7|         array|
|out_v_7_q0              |   in|   32|   ap_memory|                                     out_v_7|         array|
|out_v_8_address0        |  out|    6|   ap_memory|                                     out_v_8|         array|
|out_v_8_ce0             |  out|    1|   ap_memory|                                     out_v_8|         array|
|out_v_8_q0              |   in|   32|   ap_memory|                                     out_v_8|         array|
|out_v_9_address0        |  out|    6|   ap_memory|                                     out_v_9|         array|
|out_v_9_ce0             |  out|    1|   ap_memory|                                     out_v_9|         array|
|out_v_9_q0              |   in|   32|   ap_memory|                                     out_v_9|         array|
|out_v_10_address0       |  out|    6|   ap_memory|                                    out_v_10|         array|
|out_v_10_ce0            |  out|    1|   ap_memory|                                    out_v_10|         array|
|out_v_10_q0             |   in|   32|   ap_memory|                                    out_v_10|         array|
|out_v_11_address0       |  out|    6|   ap_memory|                                    out_v_11|         array|
|out_v_11_ce0            |  out|    1|   ap_memory|                                    out_v_11|         array|
|out_v_11_q0             |   in|   32|   ap_memory|                                    out_v_11|         array|
|out_v_12_address0       |  out|    6|   ap_memory|                                    out_v_12|         array|
|out_v_12_ce0            |  out|    1|   ap_memory|                                    out_v_12|         array|
|out_v_12_q0             |   in|   32|   ap_memory|                                    out_v_12|         array|
|out_v_13_address0       |  out|    6|   ap_memory|                                    out_v_13|         array|
|out_v_13_ce0            |  out|    1|   ap_memory|                                    out_v_13|         array|
|out_v_13_q0             |   in|   32|   ap_memory|                                    out_v_13|         array|
|out_v_14_address0       |  out|    6|   ap_memory|                                    out_v_14|         array|
|out_v_14_ce0            |  out|    1|   ap_memory|                                    out_v_14|         array|
|out_v_14_q0             |   in|   32|   ap_memory|                                    out_v_14|         array|
|out_v_15_address0       |  out|    6|   ap_memory|                                    out_v_15|         array|
|out_v_15_ce0            |  out|    1|   ap_memory|                                    out_v_15|         array|
|out_v_15_q0             |   in|   32|   ap_memory|                                    out_v_15|         array|
+------------------------+-----+-----+------------+--------------------------------------------+--------------+

