/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  reg [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = celloutsig_0_5z[0] ? celloutsig_0_0z : celloutsig_0_3z[2];
  assign celloutsig_0_15z = celloutsig_0_12z[2] ? celloutsig_0_3z[1] : celloutsig_0_6z;
  assign celloutsig_0_0z = ~(in_data[62] & in_data[31]);
  assign celloutsig_1_0z = ~(in_data[110] & in_data[148]);
  assign celloutsig_0_31z = ~(celloutsig_0_30z & in_data[90]);
  assign celloutsig_1_12z = !(celloutsig_1_6z[6] ? celloutsig_1_9z[2] : celloutsig_1_9z[4]);
  assign celloutsig_0_9z = !(celloutsig_0_3z[0] ? celloutsig_0_5z[2] : celloutsig_0_4z[1]);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_27z = !(celloutsig_0_13z ? celloutsig_0_13z : celloutsig_0_8z);
  assign celloutsig_0_30z = !(celloutsig_0_27z ? celloutsig_0_9z : celloutsig_0_15z);
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_1_13z = ~celloutsig_1_2z[4];
  assign celloutsig_0_6z = ~((celloutsig_0_5z[2] | celloutsig_0_0z) & celloutsig_0_2z);
  assign celloutsig_0_32z = celloutsig_0_11z[3] | ~(celloutsig_0_5z[0]);
  assign celloutsig_1_8z = celloutsig_1_3z | ~(in_data[105]);
  assign celloutsig_1_11z = { in_data[118:117], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z } + { celloutsig_1_6z[8:0], 1'h1 };
  assign celloutsig_0_13z = { in_data[9:2], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z } === { celloutsig_0_7z[9:1], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_18z = celloutsig_1_6z[7:4] >= { celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_1_14z = { celloutsig_1_11z[8:3], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_10z } > { in_data[151:140], celloutsig_1_10z };
  assign celloutsig_0_2z = { in_data[95:84], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } < { in_data[45:33], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[20:19], celloutsig_0_1z } % { 1'h1, in_data[39], in_data[0] };
  assign celloutsig_0_4z = { in_data[66], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, in_data[14:12] };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z } * celloutsig_0_10z[9:5];
  assign celloutsig_0_7z = celloutsig_0_4z[2] ? { celloutsig_0_1z, celloutsig_0_4z[3], 1'h1, celloutsig_0_4z[1:0], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z } : { celloutsig_0_3z[2:1], celloutsig_0_4z[3], 1'h0, celloutsig_0_4z[1:0], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_12z = celloutsig_0_6z ? { celloutsig_0_11z, celloutsig_0_9z } : { in_data[64:60], celloutsig_0_1z };
  assign celloutsig_1_3z = in_data[164:158] !== in_data[121:115];
  assign celloutsig_1_17z = ~ { celloutsig_1_11z[3:1], celloutsig_1_12z };
  assign celloutsig_1_19z = ~ { celloutsig_1_9z, celloutsig_1_17z };
  assign celloutsig_1_10z = & { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, in_data[143:131] };
  assign celloutsig_0_10z = { in_data[31], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } << { celloutsig_0_7z[7:2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_5z = { celloutsig_1_2z[4:2], celloutsig_1_3z, celloutsig_1_2z } >> in_data[133:125];
  always_latch
    if (!clkin_data[96]) celloutsig_1_2z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_2z = { in_data[131], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_9z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_9z = { celloutsig_1_6z[10:8], 1'h1, celloutsig_1_8z };
  always_latch
    if (clkin_data[64]) celloutsig_0_5z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_5z = { celloutsig_0_3z[1:0], celloutsig_0_1z };
  assign celloutsig_1_6z[0] = ~ celloutsig_1_2z[0];
  assign celloutsig_1_6z[1] = ~ celloutsig_1_2z[1];
  assign celloutsig_1_6z[5] = ~ celloutsig_1_5z[3];
  assign { celloutsig_1_6z[10:6], celloutsig_1_6z[4:2] } = { celloutsig_1_5z[8:4], celloutsig_1_5z[2:0] } ^ { in_data[181:180], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z[4:2] };
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
