Date: Mon, 22 Mar 1999 10:20:25 -0000
From: Paul Sargent <>
Subject: RE: Scanning a Second PCI bus in 2.2.3
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/1999/3/22/45

Thanks, I'll give the patch a go. As far as it being a Compaq - Who knows?
It's a prototype box that we had sitting around doing nothing. No names on
it.
Here's the 'lspci -vvx' under 2.1.128.
00:0e.0 Class 0000: 8086:0482 (rev 05)
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr-
Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium >TAbort-
<TAbort- <MAbort- >SERR- <PERR-
	Latency: 72 set
00: 86 80 82 04 07 00 00 02 05 00 00 00 00 48 00 00
10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00:0f.0 Class ff00: 8086:0008
	Subsystem: 1008:fec0
	Control: I/O+ Mem+ BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr-
Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=fast >TAbort-
<TAbort- <MAbort- >SERR- <PERR-
	Region 0: Memory at fec01000 (32-bit, prefetchable)
	Region 1: Memory at fec01000 (32-bit, prefetchable)
	Region 2: Memory at fec01000 (32-bit, prefetchable)
	Region 3: Memory at fec01000 (32-bit, prefetchable)
	Region 4: Memory at fec01000 (32-bit, prefetchable)
	Region 5: Memory at fec01000 (32-bit, prefetchable)
00: 86 80 08 00 03 00 80 00 00 00 00 ff 00 00 00 00
10: 08 10 c0 fe 08 10 c0 fe 08 10 c0 fe 08 10 c0 fe
20: 08 10 c0 fe 08 10 c0 fe 08 10 c0 fe 08 10 c0 fe
30: 08 10 c0 fe 08 10 c0 fe 08 10 c0 fe ff 00 00 00
00:14.0 Class 0500: 8086:84c5 (rev 04)
	Control: I/O- Mem- BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr-
Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=fast >TAbort-
<TAbort- <MAbort- >SERR- <PERR-
00: 86 80 c5 84 00 00 80 00 04 00 00 05 00 00 00 00
10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00:19.0 Class 0600: 8086:84c4 (rev 04)
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV+ VGASnoop- ParErr+
Stepping- SERR+ FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium >TAbort-
<TAbort- <MAbort+ >SERR- <PERR-
	Latency: 72 set, cache line size 08
00: 86 80 c4 84 57 01 00 22 04 00 00 06 08 48 00 00
10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00:1a.0 Class 0600: 8086:84c4 (rev 04)
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV+ VGASnoop- ParErr+
Stepping- SERR+ FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium >TAbort-
<TAbort- <MAbort+ >SERR- <PERR-
	Latency: 72 set, cache line size 08
00: 86 80 c4 84 57 01 00 22 04 00 00 06 08 48 00 00
10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
01:0a.0 Class 0200: 10b7:9050
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr-
Stepping- SERR+ FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium >TAbort-
<TAbort- <MAbort- >SERR- <PERR-
	Latency: 3 min, 8 max, 96 set
	Interrupt: pin A routed to IRQ 10
	Region 0: I/O ports at f8c0
00: b7 10 50 90 07 01 00 02 00 00 00 02 00 60 00 00
10: c1 f8 00 00 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 0a 01 03 08
01:0b.0 Class 0100: 9004:8078
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV+ VGASnoop- ParErr-
Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort-
<TAbort- <MAbort- >SERR- <PERR-
	Latency: 8 min, 8 max, 96 set, cache line size 08
	Interrupt: pin A routed to IRQ 11
	Region 0: I/O ports at fc00
	Region 1: Memory at feaff000 (32-bit, non-prefetchable)
00: 04 90 78 80 17 00 80 02 00 00 00 01 08 60 00 00
10: 01 fc 00 00 00 f0 af fe 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 0b 01 08 08
01:0c.0 Class 0100: 9004:8078
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV+ VGASnoop- ParErr-
Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort-
<TAbort- <MAbort- >SERR- <PERR-
	Latency: 8 min, 8 max, 96 set, cache line size 08
	Interrupt: pin A routed to IRQ 11
	Region 0: I/O ports at f400
	Region 1: Memory at feafe000 (32-bit, non-prefetchable)
00: 04 90 78 80 17 00 80 02 00 00 00 01 08 60 00 00
10: 01 f4 00 00 00 e0 af fe 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 ac fe 00 00 00 00 00 00 00 00 0b 01 08 08
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/