load Circuit.hdl,
output-file Circuit.out,
compare-to Circuit.cmp,
output-list a%B3.1.3 b%B3.1.3 out%B3.1.3;

eval,
output;

set c 1,
eval,
output;

set b 1,
eval,
output;

set b 1,
set c 1,
eval,
output;

set a 1,
eval,
output;

set a 1,
set c 1,
eval,
output;

set a 1,
set b 1,
eval,
output;

set a 1,
set b 1,
set c 1,
eval,
output;
