# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 2 - Vending Machine.srcs/sources_1/imports/New folder/lab2b.vhd" \
"../../../../Lab 2 - Vending Machine.srcs/sources_1/imports/New folder/lab2b_tb.vhd" \

# Do not sort compile order
nosort
