$date
	Sun May  8 20:45:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encoder_dec_to_bcd_tb $end
$var wire 4 ! BCD [3:0] $end
$var wire 1 " AI $end
$var reg 10 # DEC [9:0] $end
$var reg 1 $ EN $end
$scope module dut $end
$var wire 10 % DEC [9:0] $end
$var wire 1 $ EN $end
$var reg 1 " AI $end
$var reg 4 & BCD [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
0$
bx #
x"
bx !
$end
#10
1"
b0 !
b0 &
b1 #
b1 %
#20
b1 !
b1 &
b10 #
b10 %
#30
b10 !
b10 &
b100 #
b100 %
#40
b11 !
b11 &
b1000 #
b1000 %
#50
b100 !
b100 &
b10000 #
b10000 %
#60
b101 !
b101 &
b100000 #
b100000 %
#70
b110 !
b110 &
b1000000 #
b1000000 %
#80
b111 !
b111 &
b10000000 #
b10000000 %
#90
b1000 !
b1000 &
b100000000 #
b100000000 %
#100
b1001 !
b1001 &
b1000000000 #
b1000000000 %
#110
0"
b0 !
b0 &
b0 #
b0 %
#120
1$
#130
b1 #
b1 %
#140
b10 #
b10 %
#150
b100 #
b100 %
#160
b1000 #
b1000 %
#170
b10000 #
b10000 %
#180
b100000 #
b100000 %
#190
b1000000 #
b1000000 %
#200
b10000000 #
b10000000 %
#210
b100000000 #
b100000000 %
#220
b1000000000 #
b1000000000 %
#230
b0 #
b0 %
#240
0$
#250
1"
b100001 #
b100001 %
#260
b1 !
b1 &
b10 #
b10 %
#270
b0 !
b0 &
b1000000100 #
b1000000100 %
#280
b11 !
b11 &
b1000 #
b1000 %
#290
b100 !
b100 &
b10000 #
b10000 %
#300
b0 !
b0 &
b101000 #
b101000 %
#310
b110 !
b110 &
b1000000 #
b1000000 %
#320
b111 !
b111 &
b10000000 #
b10000000 %
#330
b1000 !
b1000 &
b100000000 #
b100000000 %
#340
b0 !
b0 &
b1000000001 #
b1000000001 %
#350
0"
b0 #
b0 %
#360
