<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_tb_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="definitions_pkg" />
            <top_module name="glbl" />
            <top_module name="sim_tb_top" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="369495340370fs"></ZoomStartTime>
      <ZoomEndTime time="369505120371fs"></ZoomEndTime>
      <Cursor1Time time="369503490370fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="295"></NameColumnWidth>
      <ValueColumnWidth column_width="191"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="318" />
   <wvobject fp_name="/sim_tb_top/DDR_PS_addr" type="array">
      <obj_property name="ElementShortName">DDR_PS_addr[14:0]</obj_property>
      <obj_property name="ObjectShortName">DDR_PS_addr[14:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DDR_PS_ba" type="array">
      <obj_property name="ElementShortName">DDR_PS_ba[2:0]</obj_property>
      <obj_property name="ObjectShortName">DDR_PS_ba[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DDR_PS_ck_n" type="logic">
      <obj_property name="ElementShortName">DDR_PS_ck_n</obj_property>
      <obj_property name="ObjectShortName">DDR_PS_ck_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DDR_PS_ck_p" type="logic">
      <obj_property name="ElementShortName">DDR_PS_ck_p</obj_property>
      <obj_property name="ObjectShortName">DDR_PS_ck_p</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DDR_PS_cke" type="logic">
      <obj_property name="ElementShortName">DDR_PS_cke</obj_property>
      <obj_property name="ObjectShortName">DDR_PS_cke</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DDR_PS_cs_n" type="logic">
      <obj_property name="ElementShortName">DDR_PS_cs_n</obj_property>
      <obj_property name="ObjectShortName">DDR_PS_cs_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DDR_PS_dm" type="array">
      <obj_property name="ElementShortName">DDR_PS_dm[3:0]</obj_property>
      <obj_property name="ObjectShortName">DDR_PS_dm[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DDR_PS_dq" type="array">
      <obj_property name="ElementShortName">DDR_PS_dq[31:0]</obj_property>
      <obj_property name="ObjectShortName">DDR_PS_dq[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DDR_PS_dqs_n" type="array">
      <obj_property name="ElementShortName">DDR_PS_dqs_n[3:0]</obj_property>
      <obj_property name="ObjectShortName">DDR_PS_dqs_n[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DDR_PS_dqs_p" type="array">
      <obj_property name="ElementShortName">DDR_PS_dqs_p[3:0]</obj_property>
      <obj_property name="ObjectShortName">DDR_PS_dqs_p[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DDR_PS_odt" type="logic">
      <obj_property name="ElementShortName">DDR_PS_odt</obj_property>
      <obj_property name="ObjectShortName">DDR_PS_odt</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DDR_PS_ras_n" type="logic">
      <obj_property name="ElementShortName">DDR_PS_ras_n</obj_property>
      <obj_property name="ObjectShortName">DDR_PS_ras_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DDR_PS_reset_n" type="logic">
      <obj_property name="ElementShortName">DDR_PS_reset_n</obj_property>
      <obj_property name="ObjectShortName">DDR_PS_reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DDR_PS_we_n" type="logic">
      <obj_property name="ElementShortName">DDR_PS_we_n</obj_property>
      <obj_property name="ObjectShortName">DDR_PS_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/FIXED_IO_ddr_vrn" type="logic">
      <obj_property name="ElementShortName">FIXED_IO_ddr_vrn</obj_property>
      <obj_property name="ObjectShortName">FIXED_IO_ddr_vrn</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/FIXED_IO_ddr_vrp" type="logic">
      <obj_property name="ElementShortName">FIXED_IO_ddr_vrp</obj_property>
      <obj_property name="ObjectShortName">FIXED_IO_ddr_vrp</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/FIXED_IO_mio" type="array">
      <obj_property name="ElementShortName">FIXED_IO_mio[53:0]</obj_property>
      <obj_property name="ObjectShortName">FIXED_IO_mio[53:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/FIXED_IO_ps_clk" type="logic">
      <obj_property name="ElementShortName">FIXED_IO_ps_clk</obj_property>
      <obj_property name="ObjectShortName">FIXED_IO_ps_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/FIXED_IO_ps_porb" type="logic">
      <obj_property name="ElementShortName">FIXED_IO_ps_porb</obj_property>
      <obj_property name="ObjectShortName">FIXED_IO_ps_porb</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/FIXED_IO_ps_srstb" type="logic">
      <obj_property name="ElementShortName">FIXED_IO_ps_srstb</obj_property>
      <obj_property name="ObjectShortName">FIXED_IO_ps_srstb</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/fan_pwm" type="logic">
      <obj_property name="ElementShortName">fan_pwm</obj_property>
      <obj_property name="ObjectShortName">fan_pwm</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/sys_rst_n" type="logic">
      <obj_property name="ElementShortName">sys_rst_n</obj_property>
      <obj_property name="ObjectShortName">sys_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/sys_rst" type="logic">
      <obj_property name="ElementShortName">sys_rst</obj_property>
      <obj_property name="ObjectShortName">sys_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/sys_clk_i" type="logic">
      <obj_property name="ElementShortName">sys_clk_i</obj_property>
      <obj_property name="ObjectShortName">sys_clk_i</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/sys_clk_p" type="logic">
      <obj_property name="ElementShortName">sys_clk_p</obj_property>
      <obj_property name="ObjectShortName">sys_clk_p</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/sys_clk_n" type="logic">
      <obj_property name="ElementShortName">sys_clk_n</obj_property>
      <obj_property name="ObjectShortName">sys_clk_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/e_reset" type="logic">
      <obj_property name="ElementShortName">e_reset</obj_property>
      <obj_property name="ObjectShortName">e_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/e_mdc" type="logic">
      <obj_property name="ElementShortName">e_mdc</obj_property>
      <obj_property name="ObjectShortName">e_mdc</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/rgmii_txd" type="array">
      <obj_property name="ElementShortName">rgmii_txd[3:0]</obj_property>
      <obj_property name="ObjectShortName">rgmii_txd[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/rgmii_txctl" type="logic">
      <obj_property name="ElementShortName">rgmii_txctl</obj_property>
      <obj_property name="ObjectShortName">rgmii_txctl</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/rgmii_txc" type="logic">
      <obj_property name="ElementShortName">rgmii_txc</obj_property>
      <obj_property name="ObjectShortName">rgmii_txc</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/rgmii_rxd" type="array">
      <obj_property name="ElementShortName">rgmii_rxd[3:0]</obj_property>
      <obj_property name="ObjectShortName">rgmii_rxd[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/rgmii_rxctl" type="logic">
      <obj_property name="ElementShortName">rgmii_rxctl</obj_property>
      <obj_property name="ObjectShortName">rgmii_rxctl</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/rgmii_rxc" type="logic">
      <obj_property name="ElementShortName">rgmii_rxc</obj_property>
      <obj_property name="ObjectShortName">rgmii_rxc</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/arp_request" type="logic">
      <obj_property name="ElementShortName">arp_request</obj_property>
      <obj_property name="ObjectShortName">arp_request</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/clk_ref_i" type="logic">
      <obj_property name="ElementShortName">clk_ref_i</obj_property>
      <obj_property name="ObjectShortName">clk_ref_i</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_reset_n" type="logic">
      <obj_property name="ElementShortName">ddr3_reset_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dq_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_dq_fpga[31:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq_fpga[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dqs_p_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_p_fpga[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_p_fpga[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dqs_n_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_n_fpga[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_n_fpga[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_addr_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_addr_fpga[14:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr_fpga[14:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ba_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_ba_fpga[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba_fpga[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ras_n_fpga" type="logic">
      <obj_property name="ElementShortName">ddr3_ras_n_fpga</obj_property>
      <obj_property name="ObjectShortName">ddr3_ras_n_fpga</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cas_n_fpga" type="logic">
      <obj_property name="ElementShortName">ddr3_cas_n_fpga</obj_property>
      <obj_property name="ObjectShortName">ddr3_cas_n_fpga</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_we_n_fpga" type="logic">
      <obj_property name="ElementShortName">ddr3_we_n_fpga</obj_property>
      <obj_property name="ObjectShortName">ddr3_we_n_fpga</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cke_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_cke_fpga[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke_fpga[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ck_p_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_ck_p_fpga[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_p_fpga[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ck_n_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_ck_n_fpga[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_n_fpga[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/init_calib_complete" type="logic">
      <obj_property name="ElementShortName">init_calib_complete</obj_property>
      <obj_property name="ObjectShortName">init_calib_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/tg_compare_error" type="logic">
      <obj_property name="ElementShortName">tg_compare_error</obj_property>
      <obj_property name="ObjectShortName">tg_compare_error</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cs_n_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_cs_n_fpga[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cs_n_fpga[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dm_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_dm_fpga[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm_fpga[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_odt_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_odt_fpga[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt_fpga[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cs_n_sdram_tmp" type="array">
      <obj_property name="ElementShortName">ddr3_cs_n_sdram_tmp[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cs_n_sdram_tmp[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dm_sdram_tmp" type="array">
      <obj_property name="ElementShortName">ddr3_dm_sdram_tmp[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm_sdram_tmp[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_odt_sdram_tmp" type="array">
      <obj_property name="ElementShortName">ddr3_odt_sdram_tmp[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt_sdram_tmp[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dq_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_dq_sdram[31:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq_sdram[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_addr_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_addr_sdram[0:1][14:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr_sdram[0:1][14:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ba_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_ba_sdram[0:1][2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba_sdram[0:1][2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ras_n_sdram" type="logic">
      <obj_property name="ElementShortName">ddr3_ras_n_sdram</obj_property>
      <obj_property name="ObjectShortName">ddr3_ras_n_sdram</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cas_n_sdram" type="logic">
      <obj_property name="ElementShortName">ddr3_cas_n_sdram</obj_property>
      <obj_property name="ObjectShortName">ddr3_cas_n_sdram</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_we_n_sdram" type="logic">
      <obj_property name="ElementShortName">ddr3_we_n_sdram</obj_property>
      <obj_property name="ObjectShortName">ddr3_we_n_sdram</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cs_n_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_cs_n_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cs_n_sdram[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_odt_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_odt_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt_sdram[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cke_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_cke_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke_sdram[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dm_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_dm_sdram[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm_sdram[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dqs_p_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_p_sdram[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_p_sdram[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dqs_n_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_n_sdram[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_n_sdram[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ck_p_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_ck_p_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_p_sdram[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ck_n_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_ck_n_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_n_sdram[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/led" type="array">
      <obj_property name="ElementShortName">led[3:0]</obj_property>
      <obj_property name="ObjectShortName">led[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/s_axi_txn_done" type="logic">
      <obj_property name="ElementShortName">s_axi_txn_done</obj_property>
      <obj_property name="ObjectShortName">s_axi_txn_done</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ui_clk" type="logic">
      <obj_property name="ElementShortName">ui_clk</obj_property>
      <obj_property name="ObjectShortName">ui_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ui_clk_sync_rst" type="logic">
      <obj_property name="ElementShortName">ui_clk_sync_rst</obj_property>
      <obj_property name="ObjectShortName">ui_clk_sync_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/SIMULATION" type="array">
      <obj_property name="ElementShortName">SIMULATION[31:0]</obj_property>
      <obj_property name="ObjectShortName">SIMULATION[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/PORT_MODE" type="array">
      <obj_property name="ElementShortName">PORT_MODE[55:0]</obj_property>
      <obj_property name="ObjectShortName">PORT_MODE[55:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TST_MEM_INSTR_MODE" type="array">
      <obj_property name="ElementShortName">TST_MEM_INSTR_MODE[111:0]</obj_property>
      <obj_property name="ObjectShortName">TST_MEM_INSTR_MODE[111:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/EYE_TEST" type="array">
      <obj_property name="ElementShortName">EYE_TEST[39:0]</obj_property>
      <obj_property name="ObjectShortName">EYE_TEST[39:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DATA_PATTERN" type="array">
      <obj_property name="ElementShortName">DATA_PATTERN[63:0]</obj_property>
      <obj_property name="ObjectShortName">DATA_PATTERN[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/CMD_PATTERN" type="array">
      <obj_property name="ElementShortName">CMD_PATTERN[63:0]</obj_property>
      <obj_property name="ObjectShortName">CMD_PATTERN[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/BEGIN_ADDRESS" type="array">
      <obj_property name="ElementShortName">BEGIN_ADDRESS[31:0]</obj_property>
      <obj_property name="ObjectShortName">BEGIN_ADDRESS[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/END_ADDRESS" type="array">
      <obj_property name="ElementShortName">END_ADDRESS[31:0]</obj_property>
      <obj_property name="ObjectShortName">END_ADDRESS[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/PRBS_EADDR_MASK_POS" type="array">
      <obj_property name="ElementShortName">PRBS_EADDR_MASK_POS[31:0]</obj_property>
      <obj_property name="ObjectShortName">PRBS_EADDR_MASK_POS[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/COL_WIDTH" type="array">
      <obj_property name="ElementShortName">COL_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">COL_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/CS_WIDTH" type="array">
      <obj_property name="ElementShortName">CS_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">CS_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DM_WIDTH" type="array">
      <obj_property name="ElementShortName">DM_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DM_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DQ_WIDTH" type="array">
      <obj_property name="ElementShortName">DQ_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DQ_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DQS_WIDTH" type="array">
      <obj_property name="ElementShortName">DQS_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DQS_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DQS_CNT_WIDTH" type="array">
      <obj_property name="ElementShortName">DQS_CNT_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DQS_CNT_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DRAM_WIDTH" type="array">
      <obj_property name="ElementShortName">DRAM_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DRAM_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ECC" type="array">
      <obj_property name="ElementShortName">ECC[23:0]</obj_property>
      <obj_property name="ObjectShortName">ECC[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/RANKS" type="array">
      <obj_property name="ElementShortName">RANKS[31:0]</obj_property>
      <obj_property name="ObjectShortName">RANKS[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ODT_WIDTH" type="array">
      <obj_property name="ElementShortName">ODT_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">ODT_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ROW_WIDTH" type="array">
      <obj_property name="ElementShortName">ROW_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">ROW_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ADDR_WIDTH" type="array">
      <obj_property name="ElementShortName">ADDR_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/BURST_MODE" type="array">
      <obj_property name="ElementShortName">BURST_MODE[7:0]</obj_property>
      <obj_property name="ObjectShortName">BURST_MODE[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/CA_MIRROR" type="array">
      <obj_property name="ElementShortName">CA_MIRROR[23:0]</obj_property>
      <obj_property name="ObjectShortName">CA_MIRROR[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/CLKIN_PERIOD" type="array">
      <obj_property name="ElementShortName">CLKIN_PERIOD[31:0]</obj_property>
      <obj_property name="ObjectShortName">CLKIN_PERIOD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/CLKIN_PERIOD_NET" type="array">
      <obj_property name="ElementShortName">CLKIN_PERIOD_NET[31:0]</obj_property>
      <obj_property name="ObjectShortName">CLKIN_PERIOD_NET[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/SIM_BYPASS_INIT_CAL" type="array">
      <obj_property name="ElementShortName">SIM_BYPASS_INIT_CAL[31:0]</obj_property>
      <obj_property name="ObjectShortName">SIM_BYPASS_INIT_CAL[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TCQ" type="array">
      <obj_property name="ElementShortName">TCQ[31:0]</obj_property>
      <obj_property name="ObjectShortName">TCQ[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/RST_ACT_LOW" type="array">
      <obj_property name="ElementShortName">RST_ACT_LOW[31:0]</obj_property>
      <obj_property name="ObjectShortName">RST_ACT_LOW[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/REFCLK_FREQ" type="other">
      <obj_property name="ElementShortName">REFCLK_FREQ</obj_property>
      <obj_property name="ObjectShortName">REFCLK_FREQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/tCK" type="array">
      <obj_property name="ElementShortName">tCK[31:0]</obj_property>
      <obj_property name="ObjectShortName">tCK[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/nCK_PER_CLK" type="array">
      <obj_property name="ElementShortName">nCK_PER_CLK[31:0]</obj_property>
      <obj_property name="ObjectShortName">nCK_PER_CLK[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DEBUG_PORT" type="array">
      <obj_property name="ElementShortName">DEBUG_PORT[23:0]</obj_property>
      <obj_property name="ObjectShortName">DEBUG_PORT[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DRAM_TYPE" type="array">
      <obj_property name="ElementShortName">DRAM_TYPE[31:0]</obj_property>
      <obj_property name="ObjectShortName">DRAM_TYPE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_DQS" type="other">
      <obj_property name="ElementShortName">TPROP_DQS</obj_property>
      <obj_property name="ObjectShortName">TPROP_DQS</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_DQS_RD" type="other">
      <obj_property name="ElementShortName">TPROP_DQS_RD</obj_property>
      <obj_property name="ObjectShortName">TPROP_DQS_RD</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_PCB_CTRL" type="other">
      <obj_property name="ElementShortName">TPROP_PCB_CTRL</obj_property>
      <obj_property name="ObjectShortName">TPROP_PCB_CTRL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_PCB_DATA" type="other">
      <obj_property name="ElementShortName">TPROP_PCB_DATA</obj_property>
      <obj_property name="ObjectShortName">TPROP_PCB_DATA</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_PCB_DATA_RD" type="other">
      <obj_property name="ElementShortName">TPROP_PCB_DATA_RD</obj_property>
      <obj_property name="ObjectShortName">TPROP_PCB_DATA_RD</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/MEMORY_WIDTH" type="array">
      <obj_property name="ElementShortName">MEMORY_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">MEMORY_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/NUM_COMP" type="array">
      <obj_property name="ElementShortName">NUM_COMP[31:0]</obj_property>
      <obj_property name="ObjectShortName">NUM_COMP[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ECC_TEST" type="array">
      <obj_property name="ElementShortName">ECC_TEST[23:0]</obj_property>
      <obj_property name="ObjectShortName">ECC_TEST[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ERR_INSERT" type="array">
      <obj_property name="ElementShortName">ERR_INSERT[23:0]</obj_property>
      <obj_property name="ObjectShortName">ERR_INSERT[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/REFCLK_PERIOD" type="other">
      <obj_property name="ElementShortName">REFCLK_PERIOD</obj_property>
      <obj_property name="ObjectShortName">REFCLK_PERIOD</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/RESET_PERIOD" type="array">
      <obj_property name="ElementShortName">RESET_PERIOD[31:0]</obj_property>
      <obj_property name="ObjectShortName">RESET_PERIOD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/SYSCLK_PERIOD" type="other">
      <obj_property name="ElementShortName">SYSCLK_PERIOD</obj_property>
      <obj_property name="ObjectShortName">SYSCLK_PERIOD</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/DATAWIDTH" type="array">
      <obj_property name="ElementShortName">DATAWIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DATAWIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/addr" type="array">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/axi_waddr" type="array">
      <obj_property name="ElementShortName">axi_waddr[25:0]</obj_property>
      <obj_property name="ObjectShortName">axi_waddr[25:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/axi_wdata" type="array">
      <obj_property name="ElementShortName">axi_wdata[7:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">axi_wdata[7:0][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/axi_wready" type="logic">
      <obj_property name="ElementShortName">axi_wready</obj_property>
      <obj_property name="ObjectShortName">axi_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/write_request" type="logic">
      <obj_property name="ElementShortName">write_request</obj_property>
      <obj_property name="ObjectShortName">write_request</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/axi_wstrobe" type="array">
      <obj_property name="ElementShortName">axi_wstrobe[7:0]</obj_property>
      <obj_property name="ObjectShortName">axi_wstrobe[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/ddr_clk" type="logic">
      <obj_property name="ElementShortName">ddr_clk</obj_property>
      <obj_property name="ObjectShortName">ddr_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/fifo_empty" type="logic">
      <obj_property name="ElementShortName">fifo_empty</obj_property>
      <obj_property name="ObjectShortName">fifo_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/fifo_out_data" type="array">
      <obj_property name="ElementShortName">fifo_out_data[96:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_out_data[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/fifo_ren" type="logic">
      <obj_property name="ElementShortName">fifo_ren</obj_property>
      <obj_property name="ObjectShortName">fifo_ren</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/rec_fifo_en_weight" type="logic">
      <obj_property name="ElementShortName">rec_fifo_en_weight</obj_property>
      <obj_property name="ObjectShortName">rec_fifo_en_weight</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/if_clk" type="logic">
      <obj_property name="ElementShortName">if_clk</obj_property>
      <obj_property name="ObjectShortName">if_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/fifo_full" type="logic">
      <obj_property name="ElementShortName">fifo_full</obj_property>
      <obj_property name="ObjectShortName">fifo_full</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/rd_rst_busy" type="logic">
      <obj_property name="ElementShortName">rd_rst_busy</obj_property>
      <obj_property name="ObjectShortName">rd_rst_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/rec_fifo_almost_full_weight" type="logic">
      <obj_property name="ElementShortName">rec_fifo_almost_full_weight</obj_property>
      <obj_property name="ObjectShortName">rec_fifo_almost_full_weight</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/rec_fifo_data_weight" type="array">
      <obj_property name="ElementShortName">rec_fifo_data_weight[96:0]</obj_property>
      <obj_property name="ObjectShortName">rec_fifo_data_weight[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/rst_n" type="logic">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/weight_mem" type="logic">
      <obj_property name="ElementShortName">weight_mem</obj_property>
      <obj_property name="ObjectShortName">weight_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/wr_data_count" type="array">
      <obj_property name="ElementShortName">wr_data_count[7:0]</obj_property>
      <obj_property name="ObjectShortName">wr_data_count[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/ps_recif/wr_rst_busy" type="logic">
      <obj_property name="ElementShortName">wr_rst_busy</obj_property>
      <obj_property name="ObjectShortName">wr_rst_busy</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1266">
      <obj_property name="label">dwc</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/M_AXI" type="protoinst">
      <obj_property name="ElementShortName">M_AXI</obj_property>
      <obj_property name="ObjectShortName">M_AXI</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/S_AXI" type="protoinst">
      <obj_property name="children_use_element_short_name">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
      <obj_property name="EnumTransactionColorTable">0=blank 1=#D399FF 2=pink</obj_property>
      <obj_property name="EnumTransactionValueTable">0=blank;1=Read;2=Write;3=Read/Write</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="CustomSignalColor">turquoise</obj_property>
      <obj_property name="Render_Data">/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/S_AXI.readWriteSummary</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="CellHeight">36</obj_property>
      <obj_property name="ElementShortName">S_AXI</obj_property>
      <obj_property name="ObjectShortName">S_AXI</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_araddr" type="array">
      <obj_property name="ElementShortName">m_axi_araddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_araddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_arburst" type="array">
      <obj_property name="ElementShortName">m_axi_arburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_arburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_arcache" type="array">
      <obj_property name="ElementShortName">m_axi_arcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_arcache[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_arlen" type="array">
      <obj_property name="ElementShortName">m_axi_arlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_arlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_arlock" type="array">
      <obj_property name="ElementShortName">m_axi_arlock[0:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_arlock[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_arprot" type="array">
      <obj_property name="ElementShortName">m_axi_arprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_arprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_arqos" type="array">
      <obj_property name="ElementShortName">m_axi_arqos[3:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_arqos[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_arready" type="logic">
      <obj_property name="ElementShortName">m_axi_arready</obj_property>
      <obj_property name="ObjectShortName">m_axi_arready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_arregion" type="array">
      <obj_property name="ElementShortName">m_axi_arregion[3:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_arregion[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_arsize" type="array">
      <obj_property name="ElementShortName">m_axi_arsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_arsize[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_arvalid" type="logic">
      <obj_property name="ElementShortName">m_axi_arvalid</obj_property>
      <obj_property name="ObjectShortName">m_axi_arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_awaddr" type="array">
      <obj_property name="ElementShortName">m_axi_awaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_awaddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_awburst" type="array">
      <obj_property name="ElementShortName">m_axi_awburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_awburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_awcache" type="array">
      <obj_property name="ElementShortName">m_axi_awcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_awcache[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_awlen" type="array">
      <obj_property name="ElementShortName">m_axi_awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_awlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_awlock" type="array">
      <obj_property name="ElementShortName">m_axi_awlock[0:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_awlock[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_awprot" type="array">
      <obj_property name="ElementShortName">m_axi_awprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_awprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_awqos" type="array">
      <obj_property name="ElementShortName">m_axi_awqos[3:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_awqos[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_awready" type="logic">
      <obj_property name="ElementShortName">m_axi_awready</obj_property>
      <obj_property name="ObjectShortName">m_axi_awready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_awregion" type="array">
      <obj_property name="ElementShortName">m_axi_awregion[3:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_awregion[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_awsize" type="array">
      <obj_property name="ElementShortName">m_axi_awsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_awsize[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_awvalid" type="logic">
      <obj_property name="ElementShortName">m_axi_awvalid</obj_property>
      <obj_property name="ObjectShortName">m_axi_awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_bready" type="logic">
      <obj_property name="ElementShortName">m_axi_bready</obj_property>
      <obj_property name="ObjectShortName">m_axi_bready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_bresp" type="array">
      <obj_property name="ElementShortName">m_axi_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_bvalid" type="logic">
      <obj_property name="ElementShortName">m_axi_bvalid</obj_property>
      <obj_property name="ObjectShortName">m_axi_bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_rdata" type="array">
      <obj_property name="ElementShortName">m_axi_rdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_rdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_rlast" type="logic">
      <obj_property name="ElementShortName">m_axi_rlast</obj_property>
      <obj_property name="ObjectShortName">m_axi_rlast</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_rready" type="logic">
      <obj_property name="ElementShortName">m_axi_rready</obj_property>
      <obj_property name="ObjectShortName">m_axi_rready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_rresp" type="array">
      <obj_property name="ElementShortName">m_axi_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_rvalid" type="logic">
      <obj_property name="ElementShortName">m_axi_rvalid</obj_property>
      <obj_property name="ObjectShortName">m_axi_rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_wdata" type="array">
      <obj_property name="ElementShortName">m_axi_wdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_wdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_wlast" type="logic">
      <obj_property name="ElementShortName">m_axi_wlast</obj_property>
      <obj_property name="ObjectShortName">m_axi_wlast</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_wready" type="logic">
      <obj_property name="ElementShortName">m_axi_wready</obj_property>
      <obj_property name="ObjectShortName">m_axi_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_wstrb" type="array">
      <obj_property name="ElementShortName">m_axi_wstrb[31:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_wstrb[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/m_axi_wvalid" type="logic">
      <obj_property name="ElementShortName">m_axi_wvalid</obj_property>
      <obj_property name="ObjectShortName">m_axi_wvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_aclk" type="logic">
      <obj_property name="ElementShortName">s_axi_aclk</obj_property>
      <obj_property name="ObjectShortName">s_axi_aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_araddr" type="array">
      <obj_property name="ElementShortName">s_axi_araddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_araddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_arburst" type="array">
      <obj_property name="ElementShortName">s_axi_arburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_arcache" type="array">
      <obj_property name="ElementShortName">s_axi_arcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arcache[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_aresetn" type="logic">
      <obj_property name="ElementShortName">s_axi_aresetn</obj_property>
      <obj_property name="ObjectShortName">s_axi_aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_arlen" type="array">
      <obj_property name="ElementShortName">s_axi_arlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_arlock" type="array">
      <obj_property name="ElementShortName">s_axi_arlock[0:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arlock[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_arprot" type="array">
      <obj_property name="ElementShortName">s_axi_arprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_arqos" type="array">
      <obj_property name="ElementShortName">s_axi_arqos[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arqos[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_arready" type="logic">
      <obj_property name="ElementShortName">s_axi_arready</obj_property>
      <obj_property name="ObjectShortName">s_axi_arready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_arregion" type="array">
      <obj_property name="ElementShortName">s_axi_arregion[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arregion[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_arsize" type="array">
      <obj_property name="ElementShortName">s_axi_arsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arsize[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_arvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_arvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_awaddr" type="array">
      <obj_property name="ElementShortName">s_axi_awaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awaddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_awburst" type="array">
      <obj_property name="ElementShortName">s_axi_awburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_awcache" type="array">
      <obj_property name="ElementShortName">s_axi_awcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awcache[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_awlen" type="array">
      <obj_property name="ElementShortName">s_axi_awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_awlock" type="array">
      <obj_property name="ElementShortName">s_axi_awlock[0:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awlock[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_awprot" type="array">
      <obj_property name="ElementShortName">s_axi_awprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_awqos" type="array">
      <obj_property name="ElementShortName">s_axi_awqos[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awqos[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_awready" type="logic">
      <obj_property name="ElementShortName">s_axi_awready</obj_property>
      <obj_property name="ObjectShortName">s_axi_awready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_awregion" type="array">
      <obj_property name="ElementShortName">s_axi_awregion[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awregion[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_awsize" type="array">
      <obj_property name="ElementShortName">s_axi_awsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awsize[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_awvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_awvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_bready" type="logic">
      <obj_property name="ElementShortName">s_axi_bready</obj_property>
      <obj_property name="ObjectShortName">s_axi_bready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_bresp" type="array">
      <obj_property name="ElementShortName">s_axi_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_bvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_bvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_wdata" type="array">
      <obj_property name="ElementShortName">s_axi_wdata[63:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wdata[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_wlast" type="logic">
      <obj_property name="ElementShortName">s_axi_wlast</obj_property>
      <obj_property name="ObjectShortName">s_axi_wlast</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_wready" type="logic">
      <obj_property name="ElementShortName">s_axi_wready</obj_property>
      <obj_property name="ObjectShortName">s_axi_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_wstrb" type="array">
      <obj_property name="ElementShortName">s_axi_wstrb[7:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wstrb[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/axi_dwidth_converter_0/s_axi_wvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_wvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_wvalid</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1304">
      <obj_property name="label">conn</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_awaddr" type="array">
      <obj_property name="ElementShortName">S02_AXI_awaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_awaddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_awburst" type="array">
      <obj_property name="ElementShortName">S02_AXI_awburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_awburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_awcache" type="array">
      <obj_property name="ElementShortName">S02_AXI_awcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_awcache[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_awlen" type="array">
      <obj_property name="ElementShortName">S02_AXI_awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_awlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_awlock" type="array">
      <obj_property name="ElementShortName">S02_AXI_awlock[0:0]</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_awlock[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_awprot" type="array">
      <obj_property name="ElementShortName">S02_AXI_awprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_awprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_awqos" type="array">
      <obj_property name="ElementShortName">S02_AXI_awqos[3:0]</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_awqos[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_awready" type="logic">
      <obj_property name="ElementShortName">S02_AXI_awready</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_awready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_awsize" type="array">
      <obj_property name="ElementShortName">S02_AXI_awsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_awsize[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_awvalid" type="logic">
      <obj_property name="ElementShortName">S02_AXI_awvalid</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_bready" type="logic">
      <obj_property name="ElementShortName">S02_AXI_bready</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_bready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_bresp" type="array">
      <obj_property name="ElementShortName">S02_AXI_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_bvalid" type="logic">
      <obj_property name="ElementShortName">S02_AXI_bvalid</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_wdata" type="array">
      <obj_property name="ElementShortName">S02_AXI_wdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_wdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_wlast" type="logic">
      <obj_property name="ElementShortName">S02_AXI_wlast</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_wlast</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_wready" type="logic">
      <obj_property name="ElementShortName">S02_AXI_wready</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_wstrb" type="array">
      <obj_property name="ElementShortName">S02_AXI_wstrb[31:0]</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_wstrb[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/S02_AXI_wvalid" type="logic">
      <obj_property name="ElementShortName">S02_AXI_wvalid</obj_property>
      <obj_property name="ObjectShortName">S02_AXI_wvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_awaddr" type="array">
      <obj_property name="ElementShortName">M00_AXI_awaddr[29:0]</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_awaddr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_awburst" type="array">
      <obj_property name="ElementShortName">M00_AXI_awburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_awburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_awcache" type="array">
      <obj_property name="ElementShortName">M00_AXI_awcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_awcache[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_awlen" type="array">
      <obj_property name="ElementShortName">M00_AXI_awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_awlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_awlock" type="array">
      <obj_property name="ElementShortName">M00_AXI_awlock[0:0]</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_awlock[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_awprot" type="array">
      <obj_property name="ElementShortName">M00_AXI_awprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_awprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_awqos" type="array">
      <obj_property name="ElementShortName">M00_AXI_awqos[3:0]</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_awqos[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_awready" type="logic">
      <obj_property name="ElementShortName">M00_AXI_awready</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_awready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_awsize" type="array">
      <obj_property name="ElementShortName">M00_AXI_awsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_awsize[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_awvalid" type="logic">
      <obj_property name="ElementShortName">M00_AXI_awvalid</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_bready" type="logic">
      <obj_property name="ElementShortName">M00_AXI_bready</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_bready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_bresp" type="array">
      <obj_property name="ElementShortName">M00_AXI_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_bvalid" type="logic">
      <obj_property name="ElementShortName">M00_AXI_bvalid</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_wdata" type="array">
      <obj_property name="ElementShortName">M00_AXI_wdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_wdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_wlast" type="logic">
      <obj_property name="ElementShortName">M00_AXI_wlast</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_wlast</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_wready" type="logic">
      <obj_property name="ElementShortName">M00_AXI_wready</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_wstrb" type="array">
      <obj_property name="ElementShortName">M00_AXI_wstrb[31:0]</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_wstrb[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/smartconnect_0/M00_AXI_wvalid" type="logic">
      <obj_property name="ElementShortName">M00_AXI_wvalid</obj_property>
      <obj_property name="ObjectShortName">M00_AXI_wvalid</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1400">
      <obj_property name="label">ddr</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/S_AXI" type="protoinst">
      <obj_property name="ElementShortName">S_AXI</obj_property>
      <obj_property name="ObjectShortName">S_AXI</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/app_ref_ack" type="logic">
      <obj_property name="ElementShortName">app_ref_ack</obj_property>
      <obj_property name="ObjectShortName">app_ref_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/app_sr_active" type="logic">
      <obj_property name="ElementShortName">app_sr_active</obj_property>
      <obj_property name="ObjectShortName">app_sr_active</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/app_zq_ack" type="logic">
      <obj_property name="ElementShortName">app_zq_ack</obj_property>
      <obj_property name="ObjectShortName">app_zq_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/aresetn" type="logic">
      <obj_property name="ElementShortName">aresetn</obj_property>
      <obj_property name="ObjectShortName">aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_addr" type="array">
      <obj_property name="ElementShortName">ddr3_addr[14:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr[14:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_ba" type="array">
      <obj_property name="ElementShortName">ddr3_ba[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_cas_n" type="logic">
      <obj_property name="ElementShortName">ddr3_cas_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_cas_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_ck_n" type="array">
      <obj_property name="ElementShortName">ddr3_ck_n[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_n[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_ck_p" type="array">
      <obj_property name="ElementShortName">ddr3_ck_p[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_p[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_cke" type="array">
      <obj_property name="ElementShortName">ddr3_cke[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_cs_n" type="array">
      <obj_property name="ElementShortName">ddr3_cs_n[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cs_n[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_dm" type="array">
      <obj_property name="ElementShortName">ddr3_dm[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_dq" type="array">
      <obj_property name="ElementShortName">ddr3_dq[31:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_dqs_n" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_n[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_n[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_dqs_p" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_p[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_p[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_odt" type="array">
      <obj_property name="ElementShortName">ddr3_odt[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_ras_n" type="logic">
      <obj_property name="ElementShortName">ddr3_ras_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_ras_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_reset_n" type="logic">
      <obj_property name="ElementShortName">ddr3_reset_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ddr3_we_n" type="logic">
      <obj_property name="ElementShortName">ddr3_we_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/device_temp" type="array">
      <obj_property name="ElementShortName">device_temp[11:0]</obj_property>
      <obj_property name="ObjectShortName">device_temp[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/init_calib_complete" type="logic">
      <obj_property name="ElementShortName">init_calib_complete</obj_property>
      <obj_property name="ObjectShortName">init_calib_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/mmcm_locked" type="logic">
      <obj_property name="ElementShortName">mmcm_locked</obj_property>
      <obj_property name="ObjectShortName">mmcm_locked</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr" type="array">
      <obj_property name="ElementShortName">s_axi_araddr[29:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_araddr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_arburst" type="array">
      <obj_property name="ElementShortName">s_axi_arburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_arcache" type="array">
      <obj_property name="ElementShortName">s_axi_arcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arcache[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_arid" type="array">
      <obj_property name="ElementShortName">s_axi_arid[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arid[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_arlen" type="array">
      <obj_property name="ElementShortName">s_axi_arlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_arlock" type="array">
      <obj_property name="ElementShortName">s_axi_arlock[0:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arlock[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_arprot" type="array">
      <obj_property name="ElementShortName">s_axi_arprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_arqos" type="array">
      <obj_property name="ElementShortName">s_axi_arqos[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arqos[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_arready" type="logic">
      <obj_property name="ElementShortName">s_axi_arready</obj_property>
      <obj_property name="ObjectShortName">s_axi_arready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_arsize" type="array">
      <obj_property name="ElementShortName">s_axi_arsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arsize[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_arvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_arvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr" type="array">
      <obj_property name="ElementShortName">s_axi_awaddr[29:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awaddr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_awburst" type="array">
      <obj_property name="ElementShortName">s_axi_awburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_awcache" type="array">
      <obj_property name="ElementShortName">s_axi_awcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awcache[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_awid" type="array">
      <obj_property name="ElementShortName">s_axi_awid[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awid[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_awlen" type="array">
      <obj_property name="ElementShortName">s_axi_awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_awlock" type="array">
      <obj_property name="ElementShortName">s_axi_awlock[0:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awlock[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_awprot" type="array">
      <obj_property name="ElementShortName">s_axi_awprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_awqos" type="array">
      <obj_property name="ElementShortName">s_axi_awqos[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awqos[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_awready" type="logic">
      <obj_property name="ElementShortName">s_axi_awready</obj_property>
      <obj_property name="ObjectShortName">s_axi_awready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_awsize" type="array">
      <obj_property name="ElementShortName">s_axi_awsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awsize[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_awvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_awvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_bid" type="array">
      <obj_property name="ElementShortName">s_axi_bid[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_bid[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_bready" type="logic">
      <obj_property name="ElementShortName">s_axi_bready</obj_property>
      <obj_property name="ObjectShortName">s_axi_bready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_bresp" type="array">
      <obj_property name="ElementShortName">s_axi_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_bvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_bvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata" type="array">
      <obj_property name="ElementShortName">s_axi_rdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_rid" type="array">
      <obj_property name="ElementShortName">s_axi_rid[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rid[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_rlast" type="logic">
      <obj_property name="ElementShortName">s_axi_rlast</obj_property>
      <obj_property name="ObjectShortName">s_axi_rlast</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_rready" type="logic">
      <obj_property name="ElementShortName">s_axi_rready</obj_property>
      <obj_property name="ObjectShortName">s_axi_rready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_rresp" type="array">
      <obj_property name="ElementShortName">s_axi_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_rvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_rvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata" type="array">
      <obj_property name="ElementShortName">s_axi_wdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_wlast" type="logic">
      <obj_property name="ElementShortName">s_axi_wlast</obj_property>
      <obj_property name="ObjectShortName">s_axi_wlast</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_wready" type="logic">
      <obj_property name="ElementShortName">s_axi_wready</obj_property>
      <obj_property name="ObjectShortName">s_axi_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_wstrb" type="array">
      <obj_property name="ElementShortName">s_axi_wstrb[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wstrb[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/s_axi_wvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_wvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_wvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/sys_clk_n" type="logic">
      <obj_property name="ElementShortName">sys_clk_n</obj_property>
      <obj_property name="ObjectShortName">sys_clk_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/sys_clk_p" type="logic">
      <obj_property name="ElementShortName">sys_clk_p</obj_property>
      <obj_property name="ObjectShortName">sys_clk_p</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/sys_rst" type="logic">
      <obj_property name="ElementShortName">sys_rst</obj_property>
      <obj_property name="ObjectShortName">sys_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ui_addn_clk_0" type="logic">
      <obj_property name="ElementShortName">ui_addn_clk_0</obj_property>
      <obj_property name="ObjectShortName">ui_addn_clk_0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ui_addn_clk_1" type="logic">
      <obj_property name="ElementShortName">ui_addn_clk_1</obj_property>
      <obj_property name="ObjectShortName">ui_addn_clk_1</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ui_addn_clk_2" type="logic">
      <obj_property name="ElementShortName">ui_addn_clk_2</obj_property>
      <obj_property name="ObjectShortName">ui_addn_clk_2</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ui_addn_clk_3" type="logic">
      <obj_property name="ElementShortName">ui_addn_clk_3</obj_property>
      <obj_property name="ObjectShortName">ui_addn_clk_3</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ui_addn_clk_4" type="logic">
      <obj_property name="ElementShortName">ui_addn_clk_4</obj_property>
      <obj_property name="ObjectShortName">ui_addn_clk_4</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ui_clk" type="logic">
      <obj_property name="ElementShortName">ui_clk</obj_property>
      <obj_property name="ObjectShortName">ui_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/u_ip_top/mtop/ddr/Block_test_i/mig_7series_0/ui_clk_sync_rst" type="logic">
      <obj_property name="ElementShortName">ui_clk_sync_rst</obj_property>
      <obj_property name="ObjectShortName">ui_clk_sync_rst</obj_property>
   </wvobject>
</wave_config>
