# RISC-V-SoC-Tapeout-Program-VSD
![RISC-V](https://img.shields.io/badge/RISC--V-OpenSource-blue?logo=riscv&logoColor=white)
![Ubuntu](https://img.shields.io/badge/Ubuntu-25.04-orange?logo=ubuntu&logoColor=white)
![VSD](https://img.shields.io/badge/VSD-SoC%20Labs-green)
![India](https://img.shields.io/badge/Made%20in-India-saffron?logo=india&logoColor=white)

â”â”â”â”â”â”â”â”â”â” âœ¦ â”â”â”â”â”â”â”â”â”â”  
***Bits to Silicon: My SoC Labs Story***  
â”â”â”â”â”â”â”â”â”â” âœ¦ â”â”â”â”â”â”â”â”â”â”

# VSD SoC Labs Journey

This repository is the record of my **SoC Labs journey**.  
It starts from Week 0 and moves forward step by step â€” setting up the environment, learning new concepts, facing mistakes, and growing through every challenge.  

Each week adds a new layer to the journey, taking me closer from **the very first bit of code to working silicon**.

---

### ğŸ¯ Purpose

- To record each weekâ€™s tasks, results, and learning.
- To keep everything reproducible: screenshots, logs, scripts, designs.
- To look back later and see what I struggled with, what I nailed.

---
### ğŸ“… Progress Table  

| Week   | Status       | Notes                      |
|--------|--------------|-----------------------------|
| Week 0 | âœ… Completed | Environment & Tools Setup    |

---

## ğŸ™ Acknowledgments  

I would like to thank:  
- **VSD (VLSI System Design) Team** for providing the open-source SoC Labs platform.  
- **Kunal Ghosh Sir** for his guidance and mentorship throughout the program.  
- **IIT Gandhinagar** for supporting the initiative and enabling open-source chip design learning.  
![IIT Gandhinagar](https://img.shields.io/badge/IIT-Gandhinagar-blue?style=for-the-badge&logo=google-scholar&logoColor=white)
![VSD](https://img.shields.io/badge/VSD-SoC%20Labs-orange?style=for-the-badge&logo=vercel&logoColor=white)
---
## âœï¸ Author

<p align="center">
  <a href="https://github.com/your-username">
    <img src="https://img.shields.io/badge/Made%20by-YourName-blueviolet?style=for-the-badge&logo=github" />
  </a>
</p>

