$date
	Sun Dec 29 15:20:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testfile_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clear $end
$var reg 1 $ clk $end
$scope module uut $end
$var wire 1 " D $end
$var wire 1 # clear $end
$var wire 1 $ clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$scope module testfile_tb $end
$scope module uut $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5000
1$
#10000
0$
#15000
1!
1$
1"
#20000
0$
#25000
1$
#30000
0$
#35000
0!
1$
0"
#40000
0$
#45000
1$
#50000
0$
#55000
1$
#60000
0$
1#
#65000
1$
#70000
0$
0#
#75000
1$
#80000
0$
1#
1"
#85000
1$
#90000
0$
0#
#95000
1!
1$
#100000
0$
#105000
1$
#110000
0$
#115000
1$
#120000
0$
#125000
1$
#130000
0$
#135000
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1$
#160000
0$
#165000
1$
#170000
0$
#175000
1$
#180000
0$
#185000
1$
#190000
0$
#195000
1$
#200000
0$
#205000
1$
