
unit7.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002b4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003c0  080003c0  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003c0  080003c0  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080003c0  080003c0  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003c0  080003c0  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003c0  080003c0  000103c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003c4  080003c4  000103c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080003c8  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  080003cc  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080003cc  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001703  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000590  00000000  00000000  00021730  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000a34  00000000  00000000  00021cc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000001c8  00000000  00000000  000226f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000180  00000000  00000000  000228c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000021f3  00000000  00000000  00022a40  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00001ba9  00000000  00000000  00024c33  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0007ceec  00000000  00000000  000267dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000a36c8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000558  00000000  00000000  000a3744  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000004 	.word	0x20000004
 8000128:	00000000 	.word	0x00000000
 800012c:	080003a8 	.word	0x080003a8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000008 	.word	0x20000008
 8000148:	080003a8 	.word	0x080003a8

0800014c <clock_init>:
#define GPIOB_ODR     *(volatile uint32_t *) (GPIOB_BASE + 0x0c)
#define GPIOB_IDR     *(volatile uint32_t *) (GPIOB_BASE + 0x08)


void clock_init()
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	// Enable clock GPIOA
	RCC_APB2ENR |= RCC_IOPAEN;
 8000150:	4b07      	ldr	r3, [pc, #28]	; (8000170 <clock_init+0x24>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a06      	ldr	r2, [pc, #24]	; (8000170 <clock_init+0x24>)
 8000156:	f043 0304 	orr.w	r3, r3, #4
 800015a:	6013      	str	r3, [r2, #0]
	// Enable clock GPIOB
	RCC_APB2ENR |= (1<<3);
 800015c:	4b04      	ldr	r3, [pc, #16]	; (8000170 <clock_init+0x24>)
 800015e:	681b      	ldr	r3, [r3, #0]
 8000160:	4a03      	ldr	r2, [pc, #12]	; (8000170 <clock_init+0x24>)
 8000162:	f043 0308 	orr.w	r3, r3, #8
 8000166:	6013      	str	r3, [r2, #0]
}
 8000168:	bf00      	nop
 800016a:	46bd      	mov	sp, r7
 800016c:	bc80      	pop	{r7}
 800016e:	4770      	bx	lr
 8000170:	40021018 	.word	0x40021018

08000174 <GPIO_init>:

void GPIO_init()
{
 8000174:	b480      	push	{r7}
 8000176:	af00      	add	r7, sp, #0

	//PB13 out push pull
	GPIOB_CRH &= ~(0b11 << 22);
	GPIOB_CRH |= (0b01 << 6);
*/
	GPIOA_ODR=0;
 8000178:	4b1b      	ldr	r3, [pc, #108]	; (80001e8 <GPIO_init+0x74>)
 800017a:	2200      	movs	r2, #0
 800017c:	601a      	str	r2, [r3, #0]
		GPIOA_CRL &=0xffffff0f;  // clear bits of PA1
 800017e:	4b1b      	ldr	r3, [pc, #108]	; (80001ec <GPIO_init+0x78>)
 8000180:	681b      	ldr	r3, [r3, #0]
 8000182:	4a1a      	ldr	r2, [pc, #104]	; (80001ec <GPIO_init+0x78>)
 8000184:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000188:	6013      	str	r3, [r2, #0]
		GPIOA_CRL |=(1<<6);  // PA1 in input floating
 800018a:	4b18      	ldr	r3, [pc, #96]	; (80001ec <GPIO_init+0x78>)
 800018c:	681b      	ldr	r3, [r3, #0]
 800018e:	4a17      	ldr	r2, [pc, #92]	; (80001ec <GPIO_init+0x78>)
 8000190:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000194:	6013      	str	r3, [r2, #0]
		GPIOA_CRH &=0xff0fffff; // clear bits of PA13
 8000196:	4b16      	ldr	r3, [pc, #88]	; (80001f0 <GPIO_init+0x7c>)
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	4a15      	ldr	r2, [pc, #84]	; (80001f0 <GPIO_init+0x7c>)
 800019c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80001a0:	6013      	str	r3, [r2, #0]
		GPIOA_CRH |=(1<<22); // PA13 in input flaoting
 80001a2:	4b13      	ldr	r3, [pc, #76]	; (80001f0 <GPIO_init+0x7c>)
 80001a4:	681b      	ldr	r3, [r3, #0]
 80001a6:	4a12      	ldr	r2, [pc, #72]	; (80001f0 <GPIO_init+0x7c>)
 80001a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80001ac:	6013      	str	r3, [r2, #0]

		GPIOB_CRL &=0xffffff0f;  // clear bits of PB1
 80001ae:	4b11      	ldr	r3, [pc, #68]	; (80001f4 <GPIO_init+0x80>)
 80001b0:	681b      	ldr	r3, [r3, #0]
 80001b2:	4a10      	ldr	r2, [pc, #64]	; (80001f4 <GPIO_init+0x80>)
 80001b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80001b8:	6013      	str	r3, [r2, #0]
		GPIOB_CRL |=(1<<4);  // PB1 output pull-push and 10MHZ max Speed
 80001ba:	4b0e      	ldr	r3, [pc, #56]	; (80001f4 <GPIO_init+0x80>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	4a0d      	ldr	r2, [pc, #52]	; (80001f4 <GPIO_init+0x80>)
 80001c0:	f043 0310 	orr.w	r3, r3, #16
 80001c4:	6013      	str	r3, [r2, #0]
		GPIOB_CRH &=0xff0fffff; // clear bits of PB13
 80001c6:	4b0c      	ldr	r3, [pc, #48]	; (80001f8 <GPIO_init+0x84>)
 80001c8:	681b      	ldr	r3, [r3, #0]
 80001ca:	4a0b      	ldr	r2, [pc, #44]	; (80001f8 <GPIO_init+0x84>)
 80001cc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80001d0:	6013      	str	r3, [r2, #0]
		GPIOB_CRH |=(1<<20); // PB13 output pull-push  10MHZ max Speed
 80001d2:	4b09      	ldr	r3, [pc, #36]	; (80001f8 <GPIO_init+0x84>)
 80001d4:	681b      	ldr	r3, [r3, #0]
 80001d6:	4a08      	ldr	r2, [pc, #32]	; (80001f8 <GPIO_init+0x84>)
 80001d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001dc:	6013      	str	r3, [r2, #0]
}
 80001de:	bf00      	nop
 80001e0:	46bd      	mov	sp, r7
 80001e2:	bc80      	pop	{r7}
 80001e4:	4770      	bx	lr
 80001e6:	bf00      	nop
 80001e8:	4001080c 	.word	0x4001080c
 80001ec:	40010800 	.word	0x40010800
 80001f0:	40010804 	.word	0x40010804
 80001f4:	40010c00 	.word	0x40010c00
 80001f8:	40010c04 	.word	0x40010c04

080001fc <my_wait>:

void my_wait(int x)
{
 80001fc:	b480      	push	{r7}
 80001fe:	b085      	sub	sp, #20
 8000200:	af00      	add	r7, sp, #0
 8000202:	6078      	str	r0, [r7, #4]
	unsigned int i,j;
	for ( i=0 ; i<x ; i++)
 8000204:	2300      	movs	r3, #0
 8000206:	60fb      	str	r3, [r7, #12]
 8000208:	e00b      	b.n	8000222 <my_wait+0x26>
		for( j=0 ; j<255 ; j++);
 800020a:	2300      	movs	r3, #0
 800020c:	60bb      	str	r3, [r7, #8]
 800020e:	e002      	b.n	8000216 <my_wait+0x1a>
 8000210:	68bb      	ldr	r3, [r7, #8]
 8000212:	3301      	adds	r3, #1
 8000214:	60bb      	str	r3, [r7, #8]
 8000216:	68bb      	ldr	r3, [r7, #8]
 8000218:	2bfe      	cmp	r3, #254	; 0xfe
 800021a:	d9f9      	bls.n	8000210 <my_wait+0x14>
	for ( i=0 ; i<x ; i++)
 800021c:	68fb      	ldr	r3, [r7, #12]
 800021e:	3301      	adds	r3, #1
 8000220:	60fb      	str	r3, [r7, #12]
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	68fa      	ldr	r2, [r7, #12]
 8000226:	429a      	cmp	r2, r3
 8000228:	d3ef      	bcc.n	800020a <my_wait+0xe>
}
 800022a:	bf00      	nop
 800022c:	3714      	adds	r7, #20
 800022e:	46bd      	mov	sp, r7
 8000230:	bc80      	pop	{r7}
 8000232:	4770      	bx	lr

08000234 <main>:

int main(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
	clock_init();
 8000238:	f7ff ff88 	bl	800014c <clock_init>
	GPIO_init();
 800023c:	f7ff ff9a 	bl	8000174 <GPIO_init>

	while (1)
	{
		// PA1 external Pullup resistant
		if (((GPIOA_IDR & (1<<1)) >> 1) == 0) // press
 8000240:	4b11      	ldr	r3, [pc, #68]	; (8000288 <main+0x54>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	f003 0302 	and.w	r3, r3, #2
 8000248:	2b00      	cmp	r3, #0
 800024a:	d10c      	bne.n	8000266 <main+0x32>
		{
			GPIOB_ODR ^= (1<<1) ;
 800024c:	4b0f      	ldr	r3, [pc, #60]	; (800028c <main+0x58>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a0e      	ldr	r2, [pc, #56]	; (800028c <main+0x58>)
 8000252:	f083 0302 	eor.w	r3, r3, #2
 8000256:	6013      	str	r3, [r2, #0]
			while(((GPIOA_IDR & (1<<1)) >> 1) == 0); // single press.
 8000258:	bf00      	nop
 800025a:	4b0b      	ldr	r3, [pc, #44]	; (8000288 <main+0x54>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	f003 0302 	and.w	r3, r3, #2
 8000262:	2b00      	cmp	r3, #0
 8000264:	d0f9      	beq.n	800025a <main+0x26>
		}

		// PA1 external Pulldown resistant
		if (((GPIOA_IDR & (1<<13)) >> 13) == 1) // Multi press
 8000266:	4b08      	ldr	r3, [pc, #32]	; (8000288 <main+0x54>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	0b5b      	lsrs	r3, r3, #13
 800026c:	f003 0301 	and.w	r3, r3, #1
 8000270:	2b01      	cmp	r3, #1
 8000272:	d105      	bne.n	8000280 <main+0x4c>
		{
			GPIOB_ODR ^= (1<<13) ;
 8000274:	4b05      	ldr	r3, [pc, #20]	; (800028c <main+0x58>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	4a04      	ldr	r2, [pc, #16]	; (800028c <main+0x58>)
 800027a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800027e:	6013      	str	r3, [r2, #0]
		}
		my_wait(1);
 8000280:	2001      	movs	r0, #1
 8000282:	f7ff ffbb 	bl	80001fc <my_wait>
		if (((GPIOA_IDR & (1<<1)) >> 1) == 0) // press
 8000286:	e7db      	b.n	8000240 <main+0xc>
 8000288:	40010808 	.word	0x40010808
 800028c:	40010c0c 	.word	0x40010c0c

08000290 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000294:	bf00      	nop
 8000296:	46bd      	mov	sp, r7
 8000298:	bc80      	pop	{r7}
 800029a:	4770      	bx	lr

0800029c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002a0:	e7fe      	b.n	80002a0 <HardFault_Handler+0x4>

080002a2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002a2:	b480      	push	{r7}
 80002a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002a6:	e7fe      	b.n	80002a6 <MemManage_Handler+0x4>

080002a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002a8:	b480      	push	{r7}
 80002aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002ac:	e7fe      	b.n	80002ac <BusFault_Handler+0x4>

080002ae <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002ae:	b480      	push	{r7}
 80002b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002b2:	e7fe      	b.n	80002b2 <UsageFault_Handler+0x4>

080002b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002b8:	bf00      	nop
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bc80      	pop	{r7}
 80002be:	4770      	bx	lr

080002c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002c0:	b480      	push	{r7}
 80002c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bc80      	pop	{r7}
 80002ca:	4770      	bx	lr

080002cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80002cc:	b480      	push	{r7}
 80002ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80002d0:	bf00      	nop
 80002d2:	46bd      	mov	sp, r7
 80002d4:	bc80      	pop	{r7}
 80002d6:	4770      	bx	lr

080002d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80002dc:	f000 f82e 	bl	800033c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80002e0:	bf00      	nop
 80002e2:	bd80      	pop	{r7, pc}

080002e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80002e8:	bf00      	nop
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bc80      	pop	{r7}
 80002ee:	4770      	bx	lr

080002f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002f0:	480c      	ldr	r0, [pc, #48]	; (8000324 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80002f2:	490d      	ldr	r1, [pc, #52]	; (8000328 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80002f4:	4a0d      	ldr	r2, [pc, #52]	; (800032c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80002f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002f8:	e002      	b.n	8000300 <LoopCopyDataInit>

080002fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002fe:	3304      	adds	r3, #4

08000300 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000300:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000302:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000304:	d3f9      	bcc.n	80002fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000306:	4a0a      	ldr	r2, [pc, #40]	; (8000330 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000308:	4c0a      	ldr	r4, [pc, #40]	; (8000334 <LoopFillZerobss+0x22>)
  movs r3, #0
 800030a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800030c:	e001      	b.n	8000312 <LoopFillZerobss>

0800030e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800030e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000310:	3204      	adds	r2, #4

08000312 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000312:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000314:	d3fb      	bcc.n	800030e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000316:	f7ff ffe5 	bl	80002e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800031a:	f000 f821 	bl	8000360 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800031e:	f7ff ff89 	bl	8000234 <main>
  bx lr
 8000322:	4770      	bx	lr
  ldr r0, =_sdata
 8000324:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000328:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800032c:	080003c8 	.word	0x080003c8
  ldr r2, =_sbss
 8000330:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000334:	20000024 	.word	0x20000024

08000338 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000338:	e7fe      	b.n	8000338 <ADC1_2_IRQHandler>
	...

0800033c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000340:	4b05      	ldr	r3, [pc, #20]	; (8000358 <HAL_IncTick+0x1c>)
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	461a      	mov	r2, r3
 8000346:	4b05      	ldr	r3, [pc, #20]	; (800035c <HAL_IncTick+0x20>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	4413      	add	r3, r2
 800034c:	4a03      	ldr	r2, [pc, #12]	; (800035c <HAL_IncTick+0x20>)
 800034e:	6013      	str	r3, [r2, #0]
}
 8000350:	bf00      	nop
 8000352:	46bd      	mov	sp, r7
 8000354:	bc80      	pop	{r7}
 8000356:	4770      	bx	lr
 8000358:	20000000 	.word	0x20000000
 800035c:	20000020 	.word	0x20000020

08000360 <__libc_init_array>:
 8000360:	b570      	push	{r4, r5, r6, lr}
 8000362:	2500      	movs	r5, #0
 8000364:	4e0c      	ldr	r6, [pc, #48]	; (8000398 <__libc_init_array+0x38>)
 8000366:	4c0d      	ldr	r4, [pc, #52]	; (800039c <__libc_init_array+0x3c>)
 8000368:	1ba4      	subs	r4, r4, r6
 800036a:	10a4      	asrs	r4, r4, #2
 800036c:	42a5      	cmp	r5, r4
 800036e:	d109      	bne.n	8000384 <__libc_init_array+0x24>
 8000370:	f000 f81a 	bl	80003a8 <_init>
 8000374:	2500      	movs	r5, #0
 8000376:	4e0a      	ldr	r6, [pc, #40]	; (80003a0 <__libc_init_array+0x40>)
 8000378:	4c0a      	ldr	r4, [pc, #40]	; (80003a4 <__libc_init_array+0x44>)
 800037a:	1ba4      	subs	r4, r4, r6
 800037c:	10a4      	asrs	r4, r4, #2
 800037e:	42a5      	cmp	r5, r4
 8000380:	d105      	bne.n	800038e <__libc_init_array+0x2e>
 8000382:	bd70      	pop	{r4, r5, r6, pc}
 8000384:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000388:	4798      	blx	r3
 800038a:	3501      	adds	r5, #1
 800038c:	e7ee      	b.n	800036c <__libc_init_array+0xc>
 800038e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000392:	4798      	blx	r3
 8000394:	3501      	adds	r5, #1
 8000396:	e7f2      	b.n	800037e <__libc_init_array+0x1e>
 8000398:	080003c0 	.word	0x080003c0
 800039c:	080003c0 	.word	0x080003c0
 80003a0:	080003c0 	.word	0x080003c0
 80003a4:	080003c4 	.word	0x080003c4

080003a8 <_init>:
 80003a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003aa:	bf00      	nop
 80003ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ae:	bc08      	pop	{r3}
 80003b0:	469e      	mov	lr, r3
 80003b2:	4770      	bx	lr

080003b4 <_fini>:
 80003b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003b6:	bf00      	nop
 80003b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ba:	bc08      	pop	{r3}
 80003bc:	469e      	mov	lr, r3
 80003be:	4770      	bx	lr
