{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605582072804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605582072804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 00:01:12 2020 " "Processing started: Tue Nov 17 00:01:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605582072804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605582072804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwmtest -c pwmtest " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwmtest -c pwmtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605582072804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605582073219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605582073219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file source_code/block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "source_code/Block2.bdf" "" { Schematic "C:/dsp_fpga/PWM/source_code/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605582084080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605582084080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/up_counter8.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/up_counter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter8 " "Found entity 1: up_counter8" {  } { { "source_code/up_counter8.v" "" { Text "C:/dsp_fpga/PWM/source_code/up_counter8.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605582084082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605582084082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/up_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/up_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "source_code/up_counter.v" "" { Text "C:/dsp_fpga/PWM/source_code/up_counter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605582084084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605582084084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source_code/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-logic " "Found design unit 1: pwm-logic" {  } { { "source_code/pwm.vhd" "" { Text "C:/dsp_fpga/PWM/source_code/pwm.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605582084554 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "source_code/pwm.vhd" "" { Text "C:/dsp_fpga/PWM/source_code/pwm.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605582084554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605582084554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_altpll " "Found entity 1: pwm_altpll" {  } { { "pwm_altpll.v" "" { Text "C:/dsp_fpga/PWM/pwm_altpll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605582084556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605582084556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block2 " "Elaborating entity \"Block2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605582084641 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LED\[5..0\] " "Not all bits in bus \"LED\[5..0\]\" are used" {  } { { "source_code/Block2.bdf" "" { Schematic "C:/dsp_fpga/PWM/source_code/Block2.bdf" { { 600 832 1008 616 "LED\[3\]" "" } { 672 832 1008 688 "LED\[5\]" "" } { 312 944 1120 328 "LED\[0\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1605582084644 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "LED " "Converted elements in bus name \"LED\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LED\[3\] LED3 " "Converted element name(s) from \"LED\[3\]\" to \"LED3\"" {  } { { "source_code/Block2.bdf" "" { Schematic "C:/dsp_fpga/PWM/source_code/Block2.bdf" { { 600 832 1008 616 "LED\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1605582084644 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LED\[5\] LED5 " "Converted element name(s) from \"LED\[5\]\" to \"LED5\"" {  } { { "source_code/Block2.bdf" "" { Schematic "C:/dsp_fpga/PWM/source_code/Block2.bdf" { { 672 832 1008 688 "LED\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1605582084644 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LED\[0\] LED0 " "Converted element name(s) from \"LED\[0\]\" to \"LED0\"" {  } { { "source_code/Block2.bdf" "" { Schematic "C:/dsp_fpga/PWM/source_code/Block2.bdf" { { 312 944 1120 328 "LED\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1605582084644 ""}  } { { "source_code/Block2.bdf" "" { Schematic "C:/dsp_fpga/PWM/source_code/Block2.bdf" { { 600 832 1008 616 "LED\[3\]" "" } { 672 832 1008 688 "LED\[5\]" "" } { 312 944 1120 328 "LED\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1605582084644 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED5 " "Pin \"LED5\" is missing source" {  } { { "source_code/Block2.bdf" "" { Schematic "C:/dsp_fpga/PWM/source_code/Block2.bdf" { { 672 832 1008 688 "LED\[5\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1605582084644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter up_counter:inst10 " "Elaborating entity \"up_counter\" for hierarchy \"up_counter:inst10\"" {  } { { "source_code/Block2.bdf" "inst10" { Schematic "C:/dsp_fpga/PWM/source_code/Block2.bdf" { { 272 664 840 384 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605582084654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 up_counter.v(26) " "Verilog HDL assignment warning at up_counter.v(26): truncated value with size 32 to match size of target (20)" {  } { { "source_code/up_counter.v" "" { Text "C:/dsp_fpga/PWM/source_code/up_counter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605582084655 "|Block2|up_counter:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst89 " "Elaborating entity \"pwm\" for hierarchy \"pwm:inst89\"" {  } { { "source_code/Block2.bdf" "inst89" { Schematic "C:/dsp_fpga/PWM/source_code/Block2.bdf" { { 576 440 736 688 "inst89" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605582084656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter8 up_counter8:inst25 " "Elaborating entity \"up_counter8\" for hierarchy \"up_counter8:inst25\"" {  } { { "source_code/Block2.bdf" "inst25" { Schematic "C:/dsp_fpga/PWM/source_code/Block2.bdf" { { 624 256 416 736 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605582084657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 up_counter8.v(24) " "Verilog HDL assignment warning at up_counter8.v(24): truncated value with size 32 to match size of target (8)" {  } { { "source_code/up_counter8.v" "" { Text "C:/dsp_fpga/PWM/source_code/up_counter8.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605582084658 "|Block2|up_counter8:inst25"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst1 PLLPWM " "Node instance \"inst1\" instantiates undefined entity \"PLLPWM\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "source_code/Block2.bdf" "inst1" { Schematic "C:/dsp_fpga/PWM/source_code/Block2.bdf" { { 248 304 584 424 "inst1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605582084659 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605582084765 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 17 00:01:24 2020 " "Processing ended: Tue Nov 17 00:01:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605582084765 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605582084765 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605582084765 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605582084765 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605582085376 ""}
