

================================================================
== Vivado HLS Report for 'Conv2d_3'
================================================================
* Date:           Thu May 11 11:34:47 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1              |    ?|    ?|         ?|          -|          -|    12|    no    |
        | + Loop 1.1           |    ?|    ?|         ?|          -|          -|    12|    no    |
        |  ++ Loop 1.1.1       |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Conv2d_label0  |    ?|    ?|        12|          -|          -|     ?|    no    |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %.loopexit" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%col = phi i4 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 18 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%col_cast3 = zext i4 %col to i32" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 19 'zext' 'col_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.30ns)   --->   "%icmp_ln28 = icmp eq i4 %col, -4" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 21 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%i = add i4 %col, 1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %4, label %.preheader1.preheader" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %col, i4 0)" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i8 %shl_ln to i9" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 25 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln30_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %col, i2 0)" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 26 'bitconcatenate' 'shl_ln30_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i6 %shl_ln30_2 to i9" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 27 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%sub_ln30 = sub i9 %zext_ln30_3, %zext_ln30_4" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 28 'sub' 'sub_ln30' <Predicate = (!icmp_ln28)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln31 = add i4 %col, 3" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 29 'add' 'add_ln31' <Predicate = (!icmp_ln28)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %add_ln31 to i32" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 30 'zext' 'zext_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader1" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 31 'br' <Predicate = (!icmp_ln28)> <Delay = 1.76>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:35]   --->   Operation 32 'ret' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%row = phi i4 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]"   --->   Operation 33 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i4 %row to i9" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 34 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i4 %row to i32" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 35 'zext' 'zext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 36 'speclooptripcount' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.30ns)   --->   "%icmp_ln29 = icmp eq i4 %row, -4" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 37 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%j = add i4 %row, 1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 38 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.loopexit.loopexit, label %1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%add_ln30 = add i9 %sub_ln30, %zext_ln32" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 40 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i9 %add_ln30 to i32" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 41 'sext' 'sext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %sext_ln30 to i64" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 42 'zext' 'zext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%out_matrix_addr = getelementptr [144 x float]* %out_matrix, i64 0, i64 %zext_ln30" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 43 'getelementptr' 'out_matrix_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %out_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 44 'store' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%add_ln32 = add i4 %row, 3" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 45 'add' 'add_ln32' <Predicate = (!icmp_ln29)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln32_4 = zext i4 %add_ln32 to i32" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 46 'zext' 'zext_ln32_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.76ns)   --->   "br label %2" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 47 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 48 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_148 = phi float [ 0.000000e+00, %1 ], [ %empty_149, %3 ]" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 49 'phi' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%col_0 = phi i32 [ %col_cast3, %1 ], [ %col_4, %3 ]"   --->   Operation 50 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp slt i32 %col_0, %zext_ln31" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 51 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.preheader.preheader, label %.preheader1.loopexit" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln33_4)   --->   "%shl_ln33 = shl i32 %col_0, 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 53 'shl' 'shl_ln33' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln33_4)   --->   "%shl_ln33_3 = shl i32 %col_0, 1" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 54 'shl' 'shl_ln33_3' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln33_4 = sub i32 %shl_ln33, %shl_ln33_3" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 55 'sub' 'sub_ln33_4' <Predicate = (icmp_ln31)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (2.55ns)   --->   "%sub_ln33 = sub nsw i32 %col_0, %col_cast3" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 56 'sub' 'sub_ln33' <Predicate = (icmp_ln31)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln33_4 = shl i32 %sub_ln33, 2" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 57 'shl' 'shl_ln33_4' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_5 = sub i32 %shl_ln33_4, %sub_ln33" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 58 'sub' 'sub_ln33_5' <Predicate = (icmp_ln31)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln33_2 = sub i32 %sub_ln33_5, %zext_ln32_3" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 59 'sub' 'sub_ln33_2' <Predicate = (icmp_ln31)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 60 'br' <Predicate = (icmp_ln31)> <Delay = 1.76>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 61 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_149 = phi float [ %tmp_s, %hls_label_0 ], [ %empty_148, %.preheader.preheader ]" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 62 'phi' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%row_0 = phi i32 [ %row_4, %hls_label_0 ], [ %zext_ln32_3, %.preheader.preheader ]"   --->   Operation 63 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp slt i32 %row_0, %zext_ln32_4" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 64 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %hls_label_0, label %3" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln33 = add nsw i32 %row_0, %sub_ln33_4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 66 'add' 'add_ln33' <Predicate = (icmp_ln32)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i32 %add_ln33 to i64" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 67 'sext' 'sext_ln33' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [196 x float]* %input_matrix, i64 0, i64 %sext_ln33" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 68 'getelementptr' 'input_matrix_addr' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (3.25ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 69 'load' 'input_matrix_load' <Predicate = (icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln33_2 = add i32 %sub_ln33_2, %row_0" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 70 'add' 'add_ln33_2' <Predicate = (icmp_ln32)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (2.55ns)   --->   "%row_4 = add nsw i32 %row_0, 1" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 71 'add' 'row_4' <Predicate = (icmp_ln32)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (2.55ns)   --->   "%col_4 = add nsw i32 %col_0, 1" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 72 'add' 'col_4' <Predicate = (!icmp_ln32)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %2" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 73 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 74 'load' 'input_matrix_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i32 %add_ln33_2 to i64" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 75 'sext' 'sext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x float]* %kernel, i64 0, i64 %sext_ln33_1" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 76 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (2.32ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 77 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 7 <SV = 6> <Delay = 8.02>
ST_7 : Operation 78 [1/2] (2.32ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 78 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_7 : Operation 79 [4/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 79 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 80 [3/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 80 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 81 [2/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 81 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 82 [1/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 82 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 83 [5/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_149, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 83 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 84 [4/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_149, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 84 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 85 [3/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_149, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 85 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 86 [2/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_149, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 86 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 87 [1/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_149, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 87 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 88 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1) nounwind" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 89 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (3.25ns)   --->   "store float %tmp_s, float* %out_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 90 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_2) nounwind" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 91 'specregionend' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln28           (br               ) [ 01111111111111111]
col               (phi              ) [ 00100000000000000]
col_cast3         (zext             ) [ 00011111111111111]
empty             (speclooptripcount) [ 00000000000000000]
icmp_ln28         (icmp             ) [ 00111111111111111]
i                 (add              ) [ 01111111111111111]
br_ln28           (br               ) [ 00000000000000000]
shl_ln            (bitconcatenate   ) [ 00000000000000000]
zext_ln30_3       (zext             ) [ 00000000000000000]
shl_ln30_2        (bitconcatenate   ) [ 00000000000000000]
zext_ln30_4       (zext             ) [ 00000000000000000]
sub_ln30          (sub              ) [ 00011111111111111]
add_ln31          (add              ) [ 00000000000000000]
zext_ln31         (zext             ) [ 00011111111111111]
br_ln32           (br               ) [ 00111111111111111]
ret_ln35          (ret              ) [ 00000000000000000]
row               (phi              ) [ 00010000000000000]
zext_ln32         (zext             ) [ 00000000000000000]
zext_ln32_3       (zext             ) [ 00001111111111111]
empty_147         (speclooptripcount) [ 00000000000000000]
icmp_ln29         (icmp             ) [ 00111111111111111]
j                 (add              ) [ 00111111111111111]
br_ln29           (br               ) [ 00000000000000000]
add_ln30          (add              ) [ 00000000000000000]
sext_ln30         (sext             ) [ 00000000000000000]
zext_ln30         (zext             ) [ 00000000000000000]
out_matrix_addr   (getelementptr    ) [ 00001111111111111]
store_ln30        (store            ) [ 00000000000000000]
add_ln32          (add              ) [ 00000000000000000]
zext_ln32_4       (zext             ) [ 00001111111111111]
br_ln31           (br               ) [ 00111111111111111]
br_ln0            (br               ) [ 01111111111111111]
empty_148         (phi              ) [ 00001111111111111]
col_0             (phi              ) [ 00001111111111111]
icmp_ln31         (icmp             ) [ 00111111111111111]
br_ln31           (br               ) [ 00000000000000000]
shl_ln33          (shl              ) [ 00000000000000000]
shl_ln33_3        (shl              ) [ 00000000000000000]
sub_ln33_4        (sub              ) [ 00000111111111111]
sub_ln33          (sub              ) [ 00000000000000000]
shl_ln33_4        (shl              ) [ 00000000000000000]
sub_ln33_5        (sub              ) [ 00000000000000000]
sub_ln33_2        (sub              ) [ 00000111111111111]
br_ln32           (br               ) [ 00111111111111111]
br_ln0            (br               ) [ 00111111111111111]
empty_149         (phi              ) [ 00111111111111110]
row_0             (phi              ) [ 00000100000000000]
icmp_ln32         (icmp             ) [ 00111111111111111]
br_ln32           (br               ) [ 00000000000000000]
add_ln33          (add              ) [ 00000000000000000]
sext_ln33         (sext             ) [ 00000000000000000]
input_matrix_addr (getelementptr    ) [ 00000010000000000]
add_ln33_2        (add              ) [ 00000010000000000]
row_4             (add              ) [ 00111111111111111]
col_4             (add              ) [ 00111111111111111]
br_ln31           (br               ) [ 00111111111111111]
input_matrix_load (load             ) [ 00000001111000000]
sext_ln33_1       (sext             ) [ 00000000000000000]
kernel_addr       (getelementptr    ) [ 00000001000000000]
kernel_load       (load             ) [ 00000000111000000]
tmp               (fmul             ) [ 00000000000111110]
tmp_s             (fadd             ) [ 00111100000000001]
tmp_2             (specregionbegin  ) [ 00000000000000000]
specloopname_ln33 (specloopname     ) [ 00000000000000000]
store_ln33        (store            ) [ 00000000000000000]
empty_150         (specregionend    ) [ 00000000000000000]
br_ln32           (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_matrix">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="out_matrix_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_matrix_addr/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 store_ln33/16 "/>
</bind>
</comp>

<comp id="58" class="1004" name="input_matrix_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/5 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_matrix_load/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="kernel_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/6 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/6 "/>
</bind>
</comp>

<comp id="84" class="1005" name="col_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="1"/>
<pin id="86" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="col_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="row_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="1"/>
<pin id="97" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="row_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/3 "/>
</bind>
</comp>

<comp id="106" class="1005" name="empty_148_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_148 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_148_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="32" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_148/4 "/>
</bind>
</comp>

<comp id="118" class="1005" name="col_0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="col_0_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="2"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="32" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/4 "/>
</bind>
</comp>

<comp id="128" class="1005" name="empty_149_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_149 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="empty_149_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="32" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_149/5 "/>
</bind>
</comp>

<comp id="140" class="1005" name="row_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="row_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="4" slack="2"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="6"/>
<pin id="151" dir="0" index="1" bw="32" slack="1"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="col_cast3_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast3/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln28_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="3" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="shl_ln_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln30_3_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln30_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_2/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln30_4_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sub_ln30_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="0"/>
<pin id="202" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln31_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="0"/>
<pin id="208" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln31_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln32_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln32_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln29_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="j_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln30_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="1"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sext_ln30_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln30_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln32_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln32_4_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_4/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln31_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="2"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln33_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln33/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="shl_ln33_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln33_3/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sub_ln33_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_4/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sub_ln33_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="2"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="shl_ln33_4_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln33_4/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sub_ln33_5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_5/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sub_ln33_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="1"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_2/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln32_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="2"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln33_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="1"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln33_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln33_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="row_4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_4/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="col_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_4/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln33_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_1/6 "/>
</bind>
</comp>

<comp id="340" class="1005" name="col_cast3_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="2"/>
<pin id="342" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="col_cast3 "/>
</bind>
</comp>

<comp id="349" class="1005" name="i_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="354" class="1005" name="sub_ln30_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="1"/>
<pin id="356" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln30 "/>
</bind>
</comp>

<comp id="359" class="1005" name="zext_ln31_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2"/>
<pin id="361" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="364" class="1005" name="zext_ln32_3_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln32_3 "/>
</bind>
</comp>

<comp id="373" class="1005" name="j_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="378" class="1005" name="out_matrix_addr_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="13"/>
<pin id="380" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="out_matrix_addr "/>
</bind>
</comp>

<comp id="383" class="1005" name="zext_ln32_4_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2"/>
<pin id="385" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln32_4 "/>
</bind>
</comp>

<comp id="391" class="1005" name="sub_ln33_4_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln33_4 "/>
</bind>
</comp>

<comp id="396" class="1005" name="sub_ln33_2_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln33_2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="input_matrix_addr_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="1"/>
<pin id="406" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

<comp id="409" class="1005" name="add_ln33_2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="row_4_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="row_4 "/>
</bind>
</comp>

<comp id="419" class="1005" name="col_4_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_4 "/>
</bind>
</comp>

<comp id="424" class="1005" name="input_matrix_load_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_load "/>
</bind>
</comp>

<comp id="429" class="1005" name="kernel_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="1"/>
<pin id="431" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="kernel_load_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_s_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="24" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="26" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="57"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="127"><net_src comp="121" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="131"><net_src comp="128" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="138"><net_src comp="106" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="153"><net_src comp="128" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="78" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="88" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="88" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="88" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="88" pin="4"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="88" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="183" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="88" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="99" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="99" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="99" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="12" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="99" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="215" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="253"><net_src comp="99" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="121" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="121" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="121" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="264" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="121" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="282" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="143" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="143" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="323"><net_src comp="143" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="143" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="118" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="343"><net_src comp="159" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="352"><net_src comp="169" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="357"><net_src comp="199" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="362"><net_src comp="211" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="367"><net_src comp="219" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="376"><net_src comp="229" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="381"><net_src comp="44" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="386"><net_src comp="255" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="394"><net_src comp="276" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="399"><net_src comp="299" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="407"><net_src comp="58" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="412"><net_src comp="319" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="417"><net_src comp="324" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="422"><net_src comp="330" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="427"><net_src comp="65" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="432"><net_src comp="71" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="437"><net_src comp="78" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="442"><net_src comp="154" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="447"><net_src comp="149" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="51" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_matrix | {3 16 }
 - Input state : 
	Port: Conv2d.3 : input_matrix | {5 6 }
	Port: Conv2d.3 : kernel | {6 7 }
  - Chain level:
	State 1
	State 2
		col_cast3 : 1
		icmp_ln28 : 1
		i : 1
		br_ln28 : 2
		shl_ln : 1
		zext_ln30_3 : 2
		shl_ln30_2 : 1
		zext_ln30_4 : 2
		sub_ln30 : 3
		add_ln31 : 1
		zext_ln31 : 2
	State 3
		zext_ln32 : 1
		zext_ln32_3 : 1
		icmp_ln29 : 1
		j : 1
		br_ln29 : 2
		add_ln30 : 2
		sext_ln30 : 3
		zext_ln30 : 4
		out_matrix_addr : 5
		store_ln30 : 6
		add_ln32 : 1
		zext_ln32_4 : 2
	State 4
		icmp_ln31 : 1
		br_ln31 : 2
		shl_ln33 : 1
		shl_ln33_3 : 1
		sub_ln33_4 : 1
		sub_ln33 : 1
		shl_ln33_4 : 2
		sub_ln33_5 : 2
		sub_ln33_2 : 3
	State 5
		icmp_ln32 : 1
		br_ln32 : 2
		add_ln33 : 1
		sext_ln33 : 2
		input_matrix_addr : 3
		input_matrix_load : 4
		add_ln33_2 : 1
		row_4 : 1
	State 6
		kernel_addr : 1
		kernel_load : 2
	State 7
		tmp : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		empty_150 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_149     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_154     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_169      |    0    |    0    |    13   |
|          |   add_ln31_fu_205  |    0    |    0    |    13   |
|          |      j_fu_229      |    0    |    0    |    13   |
|          |   add_ln30_fu_235  |    0    |    0    |    15   |
|    add   |   add_ln32_fu_249  |    0    |    0    |    13   |
|          |   add_ln33_fu_309  |    0    |    0    |    39   |
|          |  add_ln33_2_fu_319 |    0    |    0    |    39   |
|          |    row_4_fu_324    |    0    |    0    |    39   |
|          |    col_4_fu_330    |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln30_fu_199  |    0    |    0    |    15   |
|          |  sub_ln33_4_fu_276 |    0    |    0    |    39   |
|    sub   |   sub_ln33_fu_282  |    0    |    0    |    39   |
|          |  sub_ln33_5_fu_293 |    0    |    0    |    32   |
|          |  sub_ln33_2_fu_299 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln28_fu_163  |    0    |    0    |    9    |
|   icmp   |  icmp_ln29_fu_223  |    0    |    0    |    9    |
|          |  icmp_ln31_fu_259  |    0    |    0    |    18   |
|          |  icmp_ln32_fu_304  |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|          |  col_cast3_fu_159  |    0    |    0    |    0    |
|          | zext_ln30_3_fu_183 |    0    |    0    |    0    |
|          | zext_ln30_4_fu_195 |    0    |    0    |    0    |
|   zext   |  zext_ln31_fu_211  |    0    |    0    |    0    |
|          |  zext_ln32_fu_215  |    0    |    0    |    0    |
|          | zext_ln32_3_fu_219 |    0    |    0    |    0    |
|          |  zext_ln30_fu_244  |    0    |    0    |    0    |
|          | zext_ln32_4_fu_255 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_175   |    0    |    0    |    0    |
|          |  shl_ln30_2_fu_187 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln30_fu_240  |    0    |    0    |    0    |
|   sext   |  sext_ln33_fu_314  |    0    |    0    |    0    |
|          | sext_ln33_1_fu_336 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   shl_ln33_fu_264  |    0    |    0    |    0    |
|    shl   |  shl_ln33_3_fu_270 |    0    |    0    |    0    |
|          |  shl_ln33_4_fu_287 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   348   |   1145  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln33_2_reg_409   |   32   |
|      col_0_reg_118      |   32   |
|      col_4_reg_419      |   32   |
|    col_cast3_reg_340    |   32   |
|        col_reg_84       |    4   |
|    empty_148_reg_106    |   32   |
|    empty_149_reg_128    |   32   |
|        i_reg_349        |    4   |
|input_matrix_addr_reg_404|    8   |
|input_matrix_load_reg_424|   32   |
|        j_reg_373        |    4   |
|   kernel_addr_reg_429   |    4   |
|   kernel_load_reg_434   |   32   |
| out_matrix_addr_reg_378 |    8   |
|      row_0_reg_140      |   32   |
|      row_4_reg_414      |   32   |
|        row_reg_95       |    4   |
|     sub_ln30_reg_354    |    9   |
|    sub_ln33_2_reg_396   |   32   |
|    sub_ln33_4_reg_391   |   32   |
|       tmp_reg_439       |   32   |
|      tmp_s_reg_444      |   32   |
|    zext_ln31_reg_359    |   32   |
|   zext_ln32_3_reg_364   |   32   |
|   zext_ln32_4_reg_383   |   32   |
+-------------------------+--------+
|          Total          |   589  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_51 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_51 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_65 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_78 |  p0  |   2  |   4  |    8   ||    9    |
| empty_148_reg_106 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_154    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   232  ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |  1145  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   589  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   10   |   937  |  1199  |
+-----------+--------+--------+--------+--------+
