
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.87

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
   264    2.55    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ counters[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counters[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.21    0.21   library removal time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


Startpoint: event_inc[0] (input port clocked by core_clock)
Endpoint: prev_event_inc[0]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.01    0.00    0.00    0.20 v event_inc[0] (in)
                                         event_inc[0] (net)
                  0.00    0.00    0.20 v _2575_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _2575_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0256_ (net)
                  0.06    0.00    0.39 v prev_event_inc[0]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ prev_event_inc[0]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
   264    2.55    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ counters[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counters[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.12   10.12   library recovery time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: counters[96]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counters[106]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counters[96]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.04    0.20    0.50    0.50 ^ counters[96]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         all_counts[96] (net)
                  0.20    0.00    0.50 ^ _2938_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.18    0.26    0.76 ^ _2938_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1454_ (net)
                  0.18    0.00    0.76 ^ _1468_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.18    0.94 ^ _1468_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _1135_ (net)
                  0.07    0.00    0.94 ^ _1469_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     5    0.04    0.18    0.30    1.24 ^ _1469_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1136_ (net)
                  0.18    0.00    1.24 ^ _1470_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.07    0.15    0.17    1.41 ^ _1470_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _1137_ (net)
                  0.15    0.00    1.41 ^ _1493_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.22    1.63 ^ _1493_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1154_ (net)
                  0.09    0.00    1.63 ^ _1494_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.25    1.88 v _1494_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1155_ (net)
                  0.07    0.00    1.88 v _1495_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.14    2.02 v _1495_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0007_ (net)
                  0.05    0.00    2.02 v counters[106]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.02   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counters[106]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -2.02   data arrival time
-----------------------------------------------------------------------------
                                  7.87   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
   264    2.55    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ counters[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counters[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.12   10.12   library recovery time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: counters[96]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counters[106]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counters[96]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.04    0.20    0.50    0.50 ^ counters[96]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         all_counts[96] (net)
                  0.20    0.00    0.50 ^ _2938_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.18    0.26    0.76 ^ _2938_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1454_ (net)
                  0.18    0.00    0.76 ^ _1468_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.18    0.94 ^ _1468_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _1135_ (net)
                  0.07    0.00    0.94 ^ _1469_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     5    0.04    0.18    0.30    1.24 ^ _1469_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1136_ (net)
                  0.18    0.00    1.24 ^ _1470_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.07    0.15    0.17    1.41 ^ _1470_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _1137_ (net)
                  0.15    0.00    1.41 ^ _1493_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.22    1.63 ^ _1493_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1154_ (net)
                  0.09    0.00    1.63 ^ _1494_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.25    1.88 v _1494_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1155_ (net)
                  0.07    0.00    1.88 v _1495_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.14    2.02 v _1495_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0007_ (net)
                  0.05    0.00    2.02 v counters[106]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.02   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counters[106]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -2.02   data arrival time
-----------------------------------------------------------------------------
                                  7.87   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.29e-02   1.24e-04   1.49e-07   2.30e-02  84.4%
Combinational          2.41e-03   1.84e-03   2.93e-07   4.25e-03  15.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.53e-02   1.96e-03   4.42e-07   2.72e-02 100.0%
                          92.8%       7.2%       0.0%
