<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="alt_em10g32_170/sim/mentor/alt_em10g32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/alt_em10g32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/alt_em10g32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/alt_em10g32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/alt_em10g32unit.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/alt_em10g32unit.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/alt_em10g32unit.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/alt_em10g32unit.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_clk_rst.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_clk_rst.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_clk_rst.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_clk_rst.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_clock_crosser.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_clock_crosser.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_clock_crosser.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_clock_crosser.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_crc32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_crc32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_crc32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_crc32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_crc32_gf_mult32_kc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_crc32_gf_mult32_kc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_crc32_gf_mult32_kc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_crc32_gf_mult32_kc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_creg_map.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_creg_map.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_creg_map.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_creg_map.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_creg_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_creg_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_creg_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_creg_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_frm_decoder.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_frm_decoder.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_frm_decoder.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_frm_decoder.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_pipeline_base.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_pipeline_base.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_pipeline_base.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_pipeline_base.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rr_clock_crosser.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rr_clock_crosser.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rr_clock_crosser.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rr_clock_crosser.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rst_cnt.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rst_cnt.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rst_cnt.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rst_cnt.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_fctl_overflow.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_fctl_overflow.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_fctl_overflow.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_fctl_overflow.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_fctl_preamble.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_fctl_preamble.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_fctl_preamble.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_fctl_preamble.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_frm_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_frm_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_frm_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_frm_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_pfc_flow_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_pfc_flow_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_pfc_flow_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_pfc_flow_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_pfc_pause_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_pfc_pause_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_pfc_pause_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_pfc_pause_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_pkt_backpressure_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_pkt_backpressure_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_pkt_backpressure_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_pkt_backpressure_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_rs_gmii16b.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_rs_gmii16b.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii16b.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_rs_gmii16b.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_rs_gmii16b_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_rs_gmii16b_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii16b_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_rs_gmii16b_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_rs_gmii_mii.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_rs_gmii_mii.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii_mii.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_rs_gmii_mii.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_rs_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_rs_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_rs_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_rs_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_rs_xgmii.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_rs_xgmii.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_rs_xgmii.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_rs_xgmii.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_status_aligner.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_status_aligner.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_status_aligner.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_status_aligner.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_stat_mem.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_stat_mem.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_stat_mem.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_stat_mem.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_stat_reg.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_stat_reg.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_stat_reg.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_stat_reg.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_data_frm_gen.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_data_frm_gen.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_data_frm_gen.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_data_frm_gen.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_srcaddr_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_srcaddr_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_srcaddr_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_srcaddr_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_err_aligner.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_err_aligner.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_err_aligner.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_err_aligner.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_flow_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_flow_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_flow_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_flow_control.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_frm_arbiter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_frm_arbiter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_frm_arbiter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_frm_arbiter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_frm_muxer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_frm_muxer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_frm_muxer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_frm_muxer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_pause_beat_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_pause_beat_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_pause_beat_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_pause_beat_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_pause_frm_gen.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_pause_frm_gen.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_pause_frm_gen.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_pause_frm_gen.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_pause_req.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_pause_req.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_pause_req.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_pause_req.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_pfc_frm_gen.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_pfc_frm_gen.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_pfc_frm_gen.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_pfc_frm_gen.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rr_buffer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rr_buffer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rr_buffer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rr_buffer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_rs_gmii16b.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_rs_gmii16b.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii16b.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_rs_gmii16b.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_rs_gmii16b_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_rs_gmii16b_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii16b_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_rs_gmii16b_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_rs_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_rs_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_rs_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_rs_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_rs_xgmii_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_rs_xgmii_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_rs_xgmii_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_rs_xgmii_layer.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_sc_fifo.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_sc_fifo.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_sc_fifo.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_sc_fifo.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_gmii_decoder.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_gmii_decoder.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_gmii_decoder.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_gmii_decoder.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_gmii_decoder_dfa.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_gmii_decoder_dfa.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_gmii_decoder_dfa.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_gmii_decoder_dfa.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_gmii_encoder.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_gmii_encoder.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_gmii_encoder.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_gmii_encoder.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_gmii_encoder_dfa.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_gmii_encoder_dfa.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_gmii_encoder_dfa.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_gmii_encoder_dfa.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_altsyncram_bundle.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_altsyncram_bundle.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_altsyncram_bundle.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_altsyncram_bundle.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_altsyncram.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_altsyncram.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_altsyncram.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_altsyncram.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_hecc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_avalon_dc_fifo_hecc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_hecc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_avalon_dc_fifo_hecc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_secc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_avalon_dc_fifo_secc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_secc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_avalon_dc_fifo_secc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_avalon_sc_fifo.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_avalon_sc_fifo.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo_hecc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_avalon_sc_fifo_hecc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo_hecc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_avalon_sc_fifo_hecc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo_secc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_avalon_sc_fifo_secc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo_secc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_avalon_sc_fifo_secc.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_ecc_dec_18_12.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_ecc_dec_18_12.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_ecc_dec_18_12.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_ecc_dec_18_12.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_ecc_dec_39_32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_ecc_dec_39_32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_ecc_dec_39_32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_ecc_dec_39_32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_ecc_enc_12_18.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_ecc_enc_12_18.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_ecc_enc_12_18.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_ecc_enc_12_18.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_ecc_enc_32_39.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_ecc_enc_32_39.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_ecc_enc_32_39.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_ecc_enc_32_39.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v"
   type="VERILOG"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v"
   type="VERILOG"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v"
   type="VERILOG"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v"
   type="VERILOG"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_rs_xgmii_ultra.v"
   type="VERILOG"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_rs_xgmii_ultra.v"
   type="VERILOG"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_rs_xgmii_ultra.v"
   type="VERILOG"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_rs_xgmii_ultra.v"
   type="VERILOG"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_avst_to_gmii_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_avst_to_gmii_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_avst_to_gmii_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_avst_to_gmii_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_gmii_to_avst_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_gmii_to_avst_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_gmii_to_avst_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_gmii_to_avst_if.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_gmii_tsu.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_gmii_tsu.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_gmii_tsu.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_gmii_tsu.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_gmii16b_tsu.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_gmii16b_tsu.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_gmii16b_tsu.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_gmii16b_tsu.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_lpm_mult.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_lpm_mult.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_lpm_mult.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_lpm_mult.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_ptp_aligner.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_ptp_aligner.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_ptp_aligner.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_ptp_aligner.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_ptp_detector.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_ptp_detector.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_ptp_detector.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_ptp_detector.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_rx_ptp_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_rx_ptp_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_rx_ptp_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_rx_ptp_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_gmii_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_gmii_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_gmii_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_gmii_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_gmii_ptp_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_gmii_ptp_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_gmii_ptp_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_gmii_ptp_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_ptp_processor.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_ptp_processor.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_ptp_processor.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_ptp_processor.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_ptp_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_ptp_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_ptp_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_ptp_top.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_xgmii_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_xgmii_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_xgmii_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_xgmii_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_xgmii_tsu.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_xgmii_tsu.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_xgmii_tsu.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_xgmii_tsu.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_crc328generator.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_crc328generator.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_crc328generator.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_crc328generator.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_crc32ctl8.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_crc32ctl8.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_crc32ctl8.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_crc32ctl8.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_crc32galois8.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_crc32galois8.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_crc32galois8.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_crc32galois8.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_gmii_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_gmii_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_gmii_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_gmii_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_gmii16b_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_gmii16b_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_gmii16b_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_gmii16b_crc_inserter.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/mentor/rtl/alt_em10g32_gmii16b_crc32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="modelsim" />
 <file
   path="alt_em10g32_170/sim/aldec/rtl/alt_em10g32_gmii16b_crc32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="riviera" />
 <file
   path="alt_em10g32_170/sim/synopsys/rtl/alt_em10g32_gmii16b_crc32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="vcs" />
 <file
   path="alt_em10g32_170/sim/cadence/rtl/alt_em10g32_gmii16b_crc32.v"
   type="VERILOG_ENCRYPT"
   library="alt_em10g32_170"
   simulator="ncsim" />
 <file
   path="alt_em10g32_170/sim/alt_em10g32_avalon_dc_fifo.v"
   type="VERILOG"
   library="alt_em10g32_170" />
 <file
   path="alt_em10g32_170/sim/alt_em10g32_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="alt_em10g32_170" />
 <file
   path="alt_em10g32_170/sim/alt_em10g32_std_synchronizer.v"
   type="VERILOG"
   library="alt_em10g32_170" />
 <file
   path="alt_em10g32_170/sim/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="alt_em10g32_170" />
 <file
   path="sim/altera_eth_10g_mac.v"
   type="VERILOG"
   library="altera_eth_10g_mac"
   hasInlineConfiguration="true" />
 <topLevel name="altera_eth_10g_mac.altera_eth_10g_mac" />
 <deviceFamily name="arria10" />
</simPackage>
