wb_dma_ch_pri_enc/wire_pri27_out 1.624411 0.113351 -0.533276 -1.383901 0.729320 0.291480 -0.823352 -1.262303 2.067255 -0.190228 0.577649 2.774987 -1.451583 -2.516009 0.225565 -1.268187 -0.271486 0.731925 0.971691 -0.732397
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 3.350626 2.609109 -0.464599 -1.671628 0.879439 1.200196 -0.156269 -3.243930 1.093770 -1.120291 -0.781948 -0.568218 2.530324 -3.556156 -0.104575 1.504377 1.186740 -0.659048 2.165636 1.800394
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.523745 -1.115444 -0.970814 0.165294 0.968333 -1.109654 -0.724811 0.125500 0.772598 0.122952 0.581244 1.168127 -0.935515 -1.535597 0.911270 -2.057456 -2.097708 0.739016 -0.641387 0.075572
wb_dma_ch_sel/always_5/stmt_1/expr_1 0.793785 0.608628 -1.945046 -2.010268 0.752394 -3.272089 -3.918185 -0.558259 2.058095 2.099414 -1.441516 -0.791527 2.166195 -2.684476 1.395727 2.557094 -2.770110 -1.298223 1.519585 1.240948
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -2.329742 1.957966 -0.729972 -1.609715 1.580862 -2.004230 1.313362 0.664221 1.438947 0.892486 -2.310470 -1.718275 -1.386382 0.122096 -1.764719 -2.109519 -1.721383 -1.283835 -2.921117 -1.158940
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -1.585116 0.028447 0.046394 -1.010561 -0.065997 0.122756 0.541504 -2.186614 1.875062 -0.240991 1.676485 0.790934 -1.794045 -4.315725 0.104846 -3.357673 2.785078 -0.192528 -1.490373 -2.958487
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.316695 1.662485 0.425627 -2.206880 -1.504697 1.430181 0.241399 -1.505241 0.643695 -1.781753 0.406569 0.427297 -1.760107 -1.831066 -0.574341 -0.206865 2.771295 -0.398325 -0.332855 -1.541323
wb_dma_ch_rf/assign_1_ch_adr0 -3.711295 -0.233403 0.282328 -5.027916 -4.709817 -0.615394 -0.030083 0.297884 -1.825222 0.912069 -1.892233 0.327979 -2.727226 4.256980 -0.703286 -1.059576 0.729310 0.110949 -2.348601 0.647908
wb_dma_ch_rf/reg_ch_busy -3.106298 1.940703 -0.458678 -1.370937 1.955186 -2.289288 0.247857 0.662722 0.930786 2.368680 -3.779566 -2.748428 -1.671561 0.092133 -1.468269 -1.621977 -3.118448 -2.926157 -4.264415 -0.306830
wb_dma_wb_slv/always_5 3.623963 0.955544 0.209076 0.498004 -0.604895 -2.480364 -1.276829 3.000697 0.239566 -3.687779 3.210192 -1.260035 1.648597 5.684705 -1.302758 -0.868995 -0.060965 -1.729080 3.072587 1.812883
wb_dma_wb_slv/always_4 -1.827873 1.795049 2.015891 -0.253926 -3.513525 -3.412559 -0.886968 -2.657420 -4.083756 -0.381799 0.128650 -1.416389 1.819751 2.803879 -0.224004 -4.603658 0.462697 -4.358195 2.200212 9.147769
wb_dma_wb_slv/always_3 -2.108130 -0.654658 -1.939716 -2.547075 -0.532081 -2.334724 1.943776 -3.063978 -2.511384 -2.411388 -3.490706 -1.808644 1.320242 0.535217 0.879539 -4.042012 2.053790 0.703278 -4.393121 1.450192
wb_dma_wb_slv/always_1 -4.393153 0.265311 1.083323 -2.421714 -0.927151 -4.919316 0.331683 0.375286 -0.869781 0.757511 -2.722287 -0.216647 0.697558 0.530675 1.931224 -6.405452 -1.882021 -1.948531 -1.359530 7.657448
wb_dma_ch_sel/always_44/case_1/cond -2.701027 1.507611 0.104550 -4.764280 -5.347806 -1.050509 1.404471 -1.764702 0.347526 -1.573280 0.133259 -1.403137 -0.673912 2.229152 -1.658132 -1.094246 3.064188 0.273611 -2.068629 0.664433
wb_dma_rf/wire_ch0_csr -3.282075 0.670402 -0.584509 -1.424551 -0.080421 -3.407981 2.663570 2.606255 -1.295622 2.007177 -4.590428 -0.365509 1.182189 0.869708 -0.393853 -1.675811 -3.277778 -0.056289 -2.272780 4.254087
wb_dma_de/wire_done 2.134269 0.473506 -1.658026 0.258212 2.881172 1.442683 -1.755239 1.584827 -1.583873 0.624118 -2.518969 0.365969 0.608076 -4.233041 0.827657 -0.634075 -2.033800 -1.279148 -0.213459 0.645725
wb_dma_ch_pri_enc/wire_pri11_out 1.672518 0.128235 -0.512540 -1.418377 0.708532 0.360380 -0.801445 -1.254715 2.085732 -0.222860 0.587922 2.749662 -1.395747 -2.457109 0.157197 -1.242757 -0.220121 0.692845 1.036703 -0.785487
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.013616 -0.853660 -1.143008 3.087322 4.503355 1.902776 -0.215388 2.596558 -1.679916 1.993496 -1.403084 -1.698973 1.786062 -5.252981 0.708695 -1.222819 -0.259818 -1.516912 -1.237911 -2.514678
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.839269 -0.113829 0.887211 1.273247 1.488897 1.867586 1.459011 -0.400435 1.297547 1.207022 0.882945 -0.395392 0.460073 -2.244894 -0.794753 0.275433 3.468726 -0.213225 0.328074 -4.153538
wb_dma_de/always_13/stmt_1 2.628692 0.864888 -1.871227 -3.187003 0.833114 -1.912137 -2.037414 -0.342705 1.960412 1.639648 -4.167295 0.677585 0.716514 -1.570873 0.758371 2.621231 -1.607283 -0.093693 -0.398237 0.391829
wb_dma_de/always_4/if_1 2.344418 -0.595122 -1.151568 -0.912861 2.055815 0.135887 -2.526238 3.130640 -0.580408 1.420276 -2.307281 1.140162 -0.892808 -2.040171 0.640403 -1.808195 -1.251222 -1.870564 -0.585425 -1.058619
wb_dma_ch_arb/input_req -2.354015 3.603481 -2.632711 -0.703674 -0.462077 -1.173473 4.296971 0.997052 -0.869560 -2.018480 -0.204093 0.994055 0.714702 -3.374868 -2.949206 -4.146494 2.687302 2.302562 -1.713969 -1.925044
wb_dma_ch_pri_enc/wire_pri20_out 1.648675 0.110025 -0.544572 -1.346245 0.761356 0.350963 -0.812855 -1.285902 2.169584 -0.193257 0.660445 2.839562 -1.521722 -2.589064 0.241463 -1.304817 -0.323695 0.757128 1.034963 -0.785186
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.968075 0.656694 -1.035125 -2.152503 -1.159207 -0.569836 -0.765086 3.699834 -0.983853 -1.093046 -0.351048 -0.133638 0.534962 3.558241 -1.510979 0.071420 1.005024 -0.525502 1.574691 -0.843678
wb_dma_ch_rf/always_26/if_1/if_1 0.753981 1.231586 -2.182532 -1.301909 0.103661 -4.804404 -1.625752 -1.279124 1.491351 -1.090948 -2.849999 -0.377554 1.270520 -1.908773 2.089672 1.433828 -0.410213 0.109582 -2.905879 1.023393
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -3.041834 1.351616 1.179801 0.877768 -1.467184 0.630735 -0.225291 -2.159747 -1.731527 2.410824 -1.300373 0.622895 -2.034872 -3.025901 0.654256 0.752400 0.433316 -1.186751 -1.656044 1.099363
wb_dma_ch_sel/assign_145_req_p0/expr_1 3.585089 1.729124 -0.089041 -0.832632 -0.777403 -1.194168 -2.082461 1.925468 -0.719206 -0.855838 -0.458849 -1.016201 0.470436 2.543457 -1.091882 0.567246 1.294955 -2.955251 0.370417 -0.068720
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.372170 0.429282 0.212750 0.223107 0.968994 1.966528 0.304135 0.521522 0.623208 -0.151748 0.153525 0.320496 -0.257050 -1.138560 -0.573391 1.340557 1.385970 0.111574 0.966571 -2.537774
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.937955 1.032720 0.146097 1.218399 -0.119099 -2.088320 -1.394750 -0.794331 -0.120784 1.870420 0.365423 0.706036 -0.181215 -1.351849 0.259900 0.316391 -1.596390 -0.794487 0.902793 1.308243
wb_dma_ch_sel/wire_ch_sel -3.028064 0.270742 -0.857040 -3.807911 -0.248088 -2.533944 1.344687 1.088935 1.113176 2.560329 -4.020319 -1.465157 0.342063 0.984494 -1.039823 -2.706217 -0.524102 -0.890050 -3.951921 0.070801
wb_dma_rf/inst_u19 4.181493 0.749977 -1.598549 -3.477273 -0.485271 -0.259974 -1.426844 2.270216 0.947518 -1.113408 0.078077 2.546343 -0.904621 0.821856 -1.257140 -1.183458 0.824050 0.304576 2.273521 -1.690886
wb_dma_rf/inst_u18 4.157621 0.658613 -1.650177 -3.511005 -0.422983 -0.312255 -1.490598 2.345069 1.073189 -1.105848 0.152920 2.632069 -0.953042 0.813519 -1.219670 -1.345095 0.714773 0.320331 2.315412 -1.651876
wb_dma_rf/inst_u17 4.176469 0.642069 -1.638325 -3.514759 -0.430927 -0.325335 -1.485537 2.452411 1.006623 -1.111578 0.076967 2.581002 -0.930120 0.852970 -1.236355 -1.382106 0.714968 0.275747 2.307530 -1.660258
wb_dma_rf/inst_u16 4.195334 0.626042 -1.627628 -3.467254 -0.447728 -0.308806 -1.490747 2.388162 1.085976 -1.126925 0.212642 2.653244 -1.004396 0.828009 -1.196280 -1.359198 0.647798 0.313248 2.389369 -1.654557
wb_dma_rf/inst_u15 4.116693 0.683274 -1.572428 -3.312458 -0.342749 -0.277555 -1.426512 2.374174 1.006699 -1.143549 0.147589 2.500540 -0.904666 0.820593 -1.178062 -1.281493 0.698802 0.242358 2.314790 -1.645514
wb_dma_rf/inst_u14 4.310115 0.725455 -1.595623 -3.371754 -0.363640 -0.119091 -1.405141 2.458903 0.961911 -1.133144 0.092102 2.521735 -0.905650 0.786628 -1.238112 -1.162942 0.796814 0.269770 2.350652 -1.784988
wb_dma_rf/inst_u13 3.978834 0.782724 -1.574689 -3.406557 -0.441234 -0.286169 -1.404820 2.057178 1.048722 -1.092884 0.087992 2.576617 -1.048543 0.602804 -1.166042 -1.222532 0.722547 0.312647 2.152656 -1.632697
wb_dma_rf/inst_u12 4.222146 0.716125 -1.633667 -3.544006 -0.578311 -0.242149 -1.420198 2.293365 0.997950 -1.148811 0.123734 2.541342 -0.905058 0.917754 -1.302707 -1.138537 0.890931 0.321965 2.320343 -1.732068
wb_dma_rf/inst_u11 4.286688 0.674741 -1.541800 -3.364491 -0.312167 -0.238108 -1.468260 2.411413 1.058598 -1.148250 0.177853 2.583679 -0.946427 0.833549 -1.206689 -1.257299 0.615769 0.239193 2.414772 -1.627065
wb_dma_rf/inst_u10 3.839231 0.739416 -1.696859 -3.460496 -0.536626 -0.420639 -1.422341 2.273217 0.919451 -1.039820 0.017120 2.484095 -0.917458 0.767829 -1.169256 -1.284013 0.689543 0.294990 2.087111 -1.625533
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.141889 -4.123572 1.040725 2.255164 2.403821 1.476802 -1.112563 5.268482 -3.354898 3.221234 -1.493967 2.540873 1.201846 1.484343 1.221333 -4.705386 1.149573 -1.632376 0.078210 0.153656
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 2.362663 4.808223 -0.739984 -0.852128 -3.590116 0.898020 -0.574992 -5.494677 -1.799891 0.056622 0.260312 2.862550 -2.348864 1.415883 -3.285055 3.745138 2.625807 -0.118888 1.413160 -0.746348
wb_dma/input_wb1_ack_i -2.983934 2.721573 -3.281953 -0.496775 1.441490 -2.824618 -0.367443 -0.171089 -1.813543 -1.073794 -1.195942 1.810340 -1.118458 -3.426814 0.815987 -2.849383 -0.651704 0.098085 -2.923721 -0.128953
wb_dma/wire_slv0_we -2.102520 -0.934290 -1.600386 -2.457864 -0.373530 -2.039316 1.732379 -3.001428 -2.363794 -1.842545 -4.010557 -2.897346 1.572394 0.905574 0.782830 -3.469150 1.541284 -0.127696 -5.054342 1.715062
wb_dma_ch_rf/reg_ch_sz_inf -1.509166 -0.483952 0.840829 1.194823 0.972193 -0.262967 -1.302414 0.110629 -0.363021 1.606057 -1.429385 -1.569628 -1.019237 -0.152086 0.979353 0.869650 -2.361534 -1.951718 -2.002875 0.895853
wb_dma_ch_rf -4.918206 1.238998 -0.821779 -1.012494 -1.903235 -2.581903 0.765264 -1.941090 -3.376543 1.420578 -3.442349 -1.897292 0.447449 -1.721713 0.360888 -2.330740 0.279431 -1.846657 -4.636950 2.905948
wb_dma_ch_sel/wire_gnt_p1_d -1.642134 -1.204356 -1.050457 0.150021 1.018756 -1.211605 -0.815174 0.201650 0.785943 0.138247 0.617610 1.246465 -1.015580 -1.602946 1.003536 -2.225824 -2.246714 0.762337 -0.682498 0.085034
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.534714 -1.124734 -0.974102 0.158981 0.940050 -1.172468 -0.748949 0.188263 0.796380 0.153094 0.596779 1.203564 -0.934640 -1.500757 0.920333 -2.099093 -2.094676 0.735130 -0.627160 0.055090
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.554951 1.404449 -0.227970 -0.079229 2.710654 1.028522 -0.627383 0.059357 -0.674844 1.711768 -2.721868 -2.856122 3.555711 -4.008207 0.073342 0.036010 2.180839 -3.463352 0.114093 -0.088238
wb_dma_ch_sel/input_ch1_txsz -0.765480 0.800735 -1.290539 -0.448009 0.513497 -0.125303 -0.205058 -3.321923 0.271889 -0.934091 0.207933 1.727347 0.569520 -3.610277 0.905528 -1.374028 -2.221614 1.329404 0.558031 3.427085
wb_dma/wire_ch3_txsz 3.419961 1.252101 0.492416 -1.570318 -0.161614 1.649016 -0.073862 -1.430772 1.526167 -0.385243 0.096897 1.711231 -0.582233 -1.049738 -0.750165 0.934240 1.896389 0.046322 1.846204 -0.965425
wb_dma_ch_sel/assign_7_pri2 2.326627 0.465898 0.206839 0.217810 0.957233 1.955615 0.279842 0.488055 0.613481 -0.162456 0.167645 0.328567 -0.285316 -1.126639 -0.555768 1.295339 1.396110 0.076410 0.915992 -2.527710
wb_dma_ch_pri_enc/inst_u30 1.666855 0.055816 -0.563256 -1.450427 0.727067 0.269244 -0.849028 -1.280942 2.205922 -0.229172 0.659979 2.924594 -1.506717 -2.540133 0.254087 -1.408683 -0.355256 0.798302 1.077299 -0.733547
wb_dma/assign_3_dma_nd 4.791485 0.231452 -1.277340 -0.586398 1.454473 2.052167 -0.255739 4.948225 -1.597452 -0.088085 -1.335634 0.250300 1.191009 -0.525030 -1.137077 -0.049647 2.772523 -0.653729 1.417681 -3.879792
wb_dma_ch_rf/assign_6_pointer -2.430779 2.683316 2.428352 1.100666 -1.093373 1.443657 1.704347 -4.324406 -0.259743 4.397609 -2.326700 3.045112 -3.520618 -4.756509 -0.541201 0.827953 3.084999 -0.783213 -1.960189 -1.009284
wb_dma_ch_rf/wire_ch_adr0_dewe 0.254128 0.877500 0.357743 -1.523758 -1.804140 -0.733377 -0.133632 -0.886670 1.215419 -1.036899 1.104450 -0.034785 -1.057467 2.915368 -0.955404 1.429034 -0.331681 0.334512 0.972472 0.400309
wb_dma_ch_pri_enc/always_2/if_1/cond 1.672338 0.077988 -0.572170 -1.356940 0.760366 0.356758 -0.828569 -1.273354 2.115546 -0.193272 0.617994 2.810697 -1.448449 -2.598008 0.216073 -1.288563 -0.237433 0.760880 1.006983 -0.853711
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.275890 2.409422 1.001033 -1.146283 -0.481040 1.210356 1.261774 -2.362954 1.087075 0.817995 -1.905048 3.823365 -2.584359 -1.031273 -1.201801 1.057277 1.648329 0.937621 0.346829 -0.568061
wb_dma_ch_sel/input_ch0_txsz 3.878961 1.933569 -0.987513 -1.134447 2.156065 1.072833 -1.734114 0.981462 -1.562488 0.445178 -3.564721 -2.148657 2.924556 -3.002774 0.340133 0.969877 0.250531 -3.119298 0.553428 1.574066
wb_dma_ch_sel/always_2 4.812047 0.209782 -1.220082 -0.541522 1.461917 1.972211 -0.309768 5.024700 -1.614757 -0.131730 -1.274893 0.224685 1.269017 -0.350514 -1.100659 -0.086017 2.673958 -0.676149 1.469262 -3.675308
wb_dma_ch_sel/always_3 3.582309 1.460092 -0.729838 -0.015671 1.502777 2.748662 1.490688 0.500544 -1.320719 0.213965 -0.935614 -0.031537 3.307307 -3.534398 -1.275182 -0.551895 4.493600 -0.447226 1.839675 -1.834161
wb_dma_rf/input_de_txsz_we 4.129236 0.763929 0.446977 2.783818 3.780398 2.833012 -0.954467 3.187835 -1.561343 -0.919037 -0.898034 -2.223829 1.811450 -0.931569 0.125185 1.882996 -2.165984 -2.317254 1.840000 1.191425
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.201453 1.642811 0.427686 -2.178723 -1.525305 1.366444 0.272245 -1.546306 0.622085 -1.722972 0.384646 0.399566 -1.789422 -1.754710 -0.565427 -0.186631 2.689410 -0.385025 -0.352477 -1.512561
wb_dma_ch_sel/assign_145_req_p0 3.850317 1.715155 -0.020095 -0.762780 -0.721624 -1.132153 -2.129847 1.957887 -0.600107 -0.951775 -0.233028 -1.034364 0.401267 2.595888 -1.163776 0.640715 1.390670 -2.993760 0.541014 -0.263084
wb_dma_de/always_3/if_1/if_1/cond -0.351241 0.426718 -0.285708 1.603747 -0.221866 -1.874636 -0.236182 -0.187158 -0.532184 -1.285114 1.525865 -0.982771 1.473747 0.442566 0.023405 -1.116980 0.819708 -0.840808 -0.480095 0.718560
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.316095 1.741344 0.389580 -2.272889 -1.559919 1.411423 0.228108 -1.571822 0.654746 -1.762579 0.371579 0.445184 -1.768195 -1.883700 -0.618941 -0.196455 2.770095 -0.384679 -0.348244 -1.478955
wb_dma_rf/always_1/case_1 -8.210224 0.557818 0.345827 -0.493357 0.036387 -7.234241 0.290609 0.636229 -2.026232 2.634573 -4.104027 -2.841906 -0.645640 -2.492264 2.853721 -3.584866 -1.854832 -2.693013 -3.547152 3.216955
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.405670 1.588872 1.029969 -0.298187 0.103752 -4.555948 -1.157257 -0.700789 1.355956 -0.150977 -0.954851 -0.608580 -1.882676 0.002724 0.618760 -1.178681 -1.535598 -2.160188 -0.328436 1.837467
wb_dma_ch_sel/assign_99_valid/expr_1 -1.130323 -0.834572 -1.860148 -3.373834 -4.242365 -1.323396 -1.894791 -0.174690 -3.287501 2.314216 -0.927241 -3.045187 3.659855 2.754891 -0.986704 0.031746 4.633806 -2.432034 -1.388961 -1.327785
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.721351 0.597396 -1.121874 -2.161752 -1.213076 -0.597083 -0.682786 3.709783 -1.127332 -0.946310 -0.518300 -0.215221 0.605669 3.443530 -1.481958 -0.003407 1.054887 -0.482336 1.350295 -0.923725
wb_dma_wb_slv/reg_slv_adr -4.364278 0.232911 0.935844 -2.378868 -0.920472 -5.083159 0.208531 0.525532 -0.917265 0.696481 -2.555315 -0.376726 0.751519 0.624437 1.963209 -6.217061 -2.001838 -1.933945 -1.146206 7.510784
wb_dma_ch_sel/assign_8_pri2 2.254854 0.439274 0.192498 0.173930 0.910042 1.863030 0.305108 0.475298 0.584641 -0.158236 0.187173 0.291444 -0.240668 -1.115728 -0.531914 1.280474 1.366438 0.081361 0.924929 -2.420140
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.529783 -0.485840 0.854961 1.198197 0.984493 -0.225972 -1.302364 0.059761 -0.363079 1.620005 -1.493043 -1.597304 -1.005909 -0.201723 0.995759 0.866973 -2.392737 -1.959471 -2.043943 0.903033
wb_dma_wb_mast/wire_wb_cyc_o -1.573872 -1.141787 -0.983216 0.144324 0.992965 -1.165220 -0.769973 0.134618 0.831682 0.126471 0.603535 1.241597 -0.984454 -1.605644 0.941510 -2.141198 -2.139564 0.733776 -0.666968 0.065966
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -2.500012 0.455439 -0.270092 0.241855 -1.059595 -0.145562 0.530862 -2.286833 -1.599822 -0.720356 -0.683378 -1.162684 -0.370610 -0.895380 0.428333 -0.221331 0.789076 -0.236666 -2.667892 0.577674
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.564854 0.145048 -0.515584 -1.402439 0.660950 0.282428 -0.778484 -1.359704 2.073216 -0.195512 0.535788 2.770761 -1.427040 -2.508097 0.222535 -1.298821 -0.290192 0.685848 0.971244 -0.669663
wb_dma/wire_paused -2.063092 0.922483 0.177153 1.161319 -0.052702 -1.978301 -1.214863 -0.841320 -0.052229 1.770338 0.331699 0.620068 -0.294484 -1.277609 0.306288 0.258936 -1.576741 -0.699190 0.704391 1.223922
wb_dma_ch_rf/always_8/stmt_1/expr_1 -3.305480 1.871160 -0.507338 -1.454023 2.047104 -2.518846 0.285241 0.690121 0.877206 2.491474 -4.041284 -2.931695 -1.632544 0.196393 -1.405848 -1.775274 -3.329404 -3.037685 -4.466980 -0.080104
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.589928 -1.128384 -1.033897 0.113336 0.945875 -1.204967 -0.781838 0.132623 0.729210 0.105866 0.602987 1.185783 -0.931821 -1.547765 0.939285 -2.148166 -2.103336 0.719625 -0.683861 0.085702
wb_dma/wire_ch1_adr1 -1.526693 -0.547433 0.705256 1.087766 0.531284 -0.087873 1.147624 -0.908533 0.637071 1.352168 0.693772 -0.759894 0.698788 -1.112411 -0.209853 -1.007869 2.005518 -0.373297 -0.628905 -1.568265
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -3.590502 1.339509 -2.583730 -0.503355 -1.222960 -0.692425 -0.430777 -1.466990 -2.934997 5.139977 -1.483639 1.081406 2.736128 0.038781 -2.351232 -0.621491 -0.574990 -0.048956 -0.792895 0.852602
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.037250 1.153114 1.053724 -1.183045 -0.926146 1.318324 1.213195 -2.328827 1.284463 -0.426201 1.085229 -0.267206 -0.947531 -2.812401 -0.823600 -1.264136 4.717544 -0.868820 -0.758883 -2.964387
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.881426 0.156175 -1.859307 -0.442654 -1.435768 -1.559848 0.916147 5.034257 -1.946641 -2.608104 1.026665 -1.190405 3.714500 3.655441 -1.643594 -1.951006 1.230781 0.418060 1.361578 0.881519
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.755265 1.110452 -0.613156 -1.486049 -2.313112 -0.061935 2.361943 2.703901 -0.476600 -3.031920 2.240615 -1.335493 2.507868 0.862654 -2.374008 -3.058739 5.745234 -0.163510 0.665041 -2.227782
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.276092 1.647798 0.373161 -2.132951 -1.404381 1.366400 0.229516 -1.461606 0.616779 -1.698881 0.367188 0.427409 -1.707805 -1.850442 -0.592000 -0.203982 2.645104 -0.409479 -0.309207 -1.462598
wb_dma_ch_sel/always_39/case_1/stmt_4 2.280207 0.431971 0.187116 0.189829 0.941923 1.916834 0.318434 0.471792 0.610662 -0.154703 0.181763 0.303705 -0.272429 -1.125814 -0.550834 1.287059 1.362371 0.096174 0.893693 -2.456563
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.719325 0.066023 -0.552447 -1.447256 0.752353 0.341490 -0.847108 -1.266181 2.212453 -0.211941 0.633379 2.853630 -1.507989 -2.541945 0.188016 -1.347641 -0.313691 0.730757 1.071860 -0.742051
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.851782 0.122642 -1.931409 -0.403445 -1.404513 -1.500872 1.031967 5.242025 -2.118658 -2.632811 0.923938 -1.206563 3.865304 3.558121 -1.648706 -2.088382 1.297108 0.470735 1.298456 0.868457
wb_dma_ch_pri_enc/wire_pri14_out 1.700661 0.056858 -0.576860 -1.346924 0.829612 0.341490 -0.843984 -1.234399 2.201604 -0.210375 0.656426 2.870516 -1.500973 -2.615370 0.214992 -1.311851 -0.335240 0.759112 1.066540 -0.871298
wb_dma_ch_sel/always_39/case_1/stmt_1 4.732885 0.222386 -1.207764 -0.522945 1.429921 1.997178 -0.228721 4.927223 -1.574838 -0.162295 -1.302652 0.207505 1.222273 -0.422788 -1.095301 -0.091866 2.690128 -0.656883 1.427032 -3.678360
wb_dma_rf/wire_ch6_csr -2.645181 0.322919 -1.415740 -0.460614 -2.844158 -0.295911 -0.185473 -1.050184 -3.902298 1.311291 -2.601612 -0.198855 1.081832 -1.228959 0.590025 0.027057 1.163385 -0.246979 -3.845944 1.969037
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 4.081849 -0.320761 0.138415 0.356659 1.448843 0.076137 -0.996596 4.332514 -0.427156 -1.513450 0.688682 -0.203787 1.285936 2.592172 -0.475849 -1.209398 -0.562619 -1.318633 2.768908 0.736560
wb_dma_wb_if/input_wb_we_i 3.737755 -0.532998 0.042537 1.583286 1.527325 -0.687110 -1.884721 2.989599 -1.361135 -2.808534 2.787825 3.836740 0.123323 5.805005 -0.693962 -4.350199 -3.902620 0.048759 4.249521 5.042010
wb_dma_ch_sel/assign_141_req_p0 3.536965 1.671489 -0.103839 -0.705899 -0.695700 -1.158348 -2.075364 1.768550 -0.692591 -0.761500 -0.483840 -1.042902 0.374258 2.271459 -1.061905 0.618935 1.342356 -3.001731 0.283337 -0.236078
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.562945 -0.361986 -1.674422 -2.221348 -1.321512 0.342509 1.242765 5.746015 -1.399871 -1.584914 -0.374324 -0.247566 2.463177 3.527666 -1.869241 -0.927452 0.505836 1.348123 2.099531 0.154217
wb_dma_ch_sel_checker 1.067626 0.778502 0.322915 -1.714728 -1.079140 -0.287549 -0.363421 -1.936090 0.899310 -0.252411 -0.086366 1.378075 -0.326474 0.066100 -0.173368 -0.357528 0.489326 -0.059911 0.875506 1.542724
wb_dma_ch_rf/reg_ch_dis 2.575406 1.288870 -1.896499 -1.605828 0.544153 -3.446579 -2.150132 -0.597815 1.580326 0.356229 -2.497768 -0.091649 1.932231 -0.799285 0.660650 1.775845 -0.687726 -0.808591 -0.635405 0.908168
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.031064 1.938786 1.633758 -0.105980 0.079871 1.089187 2.305159 -3.146571 1.766302 2.129714 -1.232045 3.079449 -1.783769 -2.024343 -1.481729 0.033034 3.735640 0.485872 -0.103666 -2.128400
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.775437 0.207205 -1.991322 -0.551165 -1.594947 -1.608524 0.966076 5.068650 -2.130358 -2.572893 0.915690 -1.134439 3.696767 3.604836 -1.663647 -2.079798 1.445523 0.478337 1.232062 0.719277
wb_dma_ch_rf/wire_pointer_we -2.180476 0.510546 -0.417312 0.062619 -1.074219 -0.129272 0.614214 -2.052773 -1.593536 -0.723473 -0.780620 -1.063656 -0.165095 -0.942887 0.332433 -0.302784 1.024266 -0.181028 -2.552757 0.480201
wb_dma_ch_sel/always_46/case_1/stmt_1 0.485888 -0.319464 0.251441 -0.019310 0.036904 1.498901 -0.919706 0.446105 -1.878595 1.074399 -0.504447 2.138538 -1.378357 2.409908 -0.708241 -0.492089 -1.611573 -0.070498 0.785164 1.027233
wb_dma_wb_slv/always_3/stmt_1 -2.542493 -0.611414 -1.847195 -2.714553 -0.578421 -2.453482 2.158373 -3.263091 -2.476178 -2.108120 -3.761630 -1.880459 1.335571 0.452163 0.852840 -4.323158 2.104615 0.668817 -4.656052 1.664990
wb_dma_ch_rf/always_2/if_1/if_1 0.636540 1.879692 1.609886 0.067409 0.076240 0.897830 2.357948 -3.158485 1.556206 2.208563 -1.245144 2.889335 -1.631017 -2.078901 -1.368578 -0.134280 3.565905 0.420373 -0.330910 -1.871871
wb_dma_pri_enc_sub/assign_1_pri_out 1.634912 0.038996 -0.549079 -1.395132 0.766857 0.326734 -0.802266 -1.204519 2.178277 -0.203622 0.638717 2.821458 -1.474166 -2.459093 0.232356 -1.302725 -0.339359 0.773719 1.028425 -0.780792
wb_dma_ch_sel/input_ch0_adr0 0.924858 -0.281084 1.240518 -3.304833 -5.021836 -0.314771 0.217971 -2.147302 0.891139 -1.444554 1.283776 -0.586798 1.019223 4.617532 -0.665894 0.658348 2.409572 0.192165 0.859006 3.116265
wb_dma_ch_sel/input_ch0_adr1 -0.335959 0.347387 -0.244966 1.568090 -0.262478 -1.845459 -0.235483 -0.148241 -0.546391 -1.253365 1.551274 -0.942827 1.398201 0.547711 0.042037 -1.129002 0.796018 -0.804452 -0.454555 0.660946
wb_dma_wb_slv/assign_4 -6.973094 2.351471 -2.459051 1.160034 1.804510 -2.539404 3.174660 1.621306 -3.767490 0.641016 -0.679060 -1.751860 1.274215 -0.782251 -1.205060 -2.218958 -2.030260 -0.167991 -1.728555 0.468809
wb_dma_wb_mast/input_wb_data_i -3.022946 3.444978 -0.272554 1.003422 -1.016544 -1.645470 1.016163 -1.783345 -3.023990 0.098016 -3.612331 0.916981 -0.731654 -0.783352 0.393118 -0.167284 0.425788 0.376338 -3.655262 3.631616
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -0.378881 1.174804 1.054607 -1.019545 -0.950866 1.315868 1.373610 -2.414820 1.143027 -0.313966 0.978083 -0.410980 -1.018142 -3.013395 -0.767373 -1.266686 4.692491 -0.854862 -1.071540 -3.076952
wb_dma_de/wire_adr1_cnt_next1 -0.521039 -3.135957 -0.702300 -0.453586 0.152051 -0.074048 2.229422 1.441987 2.088639 1.705835 0.127492 -1.105739 4.214231 -0.860588 0.203875 -0.001017 2.318954 2.282696 0.161870 -2.332961
wb_dma_ch_sel/inst_u2 -1.729214 -1.154196 -1.017074 0.156292 0.943173 -1.253519 -0.757122 0.146963 0.731131 0.162368 0.575574 1.139704 -0.973892 -1.548818 0.971528 -2.230882 -2.220837 0.743993 -0.734815 0.133596
wb_dma_ch_sel/inst_u1 0.623362 2.282446 -1.328999 -3.006368 -3.289998 -0.693010 4.789010 0.520659 0.037073 -1.014106 -1.409348 0.096784 4.315852 -0.642434 -2.942597 -1.432305 6.773721 2.364888 -0.677047 -1.205671
wb_dma_ch_sel/inst_u0 1.755110 0.109017 -0.526251 -1.385652 0.792099 0.404357 -0.819143 -1.199558 2.166301 -0.226587 0.653928 2.819811 -1.487697 -2.553330 0.197551 -1.252762 -0.246529 0.733142 1.118338 -0.854992
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.639994 0.125376 -0.498134 -1.362211 0.693101 0.350030 -0.826093 -1.380094 2.152445 -0.234585 0.617274 2.800249 -1.444780 -2.518040 0.196990 -1.237991 -0.269112 0.727134 1.040493 -0.691746
wb_dma/wire_adr0 -2.805811 1.664591 0.046606 -4.860741 -5.327451 -1.091396 1.404208 -1.881632 0.416514 -1.603549 0.105448 -1.458642 -0.763820 2.053147 -1.685694 -1.083300 3.109903 0.261858 -2.181608 0.455048
wb_dma/wire_adr1 -1.911734 -0.174261 0.422680 2.760111 0.322948 -1.822349 0.958587 -1.067475 0.096612 0.098872 2.255942 -1.712036 2.180993 -0.649156 -0.145532 -2.106602 2.826078 -1.101533 -1.052082 -0.899342
wb_dma_ch_sel/assign_131_req_p0/expr_1 0.384122 0.716176 0.265527 -0.364994 -1.566522 -0.159139 1.311623 2.468552 -0.707486 -1.543558 1.037891 -2.648325 1.580047 0.729752 -1.539494 -2.252397 3.742067 -1.836754 -1.140509 -1.332249
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.151428 1.643701 0.444917 -2.207347 -1.584073 1.426894 0.313345 -1.610346 0.673953 -1.778532 0.480742 0.455432 -1.840341 -1.791296 -0.578374 -0.212362 2.775765 -0.311756 -0.376543 -1.559347
wb_dma_ch_rf/assign_18_pointer_we -2.296762 0.483956 -0.370126 0.044725 -1.048264 -0.141090 0.571319 -2.262319 -1.547619 -0.832565 -0.744266 -1.113909 -0.291357 -0.892924 0.389897 -0.319179 0.962990 -0.172996 -2.657472 0.511306
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.425629 -0.391448 0.316699 -0.040638 -0.049080 1.497964 -0.875825 0.465450 -1.843865 1.072246 -0.435967 2.143909 -1.401699 2.579756 -0.747830 -0.466488 -1.592261 -0.036800 0.823906 1.016190
wb_dma_ch_sel/wire_req_p0 -1.391362 4.726321 -1.623663 -0.655049 -1.089850 -0.239339 5.077453 0.537692 -1.414461 -1.891794 -0.847803 0.061021 1.401611 -2.262316 -3.709949 -2.245451 4.315538 1.688364 -1.227775 -1.903041
wb_dma_ch_sel/wire_req_p1 -1.545114 -1.115231 -0.984021 0.158930 0.957659 -1.175881 -0.757068 0.176201 0.722645 0.132667 0.574986 1.169552 -0.957715 -1.482224 0.926676 -2.095267 -2.095847 0.717512 -0.654002 0.089305
wb_dma/wire_ndnr 3.567863 1.419920 -0.723899 -0.031721 1.445208 2.643538 1.402469 0.632353 -1.364363 0.201603 -0.914703 -0.058990 3.238742 -3.292272 -1.277453 -0.570971 4.404803 -0.472952 1.839834 -1.822672
wb_dma_de/reg_mast0_drdy_r 3.002078 3.054004 0.213436 -1.775296 -1.191235 2.041722 0.702225 -3.641744 1.175474 -2.085472 0.707611 0.737914 0.283755 -0.448727 -1.399105 3.237381 0.825350 1.003965 2.810602 1.294805
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.689611 0.135299 -0.553886 -1.420228 0.705053 0.366789 -0.767431 -1.291048 2.110298 -0.206806 0.610138 2.835795 -1.450824 -2.509416 0.197154 -1.263234 -0.228209 0.777060 1.053020 -0.788192
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -3.697838 -0.373752 0.327893 -5.027678 -4.755592 -0.530807 0.000151 0.450069 -1.836262 0.910429 -1.856150 0.259859 -2.631917 4.350668 -0.672939 -1.099225 0.797232 0.156527 -2.349537 0.640026
wb_dma_ch_sel/assign_137_req_p0 3.776892 1.731447 0.040072 -0.764186 -0.651092 -1.108032 -2.096127 1.852765 -0.492203 -0.952832 -0.208774 -0.994557 0.307056 2.600146 -1.098840 0.682174 1.154462 -2.937671 0.631734 -0.086070
wb_dma_rf/wire_pointer2 1.078604 0.821558 0.344581 -1.776690 -1.151033 -0.332300 -0.362313 -1.971959 0.855867 -0.239058 -0.126284 1.422969 -0.292708 0.104568 -0.187518 -0.422597 0.508036 -0.055832 0.882541 1.607133
wb_dma_rf/wire_pointer3 2.396029 2.463887 0.947602 -1.168706 -0.441718 1.156375 1.203760 -2.352961 1.123500 0.829223 -2.020250 3.877418 -2.565930 -1.075809 -1.222033 1.096093 1.648343 0.883739 0.382612 -0.544643
wb_dma_rf/wire_pointer0 -1.626600 1.634549 1.986107 0.603971 -0.887780 1.983776 0.622069 -3.439421 0.188216 3.537485 -0.558274 1.329797 -1.946774 -4.882817 -0.245258 0.831088 3.462836 -1.380526 -0.746509 -1.780266
wb_dma_rf/wire_pointer1 3.405807 1.207962 0.479464 -1.502032 -0.126599 1.612517 -0.081869 -1.394140 1.503029 -0.393388 0.080880 1.702259 -0.547316 -1.046764 -0.736856 0.925345 1.844157 0.040415 1.799854 -0.953625
wb_dma_rf/wire_sw_pointer0 -1.124800 0.337670 -0.625481 -0.475049 -0.288850 -1.954195 0.040252 -0.469144 0.279217 -1.330988 -1.271332 -0.449854 -0.491518 -1.411150 1.491463 0.057327 0.182102 0.596681 -2.456571 0.045635
wb_dma_de/always_21/stmt_1 2.941660 3.082992 0.253231 -1.791325 -1.280201 2.024218 0.718043 -3.734640 1.172636 -2.165451 0.747972 0.671310 0.309133 -0.320760 -1.410031 3.278024 0.841821 0.967924 2.847955 1.470627
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 4.022151 1.767214 -0.988294 -1.199338 1.838078 1.189066 0.536235 0.177590 -0.332554 0.228097 -1.262372 -1.321278 4.526812 -3.653748 -0.871655 -0.879659 4.469172 -1.679226 2.098706 -1.047679
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 3.383944 0.044727 1.196861 -0.182178 1.204570 -0.517371 -2.602456 2.342099 -0.033378 -0.087874 -0.885331 -0.430401 0.005420 2.390472 0.366393 -0.709889 -2.356874 -3.233592 1.495193 3.205605
wb_dma_ch_arb/input_advance 4.846808 0.171529 -1.304021 -0.571228 1.444221 2.020969 -0.295077 5.094787 -1.641936 -0.164904 -1.343896 0.195233 1.316358 -0.374717 -1.111852 -0.109835 2.761794 -0.703523 1.455484 -3.742018
wb_dma_de/always_7/stmt_1 2.959722 0.846753 -0.993560 1.652825 2.911030 2.938693 -0.652506 3.403722 -3.168164 0.555646 -2.893041 -2.037014 1.973763 -2.679937 -0.017422 1.799217 -0.204300 -1.874818 -0.186054 -0.957657
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 4.118938 0.727097 -1.731500 -3.518491 -0.465223 -0.321084 -1.484543 2.288434 0.964662 -1.054689 0.015404 2.613527 -0.956622 0.693627 -1.194973 -1.255350 0.731812 0.313043 2.242382 -1.745000
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.387509 1.749610 0.413430 -2.327328 -1.572151 1.431894 0.185427 -1.692248 0.679767 -1.789578 0.395487 0.526024 -1.811246 -1.882581 -0.600059 -0.188367 2.767313 -0.409188 -0.307917 -1.452338
wb_dma_de/always_3/if_1/cond -0.288759 0.368138 -0.287078 1.610553 -0.220438 -1.834493 -0.278387 -0.153781 -0.537901 -1.250028 1.511782 -0.959783 1.437601 0.548493 0.054772 -1.094424 0.802116 -0.790214 -0.445874 0.701745
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.181529 -0.261689 -1.709601 -2.181195 -1.296752 0.227900 1.273839 5.461413 -1.495323 -1.358461 -0.570661 -0.259617 2.345282 3.199014 -1.777431 -0.986160 0.541884 1.332062 1.786839 0.103893
wb_dma_ch_sel/assign_101_valid -1.095640 -0.856825 -1.763871 -3.241875 -4.217340 -1.298230 -1.954577 -0.064894 -3.493971 2.238023 -0.871406 -2.982379 3.518645 2.895310 -0.952995 -0.142173 4.448139 -2.472597 -1.327907 -1.091821
wb_dma_ch_sel/assign_98_valid -1.133559 -1.089832 -1.767283 -3.207067 -4.061881 -1.410890 -1.862692 0.063487 -3.192273 2.257747 -0.874398 -3.070256 3.780270 2.636127 -0.723683 -0.184254 4.412854 -2.369992 -1.303820 -1.102161
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.762581 0.598618 -1.104997 -2.123226 -1.161448 -0.545156 -0.714859 3.614964 -1.040016 -0.921522 -0.437211 -0.119817 0.516628 3.289496 -1.427040 0.042175 1.085658 -0.460616 1.387602 -0.980610
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.599495 0.044213 -1.887675 -0.322769 -1.468082 -1.595210 1.095845 5.137276 -2.067768 -2.647967 1.068417 -1.278224 3.808861 3.527150 -1.597664 -2.150617 1.306311 0.531483 1.222308 0.897487
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.615743 0.116971 -0.515571 -1.335308 0.735455 0.376680 -0.778284 -1.280396 2.053126 -0.193388 0.588373 2.715282 -1.424157 -2.500977 0.218273 -1.242461 -0.226118 0.743125 0.975685 -0.779650
wb_dma_rf/wire_ch7_csr -2.478764 0.356049 -1.601032 -0.241313 -2.900432 -0.182867 -0.417305 -1.100467 -4.216280 1.112579 -2.381269 -0.136724 1.116776 -1.259245 0.584283 -0.126414 1.126292 -0.326376 -3.816317 2.093616
wb_dma_ch_sel/reg_csr -1.074087 0.022063 0.730202 -0.212482 -1.456489 1.614002 1.274881 2.192770 -2.967321 0.253641 -4.152901 2.617137 -2.537562 -0.127658 1.159454 -0.365581 -3.057631 1.237770 -2.871414 4.904191
wb_dma_de/reg_next_state -2.216539 1.845435 -1.723133 0.351324 0.690562 -2.658690 0.365973 -0.900339 -1.676996 4.761275 -2.673858 1.463443 1.921600 1.021066 -2.508742 -1.259884 -1.109795 -0.412092 -0.084514 0.923969
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 4.403145 -1.627409 2.429744 -1.062190 -0.097649 3.381129 1.673829 2.659719 -2.873343 4.013867 -4.188711 6.560433 -0.456373 2.703059 -0.610470 -2.760958 4.062316 0.709673 2.020231 0.892919
wb_dma_de/always_11/stmt_1/expr_1 -0.541388 0.349062 -0.232815 1.668667 -0.293366 -1.879364 -0.189581 -0.204233 -0.575919 -1.241784 1.539729 -1.023220 1.473225 0.526726 0.084468 -1.122579 0.770797 -0.754875 -0.537134 0.758061
wb_dma_ch_rf/input_ptr_set 3.269453 1.219994 0.472776 -1.499722 -0.167445 1.561625 -0.055761 -1.415933 1.454819 -0.334138 0.012815 1.644753 -0.552122 -1.058133 -0.760130 0.889947 1.831958 0.068217 1.710679 -0.941795
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.903926 -0.143703 0.443590 2.696848 0.380611 -1.815849 0.980354 -1.176038 0.126433 0.186729 2.168987 -1.642498 2.151333 -0.810664 -0.142900 -2.135830 2.924499 -1.127135 -1.120441 -0.992224
wb_dma_ch_sel/assign_12_pri3 3.238469 1.245992 0.500155 -1.587003 -0.240788 1.506383 -0.032905 -1.507098 1.418173 -0.320604 0.024005 1.694274 -0.539744 -1.031203 -0.763965 0.875426 1.848066 0.065682 1.682268 -0.844375
wb_dma_de/assign_65_done/expr_1/expr_1 2.623940 -0.707199 -1.145812 -0.886918 2.226393 0.274435 -2.624391 3.236227 -0.360951 1.397347 -2.199721 1.210407 -1.019281 -2.127029 0.672678 -1.700780 -1.340418 -1.853711 -0.452688 -1.255971
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 3.442225 1.261367 0.502270 -1.556066 -0.159531 1.640344 -0.046628 -1.411033 1.501197 -0.378613 0.066736 1.719288 -0.529940 -1.035471 -0.760584 0.908597 1.904647 0.069646 1.864736 -0.971027
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.632279 -1.141785 -1.023735 0.153750 0.982972 -1.230808 -0.783629 0.196514 0.786212 0.159629 0.621125 1.196023 -0.948225 -1.560670 0.956991 -2.196898 -2.214934 0.759145 -0.700775 0.104687
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.389840 -0.330174 -1.653213 -2.151952 -1.296236 0.295464 1.229842 5.669707 -1.438266 -1.563066 -0.354617 -0.309986 2.473655 3.418509 -1.821118 -0.934959 0.553084 1.333761 2.059346 0.116606
assert_wb_dma_ch_sel/input_valid 2.413043 0.455603 0.200181 0.186311 0.957555 1.995031 0.308884 0.481194 0.687113 -0.157099 0.188162 0.362408 -0.316696 -1.156767 -0.559193 1.331521 1.414021 0.102192 0.983358 -2.558715
wb_dma/input_wb0_stb_i 3.592031 0.936427 0.204398 0.547962 -0.549081 -2.482861 -1.307550 3.065445 0.126387 -3.573501 3.115293 -1.209282 1.672861 5.567118 -1.248724 -0.933145 -0.094431 -1.791086 2.959632 1.826735
wb_dma/wire_ch1_csr -0.848825 -0.304945 -1.640009 0.107326 -3.036517 -0.395040 -1.376344 -1.342250 -4.428607 0.588175 -2.848436 0.185757 1.753719 0.099068 1.773253 1.797373 -0.721922 0.067738 -2.907304 4.657149
wb_dma_rf/assign_5_pause_req -1.950279 3.616796 -0.882074 -1.792820 1.161617 -3.672183 -0.485498 0.604841 1.260821 3.036361 -3.710744 1.784188 -3.941194 -0.384778 -2.162996 -1.908571 -3.565349 -1.699604 -2.152073 -0.174820
wb_dma_de/always_12/stmt_1 2.328639 -0.576058 -1.126378 -0.806696 2.166379 0.116106 -2.546925 3.135957 -0.502344 1.355567 -2.191478 1.139109 -0.925632 -2.077995 0.659659 -1.875351 -1.331114 -1.855540 -0.550772 -0.976295
wb_dma_wb_if/wire_wb_ack_o -2.391483 3.601932 -1.896016 0.784207 1.285112 -1.608367 0.269511 -1.008722 -1.913212 -1.245103 -1.098541 -0.106583 -0.498105 -2.011262 0.197120 -0.001719 -0.245776 -0.624804 -2.548984 0.220204
wb_dma_ch_rf/always_5/if_1/block_1 -2.432626 0.517961 -0.440095 0.015484 -1.170056 -0.289340 0.610821 -2.244398 -1.721093 -0.761218 -0.903279 -1.225882 -0.187045 -0.958769 0.402860 -0.377285 1.049574 -0.227972 -2.824575 0.641495
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 4.254989 0.688534 -1.722911 -3.570227 -0.427044 -0.288555 -1.500563 2.380907 1.061694 -1.054486 0.050377 2.719641 -0.965043 0.692524 -1.224008 -1.340214 0.779175 0.327432 2.270899 -1.809588
wb_dma_ch_arb/assign_1_gnt -0.272207 1.198500 -2.267681 -2.975279 -2.465298 -1.482423 4.107834 0.998034 0.704424 -0.857200 -0.812273 1.388540 3.469507 -1.778535 -2.312762 -3.233455 5.079899 3.070705 -0.938859 -1.463285
wb_dma_rf/input_dma_err 4.353721 0.689825 -1.583833 -3.444634 -0.404669 -0.177945 -1.433104 2.395633 1.074283 -1.182562 0.214845 2.569126 -0.940034 0.872640 -1.257648 -1.217659 0.746761 0.271621 2.419622 -1.752653
wb_dma/wire_wb0_addr_o -0.360121 0.426392 -0.246690 1.607745 -0.248688 -1.854705 -0.270772 -0.195462 -0.514935 -1.310086 1.542149 -0.954654 1.425138 0.510725 0.075620 -1.078321 0.740799 -0.818408 -0.453027 0.709168
wb_dma_de/assign_73_dma_busy/expr_1 -1.355262 2.108154 0.037249 -0.853386 2.889576 -0.681938 0.685570 0.895069 1.694943 1.930196 -3.232611 -2.751292 -2.093037 -0.686584 -1.770150 -0.560707 -2.109586 -2.774138 -3.448402 -2.366783
wb_dma/input_dma_nd_i 4.706154 0.246410 -1.342683 -0.616707 1.400937 1.947412 -0.254727 4.983375 -1.681245 -0.055508 -1.411958 0.226181 1.300472 -0.508299 -1.137701 -0.080690 2.766490 -0.695947 1.333385 -3.789003
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.140091 0.474343 1.184435 -0.352344 -0.903683 -0.924361 -1.345689 -0.889345 0.832371 0.472279 -0.308473 -1.506254 -2.013338 2.639270 -0.026500 2.313318 -2.543103 -1.478153 -0.938053 1.280152
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.327388 0.424390 1.177863 -0.180237 -0.760513 -0.932678 -1.389554 -0.798052 0.780477 0.600380 -0.401560 -1.601765 -2.006384 2.482866 0.075070 2.216534 -2.653393 -1.590890 -1.069395 1.245441
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.464041 -1.141941 -1.031147 0.106356 0.932409 -1.198078 -0.762926 0.219201 0.780107 0.128660 0.644734 1.253474 -0.960487 -1.522591 0.948535 -2.166673 -2.129141 0.737367 -0.600577 0.034125
wb_dma_de/always_14/stmt_1/expr_1/expr_1 4.292355 0.787287 -1.622321 -3.491475 -0.500141 -0.214852 -1.455492 2.281026 0.993679 -1.136230 0.126330 2.580656 -0.970015 0.852628 -1.281621 -1.101950 0.852848 0.303202 2.338225 -1.783931
wb_dma_ch_sel/assign_3_pri0 4.743645 0.171894 -1.269293 -0.555048 1.466133 2.001759 -0.251843 4.990208 -1.634802 -0.113246 -1.360216 0.262490 1.222350 -0.481469 -1.113292 -0.088319 2.747787 -0.644126 1.356402 -3.832193
wb_dma_de/always_23/block_1/stmt_8 -0.329691 0.351673 -0.241172 1.618188 -0.250440 -1.819306 -0.250758 -0.105108 -0.541579 -1.317640 1.551910 -1.014830 1.451308 0.567899 0.039648 -1.081049 0.810170 -0.808708 -0.401066 0.667653
wb_dma_ch_arb/always_2/block_1/stmt_1 -0.350933 1.259073 -2.194267 -3.040021 -2.607952 -1.590408 3.983655 0.792232 0.752420 -0.914017 -0.784247 1.244797 3.443532 -1.667999 -2.270002 -3.096607 4.966412 3.022631 -0.972808 -1.300199
wb_dma_de/always_23/block_1/stmt_1 -1.963263 1.778703 -1.804012 0.173878 0.967924 -2.644960 0.409359 -1.013012 -1.318558 4.983144 -3.005806 1.505371 2.089764 0.781881 -2.470345 -1.086267 -1.050752 -0.352062 -0.064594 0.686462
wb_dma_de/always_23/block_1/stmt_2 3.550916 1.603665 -0.669433 0.037744 1.778586 2.555820 -0.900567 1.320762 -2.449038 0.459183 -3.081333 -0.751323 1.607589 -2.684281 -0.116594 1.389771 0.160724 -1.908630 0.410678 0.695859
wb_dma_de/always_23/block_1/stmt_4 3.174660 3.713615 -0.071620 -1.972291 0.325348 0.084338 -0.663712 -0.680536 -0.556104 0.693516 -4.226428 -0.149005 -0.100222 -0.336573 -0.966530 2.676417 -0.253442 -1.910948 0.145621 1.901755
wb_dma_de/always_23/block_1/stmt_5 7.112062 0.682883 -0.213272 -1.167264 1.438580 3.187529 0.420156 2.681739 -1.221352 -0.966038 -1.530863 3.489696 1.614400 -0.529464 -0.949496 -1.451913 2.863498 0.529102 3.558094 0.093847
wb_dma_de/always_23/block_1/stmt_6 4.053323 -0.304015 0.102009 0.301481 1.379580 0.023790 -1.017295 4.367624 -0.415928 -1.521111 0.681461 -0.205532 1.323278 2.633331 -0.491181 -1.210332 -0.574720 -1.343644 2.766387 0.729110
wb_dma_rf/inst_u25 4.164763 0.730175 -1.575094 -3.423402 -0.433563 -0.304671 -1.443218 2.322518 1.042147 -1.206301 0.199916 2.569735 -0.980273 0.846438 -1.240396 -1.193545 0.663950 0.320541 2.359285 -1.622576
wb_dma_wb_mast/input_mast_go -1.646741 -1.142868 -1.016397 0.154891 0.982089 -1.196962 -0.780736 0.124165 0.794168 0.115403 0.646616 1.208157 -0.983248 -1.607596 0.974916 -2.158809 -2.189464 0.782155 -0.696473 0.079697
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.280685 -0.621906 0.947448 1.469097 1.770118 -0.395107 -1.613679 2.503021 -0.521847 0.662920 -1.084469 -1.840414 -0.460754 1.140025 0.856378 0.226145 -2.780736 -2.558060 -0.750037 1.208967
wb_dma_ch_sel/assign_125_de_start/expr_1 0.551855 0.935460 -2.200658 -0.607959 0.670073 -4.911428 -4.190860 -0.668858 1.531461 1.100075 -0.244374 -1.567245 3.430206 -2.269930 1.372698 1.435405 -2.055949 -2.087912 0.981296 1.796123
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -3.756527 2.993733 -0.957552 -0.914649 1.139454 -3.882886 0.115695 -0.162330 0.973130 2.434862 -2.174031 -0.969717 -1.077707 -1.008137 -1.633260 -1.936510 -2.596405 -1.862406 -2.077294 0.197622
wb_dma_ch_sel/assign_151_req_p0 3.555017 1.683528 -0.071784 -0.726473 -0.737203 -1.258145 -2.099305 1.889836 -0.709721 -0.882868 -0.342368 -1.124661 0.422170 2.613235 -1.069384 0.597381 1.265104 -3.041442 0.398231 -0.066258
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 3.703107 1.760517 -2.101669 -2.298450 0.096496 0.886197 -0.568501 0.670187 -0.250652 -1.944983 -0.118071 1.738458 0.688944 -1.122242 -1.026715 -0.065230 0.051493 0.945357 2.593213 0.263907
wb_dma_wb_mast/reg_mast_dout -3.003569 3.539709 -0.282106 1.034546 -1.102605 -1.545800 1.049336 -1.925529 -3.202841 0.076159 -3.652385 0.906520 -0.660412 -0.851410 0.404463 -0.066415 0.461478 0.353260 -3.693859 3.706692
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -3.481387 -0.467946 0.388535 -5.110240 -4.831841 -0.465559 -0.016583 0.406337 -1.814652 0.961490 -1.813746 0.372341 -2.549544 4.467801 -0.673487 -1.100205 0.867538 0.156390 -2.156547 0.764623
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.604864 -1.109669 -1.034804 0.151722 0.879887 -1.197520 -0.725689 0.123935 0.646587 0.146385 0.549724 1.130112 -0.907712 -1.509559 0.920806 -2.088138 -2.111063 0.701797 -0.709433 0.145775
wb_dma_ch_sel/assign_100_valid -0.967209 -1.181223 -1.724250 -3.125412 -4.361807 -1.076592 -1.881279 -0.106708 -3.474166 2.268072 -0.674483 -2.896180 3.829558 3.038042 -0.885465 -0.085712 4.502524 -2.288223 -1.144450 -0.947706
wb_dma_ch_sel/assign_131_req_p0 0.170196 0.747424 0.298908 -0.205358 -1.482984 -0.190102 1.213353 2.387368 -0.833718 -1.589868 0.992591 -2.766488 1.409054 0.524046 -1.446125 -2.245712 3.685269 -1.996631 -1.365668 -1.355331
wb_dma_ch_sel/assign_135_req_p0/expr_1 3.629066 1.765966 -0.027586 -0.879315 -0.779879 -1.099856 -2.138587 1.704556 -0.571058 -0.779436 -0.437346 -0.966103 0.233074 2.385201 -1.117693 0.723668 1.353404 -3.001727 0.363628 -0.239392
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.715298 0.635013 -1.160297 -2.168882 -1.159477 -0.576204 -0.678266 3.657355 -1.153139 -0.925930 -0.539742 -0.138476 0.609958 3.281989 -1.437260 -0.043877 1.089092 -0.450583 1.309013 -0.919823
wb_dma_ch_rf/input_dma_done_all 3.631684 1.573895 -0.621416 0.039445 1.836009 2.511284 -0.974791 1.496456 -2.326500 0.442949 -3.043652 -0.795666 1.550285 -2.562606 -0.080864 1.355807 0.058131 -1.986042 0.456914 0.640532
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 5.354084 2.849079 -0.249027 0.331756 1.597454 3.648293 2.485271 0.282928 -2.928591 -0.537585 -3.765462 4.626658 1.346469 -2.179867 -1.134824 -0.397914 1.741809 1.886034 2.269888 2.589144
wb_dma_pri_enc_sub/wire_pri_out 1.604754 0.100177 -0.475912 -1.378252 0.736493 0.318036 -0.808815 -1.337258 2.163313 -0.215264 0.619962 2.809845 -1.511801 -2.500195 0.228008 -1.273280 -0.306139 0.752788 1.020929 -0.730636
wb_dma_ch_rf/input_wb_rf_din -1.510538 0.503491 1.465415 0.263940 -3.599192 -0.512675 -1.192388 -2.625770 -5.703711 -0.009455 0.136483 -2.385214 3.193290 3.312115 -0.060708 -3.440728 0.206912 -4.248162 1.070164 9.426620
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 2.090688 0.462078 -1.713297 0.183036 2.684972 1.371027 -1.682360 1.664121 -1.753962 0.513757 -2.441168 0.285696 0.787946 -3.980041 0.814132 -0.711861 -1.928752 -1.214486 -0.153279 0.747215
wb_dma_ch_sel/assign_157_req_p0/expr_1 3.575354 1.758717 -0.128574 -0.890934 -0.740046 -1.115887 -2.058315 1.734601 -0.666286 -0.740257 -0.544967 -0.946091 0.383860 2.275609 -1.090151 0.542674 1.331073 -2.956608 0.310866 -0.099395
wb_dma_ch_sel/assign_139_req_p0 3.733056 1.647988 -0.035014 -0.762872 -0.668546 -1.091516 -2.046670 1.905956 -0.535891 -0.894681 -0.295154 -1.006252 0.360891 2.478086 -1.108719 0.677274 1.333014 -2.918679 0.513942 -0.303583
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.653786 -1.119373 -0.974235 0.218762 0.953773 -1.223225 -0.725169 0.074602 0.709338 0.143575 0.569466 1.115701 -0.956025 -1.527756 0.955534 -2.108145 -2.179719 0.729116 -0.701066 0.129818
wb_dma_ch_sel/always_38/case_1 0.543412 0.939823 -2.097895 -0.576787 0.498424 -4.905622 -3.913185 -0.596012 1.614874 0.952686 -0.006881 -1.733766 3.640737 -2.010429 1.254898 1.464730 -1.757359 -1.985281 1.084218 1.678584
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -4.315253 1.649573 -3.887229 -1.724770 -2.434168 -2.072726 -0.564304 -1.111367 -2.682864 4.819496 -0.490304 0.726275 2.825088 -0.209723 -2.823449 -0.902976 0.372814 0.282622 -0.561805 -0.905730
wb_dma/constraint_wb0_cyc_o -1.594357 -1.103094 -1.028346 0.140610 0.900797 -1.177514 -0.731420 0.150972 0.681118 0.116828 0.573787 1.185824 -0.904695 -1.499197 0.959432 -2.140597 -2.082017 0.730789 -0.667438 0.129164
wb_dma/input_wb0_addr_i -5.114302 1.802220 -0.149554 -0.924931 0.294604 -4.798967 0.460714 0.090241 -1.980063 0.065511 -2.529177 -0.235594 0.757446 -0.203409 2.103327 -4.919899 -1.331744 -1.795460 -2.675110 6.155224
wb_dma_de/input_mast1_drdy -0.224726 -0.495751 -2.187908 -2.397374 -0.131158 -1.621534 -1.091876 1.052683 -0.324038 0.545953 -1.339776 2.452784 -0.493287 -2.033150 0.578498 -3.373599 -0.231382 0.579530 -0.822926 -0.139481
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.567735 -0.458401 0.817791 1.166787 0.901024 -0.299484 -1.237415 0.029035 -0.444336 1.582381 -1.470396 -1.577978 -0.953628 -0.178422 0.939491 0.833377 -2.296115 -1.893506 -2.047083 0.982217
wb_dma_wb_if/input_wb_ack_i -3.655903 5.694856 -3.512767 1.832823 0.768113 -3.155100 -0.505131 -2.676524 -5.562788 -0.970710 -2.683032 0.864714 -0.274313 -2.037840 0.214668 -0.919006 0.516277 -0.870972 -3.926602 2.165518
wb_dma_ch_sel/wire_pri_out 1.514986 0.051774 -0.569755 -1.354038 0.764353 0.287596 -0.787834 -1.269362 2.121392 -0.194471 0.599819 2.815048 -1.477359 -2.613015 0.260807 -1.369280 -0.374398 0.775638 0.976386 -0.757248
wb_dma_ch_rf/assign_3_ch_am0 0.495214 -0.383801 0.319657 0.002919 0.003125 1.522995 -0.856429 0.490223 -1.856363 1.090726 -0.456642 2.138447 -1.410512 2.549599 -0.718618 -0.441924 -1.632009 -0.016587 0.860811 0.979342
wb_dma_rf/input_ch_sel -1.321539 5.090078 0.636107 -1.906914 1.204431 -0.352334 2.390090 -3.091034 2.083105 1.331994 -4.216590 -0.486152 -3.337481 0.067177 -2.919962 1.856719 -3.038458 -0.949905 -2.472363 0.857464
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -5.017849 0.366134 -0.518384 -3.874540 -2.753627 -1.026236 -0.696735 0.375342 -1.721880 0.978877 -1.885724 -0.119692 -4.276560 2.930035 -0.314887 0.044365 -1.621515 0.187581 -2.886709 -0.961200
wb_dma_de/always_23/block_1/case_1 -2.084972 1.805645 -1.747295 0.244790 0.920149 -2.560488 0.322790 -0.842752 -1.617103 5.170496 -3.122722 1.542093 1.956446 0.880246 -2.544327 -1.235718 -1.212254 -0.521164 -0.178706 0.882809
wb_dma/wire_pause_req -2.424214 3.505368 -0.765456 -1.695422 1.122185 -3.784383 -0.366067 0.618981 1.219495 3.053199 -3.795825 1.447622 -3.996217 -0.305608 -2.093013 -1.902720 -3.624134 -1.755286 -2.523832 -0.182789
wb_dma_wb_if/input_mast_go -1.537307 -1.115927 -0.965076 0.173910 0.929552 -1.156289 -0.750552 0.138228 0.747296 0.122141 0.561854 1.103217 -0.914574 -1.471565 0.944926 -2.076464 -2.130455 0.656371 -0.672420 0.079700
wb_dma_ch_rf/input_de_csr 1.850937 3.439204 0.355319 0.067027 0.215836 2.326190 2.049859 -3.690168 -0.272317 -0.008560 -2.204066 2.761155 -0.682169 -3.083500 -0.961528 2.114702 0.860316 1.440023 0.591388 1.304039
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.697105 0.114989 -0.595967 -1.444052 0.677642 0.355900 -0.797428 -1.180116 2.074290 -0.196079 0.582383 2.799268 -1.398368 -2.482792 0.164023 -1.302607 -0.201527 0.746377 1.005933 -0.871687
wb_dma_de/input_mast0_din 3.348315 3.831175 1.271103 -0.509488 -0.541047 2.981531 2.855600 -4.627324 0.214824 -1.411965 -1.559116 4.673801 -0.862695 -0.270678 -1.561320 2.221135 0.274281 2.932420 2.724935 3.987046
wb_dma_pri_enc_sub/always_3 1.562927 0.027335 -0.525249 -1.347479 0.755116 0.317401 -0.790082 -1.222133 2.152378 -0.171178 0.599794 2.795269 -1.512775 -2.579684 0.263733 -1.328326 -0.328412 0.780768 0.983292 -0.792760
wb_dma_pri_enc_sub/always_1 1.850712 0.147580 -0.537034 -1.428242 0.739728 0.433978 -0.776604 -1.187395 2.124242 -0.238031 0.623942 2.785493 -1.421117 -2.508826 0.147411 -1.165963 -0.158179 0.728337 1.119126 -0.888807
wb_dma_ch_sel/reg_adr0 -2.635213 1.475570 0.288822 -4.987549 -5.727875 -0.969231 1.493788 -1.924305 0.418218 -1.738843 0.327996 -1.380484 -0.755018 2.572834 -1.710554 -1.051786 3.318122 0.285986 -2.024343 0.748441
wb_dma_ch_sel/reg_adr1 -1.756079 -0.203501 0.498531 2.745719 0.381027 -1.757836 0.975115 -1.070515 0.076311 0.229378 2.198022 -1.650786 2.195428 -0.654384 -0.208645 -2.138822 2.981269 -1.217610 -0.995284 -1.015292
wb_dma_ch_sel/assign_1_pri0 4.772351 0.171055 -1.274849 -0.535024 1.429989 1.991145 -0.234948 5.041509 -1.705218 -0.122924 -1.331919 0.209675 1.296075 -0.395759 -1.125088 -0.157933 2.718260 -0.718545 1.396382 -3.683852
wb_dma_ch_pri_enc/wire_pri26_out 1.633897 0.131268 -0.530546 -1.448895 0.669733 0.316918 -0.783981 -1.363349 2.086567 -0.208017 0.546270 2.813113 -1.413282 -2.524346 0.198241 -1.279694 -0.222962 0.717277 1.020244 -0.694944
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.648932 0.666937 -1.100294 -2.128512 -1.219162 -0.540336 -0.674459 3.555347 -1.094012 -0.970703 -0.486731 -0.136938 0.477702 3.360154 -1.463500 0.042162 1.088064 -0.442193 1.327053 -0.897848
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 2.469436 -0.642105 -1.131469 -0.835589 2.221188 0.174664 -2.593865 3.229996 -0.423727 1.377608 -2.193146 1.181049 -0.951788 -2.110171 0.687285 -1.839672 -1.330760 -1.866774 -0.515253 -1.109362
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 5.893501 -0.492559 2.242847 -0.455074 -1.537828 1.362296 -0.044280 2.836333 -1.995747 -2.146899 0.622430 2.835579 3.132799 7.906120 -1.531250 -3.593318 -1.406772 -0.784954 4.812476 9.291893
wb_dma/wire_ptr_set 3.295595 1.208280 0.479165 -1.501306 -0.173477 1.556191 -0.016733 -1.446286 1.427416 -0.341086 0.080972 1.677802 -0.560138 -1.020011 -0.758183 0.855464 1.861883 0.060268 1.745629 -0.899677
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.705405 0.096349 -0.481593 -1.376700 0.704860 0.393380 -0.773735 -1.258297 2.078938 -0.227349 0.603671 2.757709 -1.404634 -2.455717 0.183493 -1.261289 -0.198567 0.714059 1.022136 -0.767935
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.030310 0.456543 -1.631897 0.317717 2.764974 1.463930 -1.670716 1.603085 -1.772140 0.540434 -2.455738 0.251087 0.760398 -4.051247 0.812989 -0.610492 -1.938328 -1.226270 -0.215039 0.717535
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.721889 0.706804 -1.115885 -2.247426 -1.202204 -0.570148 -0.677890 3.542137 -1.053740 -0.968219 -0.493281 -0.087361 0.473306 3.324565 -1.478342 0.097082 1.087446 -0.409370 1.367297 -0.974177
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.637830 -0.237406 -1.483815 -0.756200 0.550924 0.163143 -0.617739 4.616203 -2.292587 0.013236 -1.487274 -0.083133 1.579331 0.712533 -0.574134 -1.379467 1.397397 -0.806594 0.556300 -1.296971
wb_dma_de/reg_ptr_set 2.968233 1.080737 -0.111123 -3.251583 -0.245147 -0.521074 -2.104105 -3.740471 3.679365 0.303723 -1.534794 -2.429648 2.260625 -0.765191 0.779091 5.749122 -0.625859 -0.993467 1.222666 1.254208
wb_dma/wire_dma_nd 4.838567 0.183914 -1.289492 -0.581488 1.416212 2.065139 -0.240611 5.035767 -1.651832 -0.147302 -1.317003 0.287154 1.248835 -0.462621 -1.105826 -0.130936 2.761081 -0.637284 1.400177 -3.781157
wb_dma_rf/assign_3_csr -1.832622 0.983568 0.139630 1.198321 -0.041462 -2.064821 -1.469882 -0.783991 -0.033875 1.790510 0.285231 0.592935 -0.241226 -1.216855 0.352451 0.385151 -1.685046 -0.832343 0.802369 1.342739
wb_dma_rf/assign_4_dma_abort 4.300976 0.737574 -1.583180 -3.446731 -0.424455 -0.207954 -1.424622 2.444966 1.060017 -1.180056 0.222147 2.556296 -0.986613 0.908644 -1.261481 -1.163307 0.829653 0.313672 2.390886 -1.860874
wb_dma_ch_sel/assign_123_valid 4.142398 1.348899 0.238005 -2.480758 -0.542261 0.630557 -1.878304 2.135157 -0.063604 0.252580 -1.800933 -0.089557 -1.045319 2.213810 -1.184486 1.683819 0.524596 -2.231772 0.984691 -0.803368
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.170392 -1.245925 -2.040073 -0.656700 0.415523 0.994879 1.425637 6.628255 -2.704803 -0.497150 -1.398234 -0.219247 3.513117 0.798146 -0.894221 -2.387968 0.909524 1.021932 1.113873 -0.329261
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.755888 -0.470326 0.832949 1.253850 0.934692 -0.341024 -1.278917 -0.013706 -0.452270 1.671107 -1.506066 -1.650931 -1.005356 -0.211884 1.046382 0.794034 -2.407340 -1.940676 -2.137865 1.008344
wb_dma_rf/wire_ch4_csr -2.595155 0.343798 -1.603399 -0.342234 -3.038655 -0.328877 -0.361078 -1.046621 -4.223298 1.143433 -2.492572 -0.198036 1.213032 -0.999091 0.522713 -0.012451 1.109225 -0.270989 -3.847310 2.171038
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.423434 0.356732 1.147405 -0.186213 -0.811806 -0.987174 -1.361949 -0.813005 0.727730 0.604966 -0.396409 -1.629025 -1.976019 2.542183 0.098036 2.178673 -2.655274 -1.546399 -1.136994 1.283744
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -3.460123 -0.368277 0.386182 -4.935818 -4.578331 -0.453484 -0.012071 0.258576 -1.711671 0.938657 -1.850747 0.399370 -2.555343 4.084698 -0.560299 -1.057303 0.788763 0.160637 -2.201080 0.743647
wb_dma_ch_pri_enc/wire_pri0_out 1.652586 0.082544 -0.541213 -1.353429 0.742719 0.385981 -0.751293 -1.229806 2.075617 -0.197578 0.574552 2.741578 -1.431055 -2.536030 0.166170 -1.212713 -0.196280 0.727546 0.992173 -0.868630
wb_dma_ch_rf/assign_10_ch_enable -4.364277 1.663182 -3.800044 -1.407930 -2.322981 -1.924169 -0.603919 -1.116276 -2.779548 4.720769 -0.232555 0.822013 2.804166 -0.322978 -2.750502 -0.812694 0.145726 0.360239 -0.279041 -0.694154
wb_dma_wb_slv/reg_slv_we -2.034919 -0.745787 -1.655930 -2.722379 -0.479673 -2.312675 2.300885 -2.943007 -2.206607 -2.675557 -3.529816 -1.884952 1.155532 0.687713 0.906417 -4.230924 2.115613 0.743839 -4.342198 1.573806
wb_dma_de/input_txsz 1.122715 0.092101 -1.082974 0.183055 3.677744 -0.024813 -1.438481 0.327033 0.170507 1.904585 -1.909779 -1.720871 2.493312 -5.336608 1.039745 -1.963129 0.192689 -2.787426 -0.449217 -0.317268
wb_dma_wb_if/wire_mast_dout -3.223700 3.246966 -0.388760 1.127392 -1.083396 -1.838119 0.888564 -1.535149 -3.145683 0.043312 -3.402887 0.720703 -0.621556 -0.723555 0.498347 -0.359480 0.549018 0.299100 -3.814931 3.385930
wb_dma_ch_rf/wire_ch_enable -3.902340 1.704381 -3.603650 -1.365393 -2.226714 -1.815384 -0.767857 -1.118955 -2.466879 4.704063 -0.189617 0.778286 2.694470 -0.059393 -2.731477 -0.390905 0.147985 0.254270 -0.147227 -0.879823
wb_dma_rf/wire_csr_we 1.542265 1.762841 0.707577 -2.464729 0.431074 -3.096195 -1.054802 1.049575 1.612581 -0.318008 -3.851306 1.799810 -5.410625 1.596439 -0.179616 -1.462954 -1.884903 -1.800326 -2.091072 0.270460
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.505853 -1.114563 -1.012139 0.106394 0.924940 -1.155793 -0.771821 0.147026 0.746323 0.114242 0.594237 1.183332 -0.918030 -1.483346 0.942645 -2.114036 -2.085989 0.727349 -0.668828 0.077352
wb_dma_ch_sel_checker/input_dma_busy 1.142995 0.789158 0.307224 -1.761652 -1.063632 -0.301369 -0.354503 -1.932811 0.898793 -0.229475 -0.088800 1.383400 -0.310349 0.079519 -0.189521 -0.380864 0.498636 -0.043385 0.891740 1.514284
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.705067 -1.109411 -1.014382 0.192370 0.924555 -1.222908 -0.763342 0.171736 0.636539 0.153838 0.524300 1.088469 -0.902831 -1.504884 0.973657 -2.111396 -2.142214 0.675756 -0.754152 0.138849
wb_dma_ch_rf/assign_9_ch_txsz 0.673836 0.254553 -0.413102 1.062098 4.114858 -0.791327 -2.268289 -1.968595 0.918186 0.402763 -1.293932 -3.583508 2.568214 -5.943060 2.258258 -2.675586 0.723188 -3.690551 -1.856853 0.432221
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.230811 1.733699 0.389665 -2.304291 -1.567943 1.401195 0.302072 -1.624476 0.629046 -1.764426 0.353020 0.461796 -1.759336 -1.879679 -0.583826 -0.228974 2.839962 -0.359458 -0.397209 -1.512523
wb_dma_de/assign_65_done 1.829571 0.463994 -1.634759 0.235690 2.655267 1.301248 -1.603635 1.529337 -1.838044 0.583965 -2.553429 0.253018 0.728698 -4.040025 0.845457 -0.730314 -1.953750 -1.217180 -0.381424 0.931293
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.482637 1.586926 -2.833178 -2.541332 -0.195724 -3.466587 -1.041763 -0.500195 1.686737 -1.015860 -1.286037 1.195382 2.997632 -0.820658 -0.040272 0.638348 1.211855 0.918627 0.955641 0.294901
wb_dma_de/always_2/if_1/if_1 -2.925110 -2.505368 -0.525200 -5.036849 -3.736060 -0.765327 -0.735020 1.048140 -1.318556 2.323537 -3.002995 0.104556 -0.518374 2.380020 0.868570 -0.519250 1.563267 0.612610 -2.989617 -0.811307
wb_dma_ch_sel/assign_154_req_p0/expr_1 3.559214 1.797099 -0.062026 -0.860830 -0.751775 -1.252112 -2.089925 1.584857 -0.624108 -0.804563 -0.418516 -0.931180 0.394707 2.366276 -1.088504 0.541262 1.326676 -2.981955 0.369127 0.064499
wb_dma_ch_sel/assign_156_req_p0/expr_1 3.819466 1.730961 -0.067099 -0.841278 -0.691537 -1.165376 -2.121693 1.879913 -0.565540 -0.914189 -0.370611 -0.919186 0.457239 2.483574 -1.142026 0.547600 1.289258 -2.989928 0.511874 -0.053902
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.628242 0.163495 -0.589598 -1.430629 0.658343 0.333078 -0.766625 -1.309668 2.044320 -0.181433 0.544823 2.797869 -1.431637 -2.539290 0.198904 -1.291421 -0.219744 0.737155 0.942354 -0.756432
wb_dma_ch_rf/always_9/stmt_1/expr_1 4.173598 0.653765 -1.603019 -3.409452 -0.402044 -0.235635 -1.441131 2.331414 1.091971 -1.133351 0.222786 2.642840 -1.006458 0.764988 -1.194863 -1.237541 0.753908 0.355086 2.300550 -1.838452
wb_dma_ch_sel/assign_112_valid 4.210658 1.353644 0.248997 -2.434047 -0.486671 0.657309 -1.968862 2.193196 -0.008366 0.279665 -1.849738 -0.029484 -1.099983 2.171579 -1.173456 1.750646 0.459786 -2.239419 0.987173 -0.889914
wb_dma_de/always_23/block_1/case_1/block_8 3.352814 3.334168 -0.182554 -2.919878 -0.729083 0.425345 -0.254353 -3.979907 2.118634 -2.028064 0.234749 -0.744862 1.619477 -0.881997 -0.921161 2.786972 0.843517 -0.349637 2.951260 2.129622
wb_dma_de/always_23/block_1/case_1/block_9 3.371671 3.430347 -0.133417 -3.060990 -0.845991 0.451611 -0.275891 -4.139257 2.197940 -2.055657 0.204600 -0.565161 1.499665 -0.833947 -0.975730 2.769089 0.856389 -0.300989 2.978756 2.219890
wb_dma_ch_rf/assign_28_this_ptr_set 2.342122 2.421889 0.940058 -1.162966 -0.460806 1.126258 1.190562 -2.195362 1.013175 0.830083 -1.994723 3.772280 -2.498172 -0.985306 -1.210359 0.960243 1.605402 0.864085 0.305693 -0.484243
wb_dma_ch_rf/always_22 0.435815 -0.406385 0.283858 -0.000878 0.035343 1.545060 -0.912653 0.500860 -1.891377 1.125368 -0.450235 2.178218 -1.419191 2.555131 -0.676148 -0.470301 -1.724110 -0.060184 0.864658 1.066324
wb_dma_de/always_23/block_1/case_1/block_1 -1.200120 0.592595 -1.790673 0.869515 -0.525472 -1.885048 -0.740950 -0.810444 -3.171876 4.882542 -1.949980 2.658790 3.618983 0.036330 -1.124045 -0.180057 0.106216 0.385145 1.785584 1.989020
wb_dma_de/always_23/block_1/case_1/block_2 -3.585063 2.833267 -0.972944 -0.990745 1.170092 -3.800728 0.199358 0.015757 1.024136 2.375576 -2.109131 -1.008387 -0.904306 -0.915190 -1.617395 -1.971400 -2.514130 -1.779288 -1.870822 0.086602
wb_dma_de/always_23/block_1/case_1/block_3 0.573767 -3.123658 -1.045514 -0.123603 1.822103 0.899729 1.295753 3.572659 -1.935808 2.892911 -2.824331 2.236167 4.476856 -0.745533 0.576958 -3.400493 0.595408 1.735563 0.497790 1.244957
wb_dma_de/always_23/block_1/case_1/block_4 0.684054 -3.572800 -0.958046 -1.451966 2.118280 2.433153 1.532143 4.042229 -1.353971 3.944986 -4.038358 2.799572 3.333113 -1.310262 0.512984 -2.534079 -0.325732 2.447219 0.869070 0.542334
wb_dma_ch_rf/always_27 2.550507 1.347466 -1.932559 -1.591190 0.488128 -3.267111 -2.051924 -0.682150 1.451110 0.287913 -2.480096 -0.089068 2.001373 -0.983030 0.636930 1.685362 -0.534867 -0.761374 -0.596104 0.954422
wb_dma_de/always_23/block_1/case_1/block_7 1.951827 5.815610 -1.606578 -0.996177 -2.536774 0.251674 -0.644719 -6.877980 -2.077266 -0.654051 -0.547481 0.395011 0.706992 -0.752223 -2.497509 4.095421 1.797694 -0.794284 1.603002 1.851360
wb_dma/assign_4_dma_rest -0.681446 1.321649 0.532829 0.289337 -0.285238 -0.227026 1.265527 -1.136682 -0.222301 1.140909 -1.949395 2.293597 -2.031001 -0.122663 -0.514854 0.334714 -0.095895 0.900050 -1.225963 0.287565
wb_dma_ch_rf/always_23/if_1 -1.814847 -0.126423 0.494990 2.695197 0.394578 -1.764928 0.967107 -1.206290 0.216508 0.236514 2.207626 -1.683494 2.137464 -0.849682 -0.176466 -2.094452 3.036245 -1.180147 -1.043739 -1.119942
wb_dma_ch_sel/reg_ndr_r 4.810660 0.155407 -1.242573 -0.473325 1.504620 2.013546 -0.274043 5.067624 -1.622180 -0.164947 -1.308229 0.207715 1.268352 -0.416534 -1.094369 -0.111026 2.716031 -0.727142 1.433540 -3.725068
wb_dma_de/assign_66_dma_done/expr_1 2.467976 0.930879 -1.760596 -3.180028 0.626345 -1.938223 -1.931373 -0.360154 1.787311 1.549023 -4.069592 0.653498 0.659789 -1.232636 0.692290 2.513382 -1.616395 -0.153102 -0.369764 0.658172
wb_dma_ch_sel/reg_req_r 2.584302 4.488777 0.391382 -2.506618 -0.978432 0.217185 1.018694 -4.739331 1.836136 -0.781976 -1.719838 1.628707 -0.460271 -0.818212 -1.418304 2.953954 0.646417 0.596383 1.673773 2.381565
wb_dma_ch_rf/reg_pointer_r -4.763069 1.650869 0.462498 0.337431 -2.461754 0.009842 0.255083 -3.495345 -3.231671 1.609946 -2.459432 -0.581041 -1.625256 -3.478921 0.875203 -0.015569 1.495331 -1.467162 -4.126508 1.666876
wb_dma_ch_sel/assign_105_valid 4.333160 1.402889 0.237505 -2.484455 -0.494777 0.723062 -1.886651 2.030271 0.087504 0.237201 -1.740856 0.027899 -1.055912 2.051891 -1.225921 1.755762 0.651765 -2.165910 1.088295 -0.895109
wb_dma_ch_pri_enc/wire_pri5_out 1.651682 0.105746 -0.531427 -1.429285 0.713059 0.317559 -0.822936 -1.324418 2.153430 -0.177754 0.566659 2.854252 -1.440202 -2.558504 0.197353 -1.302985 -0.300572 0.730821 1.062509 -0.709487
wb_dma_ch_sel/always_39/case_1 4.802308 0.177241 -1.269795 -0.615288 1.399154 1.940402 -0.260410 4.986284 -1.595045 -0.138485 -1.318693 0.279526 1.238001 -0.399373 -1.132980 -0.105168 2.677758 -0.651170 1.428634 -3.683728
wb_dma_ch_sel/always_6 3.416049 3.245978 -0.164572 -3.048359 -0.744905 0.450339 -0.268378 -3.784609 2.258753 -1.988491 0.257823 -0.635836 1.446873 -0.763119 -0.965037 2.722954 0.887542 -0.307303 2.968848 1.922380
wb_dma_ch_sel/always_7 2.917583 2.382952 -0.116061 -0.407747 0.469328 2.853924 0.877871 -3.029802 0.069166 -1.182804 -0.310485 0.852885 1.288874 -3.275574 -0.525574 1.989056 1.217001 0.686257 2.036812 1.031075
wb_dma_ch_sel/always_4 2.975782 0.230393 -2.456101 -1.817071 0.867976 -2.994244 -3.224079 0.260683 1.478698 -0.710800 -0.797011 -2.357615 3.875378 -1.095215 1.192678 1.494006 -0.616072 -1.663159 0.417050 0.699450
wb_dma_ch_sel/always_5 0.715750 0.543253 -1.919857 -2.109659 0.766641 -3.239387 -3.833225 -0.441935 1.954618 2.097115 -1.556716 -0.900173 2.245693 -2.702870 1.362576 2.405592 -2.674021 -1.297721 1.381959 1.227465
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -2.909450 0.116429 -0.857318 -3.852071 -0.294270 -2.302018 1.401283 1.315803 1.011778 2.604112 -4.023458 -1.224058 0.287832 1.220671 -1.145005 -2.650903 -0.601206 -0.666823 -3.799086 0.064671
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.810654 0.081125 -1.894819 -0.489861 -1.487980 -1.500424 1.021819 5.115573 -2.013279 -2.599136 0.986466 -1.124371 3.749274 3.557727 -1.637391 -1.998118 1.320734 0.504266 1.296675 0.804373
wb_dma_ch_sel/always_1 2.466521 4.364505 0.231425 -2.453616 -0.891672 0.236320 1.036374 -4.478776 1.675689 -0.780614 -1.754785 1.441344 -0.313836 -0.850160 -1.427733 2.911676 0.641702 0.578244 1.609726 2.235739
wb_dma_ch_arb/always_2/block_1/case_1/cond 3.278009 1.191917 0.497380 -1.481072 -0.129129 1.579541 -0.057438 -1.358135 1.416580 -0.350939 0.083753 1.624865 -0.536626 -1.052721 -0.762859 0.881973 1.846534 0.065049 1.749668 -0.950216
wb_dma_ch_sel/always_8 2.367038 2.461858 0.970719 -1.149702 -0.452333 1.202681 1.274904 -2.420892 1.147847 0.818583 -1.919181 3.845154 -2.582367 -1.101736 -1.223869 1.074929 1.712891 0.941710 0.381754 -0.605295
wb_dma_ch_sel/always_9 3.283067 1.241418 0.494574 -1.529694 -0.142876 1.598525 -0.033965 -1.404107 1.406047 -0.370898 0.058393 1.648272 -0.557083 -1.004936 -0.748536 0.894979 1.862489 0.040701 1.729954 -0.967247
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.602475 -0.010293 -0.563327 -1.359114 0.806863 0.287656 -0.822421 -1.158085 2.148059 -0.213915 0.682440 2.877637 -1.537454 -2.584411 0.233718 -1.424733 -0.395698 0.813720 1.051565 -0.812797
wb_dma_de/assign_67_dma_done_all 3.500122 1.531018 -0.591267 0.166996 1.900231 2.475283 -0.953720 1.435024 -2.440924 0.471125 -3.056993 -0.803514 1.562040 -2.578888 -0.055161 1.331824 0.018220 -1.965786 0.410473 0.734547
wb_dma_ch_rf/wire_ch_txsz 0.428967 0.435828 -0.528013 0.881248 3.875021 -0.849235 -2.190257 -2.123280 0.853168 0.522087 -1.442127 -3.477139 2.487400 -5.962188 2.170317 -2.568201 0.795464 -3.624624 -1.984733 0.388557
wb_dma_ch_sel/assign_99_valid -0.873371 -0.947275 -1.805921 -3.215172 -4.153988 -1.123232 -1.961357 0.056433 -3.470345 2.331002 -0.817456 -2.837505 3.656051 2.892118 -1.016726 -0.178430 4.579786 -2.476197 -1.184049 -1.261766
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.803959 -0.172818 0.502188 2.676520 0.317551 -1.802951 0.960725 -1.115939 0.177333 0.188764 2.269189 -1.688348 2.110281 -0.622236 -0.198366 -2.090322 2.978257 -1.173880 -1.035269 -1.048282
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -2.361092 -0.640924 -2.735409 -3.145993 -1.395082 -0.007252 2.434143 -0.545997 -3.699165 2.154015 -2.976172 -0.878545 3.811051 1.877032 -2.132712 -2.459899 0.993846 0.693713 -1.428387 1.320231
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 1.639587 0.124367 0.316342 0.258674 0.162571 -4.054394 -3.507479 1.419880 1.293366 -2.173823 2.273425 -0.317283 -0.369605 4.036211 0.378218 -2.456893 -3.824837 -2.931789 1.241357 4.222226
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -0.064905 1.117043 1.061407 -1.044126 -0.912254 1.325821 1.309321 -2.288936 1.186228 -0.396696 1.048778 -0.344721 -0.970542 -2.846716 -0.803947 -1.161941 4.632024 -0.826186 -0.869948 -3.002876
wb_dma/wire_ch2_txsz 2.814852 2.272768 -0.115875 -0.370281 0.457924 2.804086 0.875871 -2.868415 -0.006016 -1.125441 -0.300622 0.752164 1.256449 -3.154279 -0.535116 1.895334 1.242834 0.633211 1.943782 0.936999
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 0.779428 -3.570052 -0.879154 -1.448776 2.126742 2.380138 1.405894 3.808766 -1.254661 3.963445 -3.963892 2.907127 3.345861 -1.291452 0.616922 -2.436763 -0.404010 2.440800 0.995805 0.749337
wb_dma_de/always_23/block_1 -2.304312 1.873589 -1.871970 0.328715 0.903287 -2.538784 0.451559 -0.695967 -1.819794 5.128234 -3.125757 1.546867 1.914903 0.851948 -2.565600 -1.209234 -1.167887 -0.344613 -0.287280 0.652317
wb_dma_ch_rf/always_22/if_1 0.451045 -0.358101 0.256040 0.009666 0.021184 1.479166 -0.864209 0.465288 -1.862080 1.069105 -0.483226 2.093148 -1.346274 2.506160 -0.688232 -0.479071 -1.606727 -0.035708 0.816217 1.028033
wb_dma_de/wire_mast1_dout 1.280668 0.769266 0.035784 2.029396 1.650153 2.809217 1.854700 -1.784517 -1.975000 -1.321343 -0.647472 1.230594 2.626123 -2.180585 0.469828 0.005557 -0.857874 1.848152 1.716076 4.173728
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -2.281686 0.546978 -0.369471 0.270882 -0.888453 -0.105524 0.445639 -2.063084 -1.614227 -0.606538 -0.781756 -1.015242 -0.391666 -1.023407 0.380064 -0.224379 0.682870 -0.268568 -2.496775 0.560389
wb_dma_de/always_8/stmt_1 2.257255 -0.527335 -1.047821 -0.863884 2.045996 0.137304 -2.502729 2.924765 -0.503561 1.444881 -2.260052 1.171490 -1.016038 -2.085922 0.669937 -1.773145 -1.296546 -1.851475 -0.586279 -0.955026
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -2.235421 0.495260 -0.262739 0.232816 -1.021015 -0.074767 0.524079 -2.214272 -1.479405 -0.749309 -0.610885 -1.033527 -0.383253 -0.988214 0.406282 -0.151072 0.887224 -0.148400 -2.538888 0.427090
wb_dma_ch_rf/wire_ch_done_we 2.393955 1.269337 -1.353369 -1.221017 0.987381 0.771620 -1.698071 0.853428 -0.628741 -0.518241 -1.398977 0.302390 -0.107405 -1.325187 -0.151393 0.594368 -2.089201 -0.822233 0.832026 1.154153
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.830311 0.646329 -1.025588 -2.143277 -1.150101 -0.537591 -0.703395 3.659061 -0.996451 -0.994008 -0.388100 -0.160437 0.527495 3.438704 -1.476698 0.101127 0.979443 -0.492464 1.514045 -0.880534
wb_dma_wb_slv/wire_wb_ack_o -2.593401 3.440823 -1.761065 0.846588 1.331729 -1.896652 0.300036 -0.789462 -1.817555 -1.300706 -0.874796 -0.334809 -0.380460 -1.705137 0.225779 -0.289369 -0.459050 -0.745211 -2.437248 0.476327
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -0.227486 1.127493 1.003368 -1.046803 -0.882453 1.238647 1.318243 -2.283036 1.196770 -0.321376 1.040737 -0.377106 -0.892400 -2.869197 -0.787230 -1.278092 4.640080 -0.820552 -0.905922 -2.970886
wb_dma_de/reg_ld_desc_sel -1.266232 -0.483165 0.250767 -0.511944 2.421653 0.567626 -1.002108 5.168135 -1.757680 4.995810 -3.679447 -0.282297 -2.898324 2.066622 -1.229815 0.482196 -0.883940 -2.220293 -1.288233 -5.104793
wb_dma_wb_mast/assign_2_mast_pt_out -2.511986 3.113020 -1.659040 0.828676 1.360040 -1.619056 0.289390 -0.717389 -1.680932 -1.124051 -0.896141 -0.305566 -0.417829 -1.753527 0.248506 -0.144554 -0.400978 -0.623661 -2.383431 0.189289
wb_dma_de/assign_83_wr_ack 2.153941 0.506280 -1.570849 0.261817 2.815613 1.446264 -1.634630 1.577526 -1.641872 0.504872 -2.441669 0.364082 0.704057 -4.115668 0.829284 -0.659276 -1.995018 -1.219446 -0.131404 0.811728
wb_dma/wire_dma_done_all 3.509018 1.619335 -0.732260 0.005115 1.754384 2.493778 -0.878014 1.337333 -2.525886 0.454405 -3.145460 -0.812737 1.728125 -2.690251 -0.113371 1.313766 0.161031 -1.923260 0.375742 0.769640
assert_wb_dma_rf/input_ch0_am1 -1.253920 0.321737 -0.654068 -0.349544 -0.272960 -1.864928 0.133664 -0.415316 0.251547 -1.365508 -1.264777 -0.403793 -0.546848 -1.502518 1.575240 0.066399 0.207214 0.697093 -2.637187 -0.049828
wb_dma_ch_arb/reg_state 0.003204 1.113642 -2.311676 -3.241630 -2.721825 -1.498716 3.802021 1.027918 0.832360 -1.226050 -0.586687 1.162698 3.546378 -1.510084 -2.249107 -2.908608 5.021585 3.056521 -0.769209 -1.382709
wb_dma_ch_sel/input_ch0_csr -0.888831 -0.171149 0.061782 -0.023902 -1.607659 -2.324744 -0.846543 1.462103 -1.181649 1.884088 -3.430690 2.048656 0.905142 -0.752746 2.149989 0.874183 -2.175798 0.483181 -1.600450 5.020251
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 3.214980 3.337055 -0.199724 -3.004554 -0.744267 0.304307 -0.278492 -3.981927 2.089919 -1.996489 0.166200 -0.858737 1.741815 -0.862341 -0.858234 2.697968 0.833785 -0.418506 2.895615 2.243194
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.647813 -3.063786 -1.159609 0.113182 1.963606 0.902774 1.260780 3.856485 -2.106676 2.796924 -2.846521 2.003816 4.700481 -0.786061 0.565168 -3.366847 0.432492 1.635217 0.444038 1.333376
wb_dma_ch_sel/assign_153_req_p0/expr_1 3.547700 1.767695 -0.060289 -0.826148 -0.757103 -1.120225 -2.058761 1.648785 -0.572575 -0.786207 -0.469383 -0.979884 0.291244 2.287460 -1.099670 0.680453 1.315239 -2.974841 0.302535 -0.209438
wb_dma_wb_mast -3.256401 5.419150 -3.827950 2.724682 0.311109 -3.495664 -0.022525 -1.608750 -5.716596 -1.351696 -2.085355 0.477750 1.189732 -1.526740 -0.156537 -1.292179 0.911919 -0.634838 -4.044760 2.447403
wb_dma_ch_sel/assign_124_valid 4.306009 1.332175 0.286087 -2.324456 -0.385317 0.796591 -1.958738 2.131817 -0.028158 0.262753 -1.821614 -0.035539 -1.046964 1.994675 -1.172702 1.737956 0.498794 -2.263432 1.038840 -0.894581
wb_dma_de/always_18/stmt_1 -0.285496 2.198296 -2.241609 2.983819 -1.805475 -1.365931 -1.850684 -2.705376 -4.388064 -1.195416 2.587595 -1.663219 2.441992 0.330500 -1.213123 0.398153 2.141472 -2.032533 -0.177743 0.214437
wb_dma_ch_rf/wire_ch_csr_dewe 5.431995 2.856323 -0.280382 0.303520 1.668278 3.698623 2.457109 0.233951 -2.765731 -0.533607 -3.746417 4.654062 1.271722 -2.387460 -1.170477 -0.341617 1.896107 1.859523 2.272114 2.341665
wb_dma_ch_pri_enc/input_pri2 3.359080 1.282747 0.497013 -1.575598 -0.213593 1.558605 -0.037328 -1.501587 1.490455 -0.363204 0.031726 1.715897 -0.576705 -1.049834 -0.768569 0.898535 1.874952 0.056938 1.812013 -0.908622
wb_dma_ch_pri_enc/input_pri3 3.339166 1.246573 0.501853 -1.526644 -0.166896 1.586522 -0.053081 -1.478367 1.426577 -0.350699 0.057356 1.707982 -0.549405 -1.054920 -0.780793 0.878730 1.909690 0.041372 1.774142 -0.931058
wb_dma_ch_pri_enc/input_pri0 2.366776 0.427512 0.218807 0.195440 0.988989 1.925283 0.281601 0.526280 0.656196 -0.148261 0.190625 0.314478 -0.292270 -1.117558 -0.578563 1.290189 1.396559 0.128250 0.972961 -2.521184
wb_dma_ch_pri_enc/input_pri1 1.811840 0.088245 -0.517661 -1.356191 0.763631 0.436402 -0.827793 -1.245777 2.188632 -0.234791 0.656923 2.793624 -1.469223 -2.529277 0.180150 -1.197849 -0.196675 0.747748 1.138781 -0.890975
wb_dma_wb_if/input_slv_pt_in -2.514116 3.328300 -1.767257 0.947231 1.395373 -1.715180 0.331133 -0.804977 -1.737051 -1.273572 -0.784899 -0.281234 -0.404475 -1.814129 0.207285 -0.161522 -0.370371 -0.633938 -2.416738 0.212381
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.150280 0.864380 0.300786 -1.405866 -1.700413 -0.752441 -0.141845 -0.823688 1.110805 -0.967553 0.964595 -0.095731 -0.937759 2.742895 -0.883990 1.325378 -0.327411 0.280564 0.838753 0.413043
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 4.274709 0.772971 -1.630612 -3.481013 -0.432102 -0.223426 -1.488624 2.276374 1.056970 -1.155722 0.154118 2.599773 -0.968201 0.819774 -1.244219 -1.142819 0.775917 0.331836 2.357883 -1.727580
wb_dma/wire_de_adr1_we -0.319085 0.346354 -0.238998 1.625918 -0.192234 -1.790283 -0.248619 -0.137429 -0.512931 -1.263340 1.523470 -0.978856 1.426384 0.535078 0.066384 -1.075071 0.745561 -0.762143 -0.423658 0.671191
wb_dma_ch_sel/assign_6_pri1 1.494323 0.086777 -0.530470 -1.298892 0.715687 0.309727 -0.768504 -1.265844 2.034781 -0.192661 0.566461 2.690415 -1.438966 -2.485631 0.221929 -1.275060 -0.331502 0.737491 0.936792 -0.710847
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.155275 0.414408 0.202327 0.212082 0.900540 1.865216 0.306277 0.467281 0.594327 -0.118558 0.146609 0.259829 -0.257906 -1.104904 -0.544753 1.248102 1.336788 0.082211 0.874294 -2.397871
wb_dma_ch_sel/assign_129_req_p0/expr_1 2.188551 -0.862753 -1.183872 2.332480 1.906558 0.749945 0.357348 6.558679 -2.911089 -0.338701 -1.036126 -2.306373 3.495115 -0.078155 -0.406321 -1.382287 0.536505 -1.389851 -0.538297 -0.914895
wb_dma_rf/wire_csr -1.867054 0.940637 0.116265 1.143034 -0.027813 -1.973146 -1.374113 -0.791480 -0.065720 1.774986 0.276924 0.627700 -0.221539 -1.281898 0.338898 0.337571 -1.648508 -0.776870 0.796144 1.302133
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.381869 0.852563 0.340919 -1.429587 -1.641365 -0.647609 -0.175193 -0.774896 1.187925 -0.985001 1.031975 -0.027400 -0.962221 2.718798 -0.921407 1.367214 -0.274889 0.323216 0.992421 0.314167
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.809141 2.258332 -1.202796 -3.032845 0.022658 -0.826879 -1.055394 -3.762033 2.885381 -1.901710 0.780956 0.441983 0.644993 -2.155419 -0.080537 0.639352 -1.215072 0.346138 2.320197 2.194228
wb_dma_ch_sel/always_37/if_1 -3.144296 -0.186357 -0.649890 -5.023969 -0.308404 -1.094664 1.867505 1.292043 1.393718 2.998946 -4.789658 -0.947285 -0.740027 0.790686 -1.038388 -2.209928 -1.153555 -0.015710 -3.482495 -0.157724
wb_dma_de/always_6/if_1/cond 5.310555 1.874476 0.471208 -0.147873 3.057696 0.870022 -2.298636 0.698924 0.315028 -0.939592 -1.520221 -2.350231 2.686917 -1.290411 0.484514 1.159109 -1.697902 -3.742057 2.634661 3.461378
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.680433 -3.211408 -1.022846 -0.102643 1.800438 0.911275 1.232463 3.771023 -1.810541 2.839261 -2.643090 2.192104 4.381753 -0.640279 0.508156 -3.398732 0.680498 1.701333 0.489535 1.001982
wb_dma_ch_rf/always_8/stmt_1 -3.129983 1.874138 -0.434364 -1.439661 2.038516 -2.411160 0.279110 0.610151 0.984500 2.235495 -3.975447 -2.985044 -1.706096 0.094297 -1.292596 -1.674289 -3.193971 -3.012615 -4.542107 -0.219474
wb_dma_ch_sel/assign_108_valid 4.101570 1.317527 0.270975 -2.398047 -0.485809 0.591864 -1.956558 2.213569 -0.089301 0.354533 -1.862658 -0.143418 -1.063604 2.250398 -1.137168 1.726494 0.393812 -2.301978 0.933930 -0.754996
wb_dma_ch_pri_enc/wire_pri9_out 1.651076 0.089699 -0.511599 -1.350473 0.750348 0.355291 -0.814532 -1.208183 2.094214 -0.201600 0.631191 2.761680 -1.455296 -2.518443 0.218590 -1.256308 -0.277378 0.755624 1.002667 -0.809866
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.472918 1.684778 0.406687 -2.274150 -1.485204 1.435518 0.212025 -1.585730 0.724274 -1.705848 0.366037 0.548677 -1.747901 -1.782069 -0.619097 -0.152522 2.728284 -0.360409 -0.164365 -1.458677
wb_dma_ch_sel/wire_pri2 3.297229 1.234369 0.493435 -1.591430 -0.223981 1.518461 -0.066944 -1.506723 1.440752 -0.366292 0.048354 1.700554 -0.541114 -1.046795 -0.747915 0.864320 1.869686 0.040600 1.726292 -0.823467
wb_dma_ch_sel/wire_pri3 3.349490 1.296175 0.513476 -1.633108 -0.207359 1.559099 -0.065398 -1.524936 1.483545 -0.365323 0.046442 1.731479 -0.550683 -1.047253 -0.746093 0.885241 1.900411 0.052554 1.782533 -0.896583
wb_dma_ch_sel/wire_pri0 4.708424 0.186516 -1.265952 -0.561628 1.447248 1.975485 -0.238689 4.952544 -1.653015 -0.081938 -1.337080 0.239820 1.228927 -0.486078 -1.107114 -0.129909 2.699643 -0.642249 1.344594 -3.759234
wb_dma_ch_sel/wire_pri1 1.702370 0.167209 -0.556203 -1.508741 0.588035 0.352181 -0.767567 -1.367118 2.061938 -0.188559 0.547826 2.815516 -1.395443 -2.476020 0.164300 -1.213572 -0.160990 0.757733 1.032303 -0.677648
wb_dma_de/always_4/if_1/if_1/cond/expr_1 4.051364 0.552102 -0.106114 -1.075202 1.229344 1.338087 -1.851477 2.947776 -1.158995 1.270660 -2.846178 0.065168 -0.106619 -0.632632 -0.280136 0.279172 0.815288 -2.567085 0.146468 -1.173562
wb_dma_rf/input_ptr_set 3.302275 1.272829 0.461951 -1.565185 -0.189105 1.559909 -0.046395 -1.456122 1.452132 -0.356418 0.006102 1.665723 -0.546774 -1.037761 -0.762127 0.876568 1.884816 0.035425 1.740413 -0.947251
wb_dma_rf/always_2/if_1/if_1 -0.099118 2.441597 0.809959 -1.414754 0.097363 -4.546640 -1.678805 0.254572 1.410299 0.979449 -3.212545 2.318705 -5.075849 0.307429 -0.036378 -1.304656 -2.531557 -2.036277 -1.210390 1.162054
wb_dma_de/assign_77_read_hold -1.661175 -1.114204 -1.022344 0.175141 0.919937 -1.227907 -0.753658 0.142781 0.704463 0.177406 0.557166 1.144379 -0.943557 -1.557723 0.983594 -2.124866 -2.153999 0.706512 -0.716709 0.144473
wb_dma_pri_enc_sub/input_valid -1.437841 -1.123898 -0.999588 0.112405 0.885032 -1.150930 -0.762617 0.192745 0.717534 0.121309 0.593774 1.162316 -0.890536 -1.447278 0.926659 -2.111803 -2.048001 0.707558 -0.611356 0.088326
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.654629 0.109696 -0.574385 -1.475566 0.690435 0.292051 -0.839770 -1.224147 2.100453 -0.216169 0.588849 2.835220 -1.418918 -2.491896 0.207513 -1.357241 -0.278443 0.764822 1.047883 -0.707081
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 4.160667 -0.777913 -1.795137 -0.491307 1.276898 2.715939 1.652745 6.763958 -2.006889 -0.619283 -1.257593 0.152585 2.988482 -0.449506 -1.391806 -1.136369 2.187471 1.066810 1.838919 -2.727711
wb_dma_ch_rf/always_27/stmt_1 2.184642 1.214070 -2.054074 -1.488253 0.561891 -3.439208 -2.185950 -0.643927 1.264674 0.426708 -2.554730 -0.333789 2.200035 -1.050677 0.803336 1.713637 -0.742147 -0.811235 -0.814201 1.059192
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -8.681165 2.659162 -3.815121 1.008067 -0.712685 -1.569404 3.623927 1.289589 -6.028150 0.075325 -2.745863 -1.672885 1.744288 -5.124876 -1.093140 -4.590294 -2.988281 1.357368 -4.018071 3.561429
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 3.385008 3.332690 -0.135674 -2.999218 -0.751427 0.468976 -0.293646 -3.944092 2.239227 -2.032219 0.245370 -0.627624 1.474335 -0.853306 -0.923601 2.810047 0.834354 -0.329868 2.986012 1.990989
wb_dma_ch_sel/wire_valid -4.181762 1.663054 -3.713094 -1.558118 -2.392515 -1.853309 -0.645311 -1.228060 -2.475347 4.861888 -0.223017 0.938731 2.698385 -0.253768 -2.841472 -0.678383 0.364779 0.342421 -0.304132 -1.056745
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.685988 -1.148776 -1.023659 0.176081 0.982172 -1.268393 -0.752824 0.177995 0.755328 0.168917 0.594651 1.217855 -0.984479 -1.580174 1.006399 -2.239457 -2.188469 0.769818 -0.748195 0.121180
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.285986 0.415051 0.200793 0.196663 0.908612 1.899372 0.304547 0.471386 0.637165 -0.135695 0.156145 0.309206 -0.259536 -1.152698 -0.555179 1.270998 1.411944 0.111025 0.885836 -2.473757
wb_dma_de/wire_chunk_cnt_is_0_d 2.541626 -0.620444 -1.002323 -0.825284 2.195585 0.145078 -2.630598 3.168131 -0.388069 1.324687 -2.179636 1.094602 -1.021766 -1.892465 0.680211 -1.783526 -1.465147 -1.961589 -0.440916 -0.869403
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.186098 1.696554 0.434514 -2.164294 -1.499561 1.350703 0.254435 -1.629691 0.618492 -1.686431 0.370919 0.439140 -1.781384 -1.788608 -0.547736 -0.157721 2.670363 -0.389680 -0.375321 -1.375065
wb_dma_ch_sel/assign_109_valid 4.314403 1.361316 0.168345 -2.470285 -0.471797 0.653511 -1.903182 2.256492 -0.033402 0.248388 -1.778033 -0.095018 -0.943487 2.188317 -1.207837 1.636099 0.542439 -2.245747 1.101986 -0.790494
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.603075 0.073151 -0.526668 -1.386651 0.735699 0.317333 -0.806699 -1.314757 2.122598 -0.185965 0.626132 2.804454 -1.488319 -2.511549 0.224669 -1.300110 -0.301825 0.773477 1.022557 -0.738101
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 3.844980 1.521752 1.150976 -0.503895 -0.181222 -4.759575 -1.161842 3.065083 1.622171 -5.275553 1.855331 -2.342188 -0.341010 6.293347 -0.741760 -2.025809 -0.205163 -3.078323 1.702418 2.025429
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.755702 0.163903 -1.960400 -0.498409 -1.538579 -1.571797 0.996193 5.196063 -2.103097 -2.586087 0.921937 -1.202407 3.780407 3.633867 -1.675370 -2.036060 1.394888 0.490218 1.240192 0.774690
wb_dma_de/assign_75_mast1_dout 1.321527 0.892692 0.031336 1.971707 1.637005 2.821730 1.815739 -1.854724 -1.904018 -1.361282 -0.606209 1.278834 2.571052 -2.231787 0.409480 0.046798 -0.828907 1.864906 1.746525 4.198718
wb_dma/constraint_csr -1.645029 -0.441897 0.828504 1.199567 0.883619 -0.295915 -1.235683 -0.050379 -0.420476 1.584196 -1.426681 -1.547896 -0.955343 -0.197702 0.994507 0.789319 -2.347704 -1.893849 -2.055325 1.010689
wb_dma_ch_rf/always_5/if_1 -2.104084 0.479847 -0.389917 0.001046 -1.015409 -0.166266 0.550468 -1.985114 -1.507991 -0.776889 -0.783152 -1.063728 -0.193400 -0.893844 0.331546 -0.275028 0.982204 -0.186008 -2.522499 0.417759
wb_dma_ch_pri_enc/wire_pri21_out 1.586843 0.091051 -0.542848 -1.379083 0.738973 0.309780 -0.822803 -1.289759 2.074492 -0.187051 0.613526 2.816832 -1.451839 -2.536712 0.205111 -1.320616 -0.306216 0.709528 1.014577 -0.719220
wb_dma_ch_sel/assign_157_req_p0 3.669645 1.782751 -0.086043 -0.884259 -0.777344 -1.117439 -2.055117 1.804328 -0.672960 -0.776005 -0.464870 -0.951420 0.361601 2.373207 -1.126392 0.625581 1.445689 -2.938515 0.417135 -0.192642
wb_dma_wb_mast/assign_1/expr_1 -0.508989 -0.743964 -1.781756 3.391852 2.127418 0.590599 2.498879 0.394732 -1.911667 -3.062506 1.578137 1.377098 4.750846 -2.785630 0.948150 -4.035702 -2.535087 3.330819 1.379409 5.654919
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.692426 0.656416 -1.094546 -2.203709 -1.256129 -0.589646 -0.679885 3.529884 -0.987641 -0.988182 -0.437336 -0.126920 0.461429 3.453984 -1.504083 0.074712 1.081166 -0.442073 1.415293 -0.977936
wb_dma_de/reg_mast1_adr -1.394852 0.081932 -2.143587 -3.525843 -1.244140 -1.799211 1.885134 1.447184 2.790268 0.223143 -0.832397 -0.479241 1.637265 1.107297 -1.617789 1.628615 -0.412857 3.324539 0.172792 -2.187685
wb_dma_ch_pri_enc/wire_pri17_out 1.541962 0.099408 -0.544599 -1.412771 0.675421 0.298992 -0.808165 -1.350620 2.097158 -0.183517 0.572911 2.786724 -1.444023 -2.542698 0.241959 -1.293575 -0.289911 0.764187 0.968470 -0.720021
wb_dma_ch_sel/assign_141_req_p0/expr_1 3.483522 1.678890 0.016153 -0.730465 -0.778174 -1.221294 -2.037135 1.718523 -0.584987 -0.876763 -0.275039 -1.094702 0.345900 2.525138 -1.089570 0.623938 1.311269 -2.961412 0.347983 -0.152241
wb_dma_ch_sel/input_ch2_csr -1.009544 -0.270829 -1.615179 0.194872 -3.304923 -0.573388 -1.304777 -1.347812 -4.474006 0.534978 -2.827319 0.028203 1.960939 0.066794 1.758903 1.749470 -0.552863 0.038491 -3.248389 4.752517
wb_dma_ch_rf/assign_13_ch_txsz_we 2.411689 1.337258 -0.193753 -0.102937 2.613929 0.964675 -0.555289 -0.079489 -0.606974 1.834672 -2.613707 -2.799929 3.527517 -3.934608 0.064362 -0.047384 2.350944 -3.412330 0.124715 -0.182338
wb_dma_ch_sel/assign_130_req_p0 2.337054 -0.774395 -1.119478 2.214261 1.851758 0.668971 0.168948 6.438512 -2.795310 -0.290743 -1.035627 -2.251517 3.352739 0.000009 -0.389308 -1.318480 0.576179 -1.563710 -0.485433 -0.948554
wb_dma_ch_arb/always_1/if_1/stmt_2 -0.046254 1.179118 -2.165015 -3.085631 -2.560890 -1.490513 3.869214 0.800362 0.829135 -0.947937 -0.728485 1.363838 3.438288 -1.659371 -2.217037 -3.072884 4.988283 3.004218 -0.858257 -1.228998
wb_dma_ch_sel/assign_106_valid 4.250205 1.365706 0.262091 -2.454783 -0.510793 0.619554 -1.958050 2.070004 0.039015 0.228405 -1.758197 -0.046372 -1.032828 2.166427 -1.206420 1.743291 0.520834 -2.208328 1.059709 -0.777935
wb_dma_ch_pri_enc/wire_pri28_out 1.870611 0.085647 -0.487033 -1.291495 0.851537 0.518017 -0.795478 -1.195737 2.200929 -0.237553 0.686837 2.805192 -1.474232 -2.602051 0.195510 -1.157185 -0.205726 0.785968 1.168299 -0.987190
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.396926 0.455634 0.184617 0.187265 0.974925 1.973574 0.298360 0.460758 0.643447 -0.149204 0.172773 0.335423 -0.263335 -1.172334 -0.598289 1.322274 1.387329 0.136514 0.988505 -2.547138
wb_dma_ch_rf/always_10/if_1/if_1/block_1 3.996960 0.758770 -1.689110 -3.590492 -0.597348 -0.414085 -1.489569 2.284434 0.952337 -1.059081 0.040402 2.591457 -0.980898 0.852574 -1.234169 -1.336754 0.681198 0.286610 2.171635 -1.605594
wb_dma_ch_rf/always_11/if_1/if_1 3.148183 -0.966419 -2.275125 -0.363302 2.413445 0.839707 -1.038324 5.106435 -0.892978 0.025291 -0.706248 1.400277 0.297293 -2.015510 -0.136444 -2.209037 0.584986 0.091516 0.765136 -3.640030
wb_dma_wb_if/wire_slv_adr -4.339173 0.163021 1.075377 -2.341834 -0.932536 -5.053833 0.176271 0.494352 -0.948830 0.585917 -2.671072 -0.456645 0.714589 0.582741 2.053070 -6.440737 -1.872655 -2.089139 -1.486687 7.646356
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.411480 -0.425874 0.278865 0.046637 0.007914 1.510385 -0.875483 0.476531 -1.832112 1.070927 -0.421579 2.092245 -1.354552 2.500450 -0.648431 -0.469782 -1.598935 -0.018209 0.833361 0.993111
wb_dma_ch_sel/input_ch1_csr -0.789873 -0.355064 -1.545198 0.270553 -3.110715 -0.455063 -1.393820 -1.360616 -4.434116 0.491398 -2.736393 0.076339 1.918968 0.180163 1.832066 1.778788 -0.686902 0.009866 -2.979715 4.818115
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.619720 -1.143417 -1.015919 0.132858 0.894883 -1.200931 -0.756342 0.181685 0.686788 0.139040 0.589923 1.186885 -0.900358 -1.526944 0.932889 -2.151667 -2.138580 0.736376 -0.697325 0.111958
wb_dma/wire_pt1_sel_i 0.966877 -0.100062 -0.505686 1.842081 1.435235 3.495483 3.576918 0.232000 -2.197967 -1.879778 -0.528603 0.967456 4.321651 -1.978585 0.079195 -0.857761 -1.263397 3.384431 2.224036 4.965962
wb_dma_ch_sel/always_47/case_1/stmt_1 1.168622 -1.801220 -0.807765 -1.568947 -0.324563 -0.867659 -0.760715 0.270588 1.994887 0.908419 -0.581064 -0.313145 1.706137 0.196945 0.847008 2.135212 0.735241 1.067237 0.120478 -1.786908
wb_dma/wire_pt1_sel_o -3.587694 0.265734 -2.229926 -0.096691 -2.587601 -1.009285 -0.795458 0.249530 -2.359559 0.617347 -1.842152 -0.152604 -0.862667 -4.935676 0.203851 -2.642976 -1.240369 0.581253 -3.794284 0.805090
wb_dma_ch_sel/assign_127_req_p0/expr_1 4.975141 0.175143 -1.293882 -0.624305 1.427094 1.983611 -0.335851 5.126467 -1.646080 -0.189986 -1.285732 0.222008 1.315628 -0.323907 -1.127849 -0.115935 2.753356 -0.724011 1.521278 -3.719891
wb_dma_ch_pri_enc/inst_u16 1.635216 0.102820 -0.557910 -1.394060 0.709738 0.355292 -0.812998 -1.314233 2.089857 -0.172113 0.576100 2.815597 -1.424017 -2.596833 0.218646 -1.236864 -0.247631 0.745339 1.013964 -0.798621
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.288413 0.281175 -0.228975 1.634572 -0.243425 -1.797143 -0.247325 -0.069178 -0.473435 -1.319570 1.623189 -0.960163 1.455196 0.646318 0.029285 -1.051019 0.809494 -0.762277 -0.335559 0.584634
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.836732 -0.126243 0.417271 2.639227 0.352576 -1.791605 0.937105 -1.146276 0.168411 0.212504 2.173395 -1.632018 2.057261 -0.772408 -0.195699 -2.110742 2.910289 -1.170218 -1.066342 -1.053030
wb_dma_ch_sel/always_48/case_1 -0.170494 1.088009 -2.306523 -3.047870 -2.458054 -1.486669 3.903554 1.040934 0.772671 -0.870446 -0.825875 1.242300 3.610649 -1.774091 -2.210933 -3.060096 5.014241 3.079807 -0.945881 -1.437586
wb_dma_ch_sel/input_ch7_csr -2.585845 0.381158 -1.656225 -0.401720 -2.884088 -0.422688 -0.362012 -1.150420 -4.116946 1.134760 -2.447340 -0.439046 1.327361 -1.203273 0.517687 -0.138108 1.100129 -0.415390 -3.868892 2.142991
assert_wb_dma_rf/input_ch0_txsz -0.153883 0.684555 0.136287 0.498218 0.740276 -0.966303 -1.155561 -2.396540 0.435877 -1.227652 -0.379226 -1.992380 0.444874 -1.794570 1.365327 -1.016984 0.795384 -1.379116 -1.919055 0.831796
assert_wb_dma_rf -1.254297 0.873484 -0.500642 -0.049618 0.356379 -2.696308 -0.926570 -2.257946 0.392111 -2.188347 -1.778757 -2.130546 0.097393 -2.647122 2.560609 -1.145579 0.816954 -0.685929 -4.143266 1.045039
wb_dma_ch_rf/reg_ch_am0_r 0.474125 -0.321112 0.227138 -0.019291 0.052454 1.431375 -0.856776 0.467392 -1.856585 1.088573 -0.523950 2.075326 -1.345106 2.384878 -0.715266 -0.484645 -1.626843 -0.044812 0.791575 0.998982
wb_dma_ch_rf/always_4/if_1 -4.749159 1.693773 0.587285 0.396315 -2.484930 0.135022 0.287208 -3.651354 -3.132844 1.620203 -2.315051 -0.492138 -1.792726 -3.542608 0.895673 0.014762 1.554003 -1.467363 -4.085083 1.591442
wb_dma_de/always_4/if_1/if_1/stmt_1 3.765953 0.477989 -0.181231 -0.946192 1.210094 1.262533 -1.727174 3.034737 -1.286990 1.277646 -2.853049 -0.076860 -0.018336 -0.555810 -0.253316 0.217976 0.762227 -2.539659 0.051014 -1.157404
wb_dma_de/always_14/stmt_1/expr_1 4.166832 0.695486 -1.626688 -3.480142 -0.436427 -0.349585 -1.512212 2.299550 1.037374 -1.161550 0.169300 2.601442 -0.957575 0.840822 -1.178411 -1.295363 0.616164 0.288802 2.362978 -1.550147
wb_dma_de/wire_use_ed 5.945540 -1.091314 1.685615 -2.061721 -0.469882 3.642210 0.722387 3.680460 -3.498390 2.700180 -4.934872 7.248402 -1.076490 3.346798 -0.367344 -1.710604 2.290449 1.198411 2.619130 2.118641
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -3.635140 2.907569 -0.985986 -1.001791 1.031855 -3.765215 0.059805 -0.101561 0.915784 2.479861 -2.177552 -0.989349 -0.877478 -0.880572 -1.688714 -1.875597 -2.569483 -1.843011 -1.901173 0.250120
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.546416 0.119738 -0.558459 -1.402734 0.722041 0.271813 -0.796178 -1.253136 2.070363 -0.205622 0.592050 2.774937 -1.460713 -2.527006 0.221565 -1.335683 -0.260978 0.720915 0.981247 -0.726556
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.644416 0.599250 -1.216713 -2.155000 -1.163045 -0.634039 -0.713144 3.740217 -1.230083 -0.869258 -0.615939 -0.203082 0.691374 3.274156 -1.451769 -0.061971 1.108765 -0.511552 1.275730 -0.897820
wb_dma_ch_sel/always_7/stmt_1/expr_1 3.027473 2.327919 -0.121506 -0.457508 0.477813 2.879637 0.822963 -2.915974 0.103804 -1.222259 -0.276868 0.843828 1.231647 -3.150591 -0.609571 1.971345 1.260867 0.663486 2.101289 0.868248
wb_dma_ch_sel/input_nd_i 4.953894 0.171781 -1.278031 -0.600352 1.443519 1.984097 -0.330344 5.211885 -1.676244 -0.167746 -1.289486 0.227695 1.299249 -0.246637 -1.135183 -0.154517 2.724211 -0.709307 1.497341 -3.703035
assert_wb_dma_ch_sel/input_req_i 2.299158 0.405763 0.179224 0.177688 0.902105 1.911959 0.320434 0.505076 0.622650 -0.125999 0.184944 0.317612 -0.287526 -1.101193 -0.573557 1.299124 1.359669 0.111174 0.929538 -2.466664
wb_dma_ch_rf/reg_ch_rl -1.239778 0.330246 1.185278 -0.215059 -0.768450 -0.923441 -1.382594 -0.726799 0.767891 0.582861 -0.355176 -1.637315 -1.989468 2.568290 0.035351 2.224024 -2.650343 -1.602479 -1.088120 1.218283
wb_dma_de/reg_paused -1.866293 0.991218 0.148687 1.185449 -0.029392 -2.070321 -1.404514 -0.741533 -0.067580 1.830396 0.273935 0.596118 -0.223901 -1.285972 0.317174 0.313100 -1.674442 -0.856639 0.861986 1.321445
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.138879 0.497470 -1.665062 0.231478 2.732118 1.421409 -1.648982 1.715872 -1.903942 0.560443 -2.523877 0.270283 0.892868 -4.017622 0.783578 -0.733143 -1.865986 -1.283280 -0.165300 0.798970
wb_dma_wb_if/wire_mast_drdy 3.199780 3.374447 -3.892924 -0.668324 -1.440155 1.203076 -2.101382 -1.951604 -3.879833 -1.966955 1.352952 0.876647 1.472526 -1.269404 -2.151195 1.344957 1.237144 -0.248232 2.692663 -0.366581
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.485370 1.234008 0.558846 -1.209969 -0.803721 1.187244 0.174172 -0.280894 1.754706 -1.167997 1.259522 0.203820 -1.258321 1.744996 -1.483461 2.667141 1.072102 0.433682 1.801163 -2.117176
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.951069 2.312214 -0.132021 -0.428013 0.468551 2.798263 0.830005 -2.883651 0.093206 -1.170627 -0.294077 0.857621 1.193260 -3.207943 -0.559803 1.935200 1.219067 0.699915 2.044916 0.915039
wb_dma_ch_sel/assign_100_valid/expr_1 -1.148811 -0.883825 -1.771713 -3.030998 -4.143430 -1.184346 -1.925171 -0.059754 -3.458201 2.239700 -0.711531 -3.123824 3.620112 2.830014 -0.960493 -0.075759 4.382520 -2.546757 -1.305676 -1.163114
wb_dma_wb_if/inst_u1 -5.668203 2.006135 -1.834629 -0.016100 -1.805030 -2.443507 0.842647 -1.706915 -3.828961 0.841793 -2.321473 -0.535151 -0.013011 -3.166975 -0.197292 -3.340837 0.056993 -0.229712 -3.346391 1.864931
wb_dma_wb_if/inst_u0 -3.392759 5.442997 -3.775125 2.602221 0.310656 -3.635140 0.061429 -1.619638 -5.547680 -1.389800 -2.044902 0.603440 1.137291 -1.532383 -0.024566 -1.409913 0.910859 -0.497797 -4.022945 2.517939
wb_dma_ch_sel -3.814812 2.116741 -1.749666 -0.791259 -1.848305 -2.078438 -0.091725 -0.754900 -2.682343 3.011472 -3.162523 -0.196257 0.404470 -0.666923 -1.222380 -0.700129 -0.911860 -1.130066 -3.695351 1.711147
wb_dma_rf/input_de_csr_we 5.431116 2.862329 -0.231637 0.331122 1.680527 3.802956 2.496216 0.081444 -2.730725 -0.541216 -3.692468 4.753004 1.202929 -2.406262 -1.160183 -0.287154 1.788868 1.949728 2.325139 2.432764
wb_dma_rf/wire_ch0_adr0 0.097471 -2.200629 1.389524 -3.721326 -4.304704 0.187150 -1.319396 0.297545 -1.489970 1.201702 -1.054505 1.208554 -0.990623 6.608903 0.420126 0.664312 0.014077 0.001535 0.541922 3.145058
wb_dma_rf/wire_ch0_adr1 -0.566004 1.018479 -0.105137 2.031425 0.544236 -2.807849 -1.471830 -2.480150 -0.117387 -2.243333 0.860826 -2.693589 1.693905 -1.342682 1.493861 -2.071660 1.366272 -2.124847 -2.501141 1.601935
wb_dma_de/always_9/stmt_1/expr_1 0.794985 0.410751 -1.156681 1.618290 2.182450 1.189969 -0.973219 3.047497 -3.882976 0.845500 -3.256711 -2.417062 2.235497 -1.671531 0.620629 0.638989 -1.657402 -2.104103 -1.181701 1.480520
wb_dma_ch_sel/always_42/case_1/cond -0.417742 2.543724 -0.807892 -0.869432 0.303677 0.277129 0.009520 -1.585993 -0.501455 1.179364 -3.581805 2.357942 -2.954520 -2.420046 -0.294252 1.484009 -2.292650 0.651635 -1.880156 0.819884
wb_dma_wb_slv/input_wb_cyc_i -3.438210 2.541453 -1.553733 1.848140 -1.574496 -1.356806 2.292983 2.429283 -4.998497 -3.559800 -1.295980 -3.294150 1.967087 -1.693983 -0.689712 -2.564971 -1.537505 -0.141995 -2.318450 4.547364
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.277166 1.695848 0.397434 -2.260519 -1.540512 1.359353 0.232089 -1.513647 0.584464 -1.745248 0.353356 0.428467 -1.726966 -1.777247 -0.602512 -0.250058 2.702514 -0.434187 -0.346942 -1.407991
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.741375 1.826219 1.602075 0.066976 0.161088 1.034928 2.303618 -3.016139 1.703169 2.231602 -1.199899 2.890977 -1.700992 -2.107677 -1.409050 -0.026856 3.609574 0.424315 -0.285413 -2.162493
wb_dma_de/reg_tsz_cnt 1.122661 0.208197 -1.190055 0.083615 3.544452 -0.075957 -1.293721 0.207811 0.175355 1.758406 -1.821850 -1.685957 2.636454 -5.333883 0.930177 -2.003783 0.352219 -2.630747 -0.370746 -0.299654
wb_dma_ch_sel/reg_ndr 4.758878 0.202879 -1.219557 -0.538817 1.421409 2.034513 -0.225077 4.938105 -1.632086 -0.112544 -1.310716 0.235695 1.260790 -0.465901 -1.125045 -0.079315 2.712379 -0.685218 1.409450 -3.674406
wb_dma_de/assign_83_wr_ack/expr_1 2.186784 0.511478 -1.695055 0.232457 2.758081 1.436695 -1.603857 1.692255 -1.841903 0.477420 -2.460722 0.298954 0.887649 -3.999283 0.750668 -0.717940 -1.891810 -1.221361 -0.076732 0.801353
wb_dma_de/reg_de_txsz_we 4.034929 0.749979 0.552504 2.943578 3.918718 2.839664 -0.984756 3.143684 -1.571167 -0.804677 -0.933090 -2.336772 1.715417 -0.874334 0.222536 1.972780 -2.295250 -2.473352 1.750773 1.209495
wb_dma_ch_rf/reg_pointer_sr -2.048280 0.453395 -0.336736 -0.012923 -1.041107 -0.110391 0.555029 -2.052680 -1.420317 -0.834870 -0.695504 -1.072527 -0.233487 -0.872902 0.332276 -0.273865 1.071364 -0.149524 -2.503777 0.401856
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.405740 0.452490 0.194089 0.213664 0.995845 1.977683 0.323769 0.500537 0.686454 -0.174852 0.214091 0.354874 -0.308774 -1.174245 -0.562201 1.351634 1.381226 0.107275 0.989807 -2.578091
wb_dma_rf/input_de_adr1_we -0.437943 0.410892 -0.244077 1.591690 -0.231649 -1.880570 -0.229523 -0.197367 -0.561539 -1.225354 1.512817 -0.997881 1.422606 0.448803 0.093822 -1.116621 0.770936 -0.806450 -0.523697 0.706930
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 0.774106 -3.578333 -0.800970 -1.387238 2.029921 2.495703 1.635388 3.962451 -1.405469 3.948717 -3.914184 2.781523 3.457613 -1.064323 0.434604 -2.519806 -0.109694 2.401395 0.990313 0.621967
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.523132 0.069361 -0.485486 -1.363884 0.657933 0.291785 -0.757105 -1.327620 2.107430 -0.179407 0.612712 2.774560 -1.472943 -2.485682 0.241961 -1.308877 -0.300744 0.759500 0.964782 -0.722077
wb_dma_ch_sel/always_43/case_1/cond 1.123874 0.185781 -1.083781 0.118861 3.603576 -0.029190 -1.343045 0.171041 0.173058 1.864609 -1.887206 -1.749945 2.636604 -5.373417 0.980804 -1.908240 0.330505 -2.779642 -0.404467 -0.267473
wb_dma_ch_rf/reg_ch_adr0_r -3.488505 -0.428581 0.295632 -5.022243 -4.554333 -0.446857 0.029112 0.461274 -1.814409 0.994506 -1.959946 0.426165 -2.556153 4.164280 -0.639738 -1.124324 0.773672 0.200264 -2.220239 0.614612
wb_dma_ch_pri_enc/input_valid -1.609176 -1.104664 -1.006479 0.147834 0.958101 -1.199853 -0.749444 0.131679 0.732074 0.152469 0.601382 1.192863 -0.947801 -1.534701 0.949638 -2.141620 -2.145328 0.728487 -0.673781 0.086691
wb_dma_ch_pri_enc/reg_pri_out1 1.563390 0.095399 -0.525551 -1.450910 0.664778 0.297548 -0.778883 -1.278323 2.080472 -0.193493 0.568101 2.831446 -1.462114 -2.496995 0.188312 -1.358760 -0.274460 0.759554 0.998318 -0.707213
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.114985 1.863151 -2.039100 1.488811 -1.602030 0.407993 -1.633877 -2.737737 -3.940717 0.062415 1.168233 -0.735984 0.986870 -0.227908 -1.249328 1.469508 1.337683 -1.284903 0.208998 -0.466205
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.249350 0.858840 0.318451 -1.459492 -1.752877 -0.714532 -0.163451 -0.817976 1.210251 -1.019072 1.058976 -0.051229 -1.012891 2.778010 -0.965993 1.382874 -0.296104 0.344299 0.942612 0.378829
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.921528 1.317851 0.483841 0.350940 -0.298680 -0.349643 1.269427 -1.037992 -0.307092 1.186309 -2.012311 2.238061 -2.074379 -0.097803 -0.513340 0.261840 -0.155090 0.880136 -1.366335 0.358583
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -1.463368 0.028913 0.018839 -0.942413 0.084349 0.122707 0.478853 -2.053340 1.859036 -0.218720 1.600377 0.822930 -1.761794 -4.287249 0.140066 -3.359109 2.546882 -0.230557 -1.399226 -2.799924
wb_dma_ch_sel/input_req_i 2.525202 4.384469 0.266975 -2.483792 -0.869937 0.078568 0.972374 -4.611484 1.820337 -0.872407 -1.642730 1.268578 -0.231231 -0.831035 -1.376436 2.933893 0.668302 0.486267 1.680411 2.300453
wb_dma_rf/assign_4_dma_abort/expr_1 4.294469 0.713411 -1.624253 -3.514280 -0.478084 -0.293219 -1.530630 2.318772 1.051016 -1.181719 0.168609 2.642443 -0.948734 0.866619 -1.203503 -1.266223 0.717308 0.305666 2.434265 -1.591363
wb_dma_rf/always_1/case_1/stmt_8 -0.979299 -2.062630 0.180623 -0.542467 0.375507 -0.645647 -0.783181 2.343900 -0.628614 1.768004 -1.673594 -0.008015 -0.761602 0.711303 1.657555 0.458231 -0.827136 -0.034618 -0.688212 -0.847229
wb_dma_ch_rf/wire_ptr_inv 0.736378 -0.142398 0.881460 1.294580 1.472725 1.841419 1.480933 -0.358985 1.219154 1.233825 0.860890 -0.463682 0.469599 -2.242022 -0.764712 0.201404 3.470029 -0.243163 0.264715 -4.119754
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.585192 -0.465905 -0.721063 -1.514406 0.382511 -1.256519 -1.670015 -0.036485 1.284308 -0.677578 0.829938 2.598889 -0.469371 -0.271666 0.427459 -3.073504 -1.709114 0.033908 1.633340 1.964976
wb_dma_ch_sel/assign_138_req_p0 3.649246 1.673612 -0.052133 -0.731259 -0.633191 -1.159659 -2.090177 1.841136 -0.526467 -0.922231 -0.283643 -0.989948 0.399274 2.499343 -1.065921 0.558365 1.133524 -2.967983 0.507438 -0.052544
wb_dma_rf/always_1/case_1/stmt_1 -1.967381 0.945146 0.169467 1.185730 -0.031867 -2.113240 -1.448493 -0.739386 -0.084296 1.851710 0.296523 0.614829 -0.260900 -1.248945 0.335591 0.289099 -1.755716 -0.864776 0.796291 1.382399
wb_dma_rf/always_1/case_1/stmt_6 -5.119967 -0.735927 0.186858 -0.468502 1.029269 -3.556036 3.033808 2.895618 -0.544964 0.373902 -0.901431 -2.784038 -0.407637 1.786927 -0.740230 -3.566436 -2.576174 -0.887573 -0.790758 0.649616
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.757817 0.164842 -1.903382 -0.473606 -1.453308 -1.512481 1.066272 5.042071 -1.948444 -2.581597 0.967106 -1.192027 3.729673 3.510409 -1.625759 -1.955923 1.262970 0.565127 1.292491 0.749115
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.271045 0.424796 0.189276 0.184229 0.939557 1.869394 0.295462 0.480259 0.660873 -0.143907 0.209476 0.303034 -0.285047 -1.099842 -0.519751 1.249753 1.299680 0.133335 0.921976 -2.430828
wb_dma_ch_sel/always_43/case_1 0.982941 0.229345 -1.052923 0.132690 3.483895 0.003461 -1.312697 0.190307 0.010187 1.910136 -1.990991 -1.693244 2.540696 -5.258347 0.936272 -1.907649 0.271526 -2.745683 -0.505465 -0.190958
wb_dma_ch_sel/assign_9_pri2 3.345221 1.285581 0.486965 -1.588296 -0.175599 1.608363 -0.071486 -1.505548 1.459459 -0.375927 0.026421 1.738540 -0.555792 -1.075648 -0.771338 0.892041 1.926572 0.040311 1.768741 -0.871481
wb_dma_pri_enc_sub/always_1/case_1 1.744113 0.097046 -0.533703 -1.493012 0.682808 0.334404 -0.847636 -1.243744 2.161515 -0.226965 0.624351 2.895876 -1.443052 -2.536154 0.211885 -1.339859 -0.214795 0.748401 1.103297 -0.748366
wb_dma_rf/always_2/if_1 -0.142396 2.442762 0.801263 -1.333053 0.043577 -4.551569 -1.899851 0.220326 1.299329 1.046630 -3.098378 2.299089 -4.945885 0.385527 0.004215 -1.198599 -2.627442 -2.097821 -1.060424 1.343615
wb_dma/wire_dma_abort 4.170695 0.621880 -1.695395 -3.387433 -0.340736 -0.224849 -1.465495 2.425843 0.950369 -1.037220 0.046780 2.636163 -0.908839 0.648477 -1.187046 -1.292407 0.734708 0.321021 2.242593 -1.804080
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 3.208666 3.352891 -0.157865 -2.950491 -0.857942 0.422408 -0.209958 -3.972368 2.047395 -2.094281 0.253465 -0.886860 1.698228 -0.720635 -0.961044 2.896536 0.830588 -0.334289 2.928987 2.222877
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.298129 1.658882 0.440711 -2.255677 -1.543037 1.442739 0.222970 -1.599691 0.733459 -1.763534 0.446509 0.499612 -1.841081 -1.854149 -0.550363 -0.176339 2.738218 -0.368806 -0.314433 -1.495909
wb_dma_wb_if/input_wb_stb_i 3.720960 0.953443 0.144222 0.507394 -0.530163 -2.463607 -1.322549 3.168030 0.139281 -3.639360 3.116416 -1.249673 1.773087 5.524213 -1.290799 -0.959081 0.032737 -1.809874 3.026779 1.727669
wb_dma_rf/input_de_txsz 2.828789 0.886378 -0.928509 1.732793 2.936191 2.878299 -0.550979 3.190447 -3.158014 0.538834 -2.904316 -2.036866 1.983114 -2.673354 0.026046 1.741784 -0.353787 -1.861157 -0.170759 -0.729123
wb_dma_ch_pri_enc/wire_pri3_out 1.581260 0.133149 -0.519248 -1.327387 0.746041 0.332715 -0.758260 -1.276242 2.090503 -0.173098 0.585950 2.745870 -1.435049 -2.515397 0.193119 -1.202540 -0.275167 0.754148 1.015510 -0.790516
wb_dma_ch_sel/wire_gnt_p1 -1.678785 -1.156604 -1.001146 0.202424 0.973703 -1.186948 -0.768928 0.090402 0.761144 0.138594 0.589730 1.179573 -0.997537 -1.605734 0.985584 -2.161328 -2.221869 0.734127 -0.724496 0.097778
wb_dma_ch_sel/wire_gnt_p0 0.714870 2.193280 -1.391029 -3.151676 -3.143335 -0.543775 4.777283 0.663081 0.196590 -0.899857 -1.546558 0.110192 4.193649 -0.818434 -2.959234 -1.285309 6.718163 2.469201 -0.668265 -1.473127
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.814402 0.096120 -1.868186 -0.525283 -1.532289 -1.476748 1.062435 5.187432 -2.059808 -2.625520 0.918904 -1.183804 3.725261 3.645572 -1.678657 -2.042217 1.280074 0.508456 1.328456 0.847369
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.304994 0.452827 0.186522 0.153712 0.938110 1.884214 0.280667 0.479779 0.603532 -0.149214 0.177515 0.348361 -0.249591 -1.132837 -0.556390 1.255732 1.352593 0.105172 0.950956 -2.444979
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.966269 0.939184 0.145057 1.221037 -0.048462 -2.003061 -1.274863 -0.808290 -0.101730 1.737924 0.355176 0.581644 -0.131296 -1.367923 0.327365 0.243803 -1.554535 -0.748726 0.748745 1.262431
wb_dma/input_wb0_err_i 4.262841 0.726387 -1.660487 -3.447805 -0.433119 -0.290052 -1.507485 2.378726 1.002384 -1.131292 0.122716 2.597335 -0.905799 0.841873 -1.252263 -1.257557 0.715785 0.282962 2.379889 -1.653265
wb_dma_ch_sel/always_44/case_1/stmt_4 -4.136781 2.140193 -1.196731 -1.663228 -0.691380 -1.151462 1.358222 -0.107907 -0.296096 -0.417600 -0.972200 -1.017314 -1.990600 -2.403479 -1.089480 -1.612460 0.798397 0.168447 -3.259832 -2.652654
wb_dma_ch_sel/always_44/case_1/stmt_1 0.993141 -0.370802 1.332130 -3.419101 -5.141087 -0.262266 0.345961 -2.170355 0.990722 -1.483378 1.398051 -0.587897 1.052519 4.726565 -0.688993 0.637721 2.663178 0.265404 0.903149 3.017049
wb_dma_wb_mast/wire_wb_data_o 1.353085 0.856727 0.061526 2.054004 1.709722 2.849403 1.799569 -1.906723 -1.873607 -1.420307 -0.538536 1.275685 2.601821 -2.277352 0.482027 0.105211 -0.900072 1.853610 1.795508 4.255410
wb_dma_de/always_6/if_1/if_1/stmt_1 -0.383550 -0.852277 -1.284125 2.878087 4.276975 1.589370 -0.171685 2.582368 -1.819809 2.178797 -1.602941 -1.708925 1.743113 -5.167541 0.712130 -1.463732 -0.171018 -1.546035 -1.554046 -2.462430
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.501197 -1.121000 -0.990013 0.126620 0.929019 -1.134113 -0.766039 0.152755 0.767624 0.098313 0.597476 1.190639 -0.949315 -1.550195 0.947567 -2.127251 -2.109562 0.726464 -0.627415 0.045554
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.318626 0.408235 0.179698 0.166986 0.924890 1.899740 0.291643 0.475540 0.663440 -0.172181 0.212317 0.319525 -0.274153 -1.145795 -0.573599 1.282185 1.362283 0.122018 0.930690 -2.501595
wb_dma_ch_sel/always_38/case_1/cond 2.872323 0.280264 -2.563132 -2.014764 0.787400 -3.261965 -3.293467 0.052389 1.719873 -0.724155 -0.750504 -2.137001 3.775138 -1.243288 1.200624 1.209737 -0.682444 -1.585807 0.371815 0.834145
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 3.203811 2.570373 -0.421565 -1.639179 0.913199 1.198948 -0.100360 -3.291332 1.118378 -1.129514 -0.700553 -0.685808 2.596514 -3.528043 -0.030412 1.528370 1.217668 -0.632021 2.138925 1.772224
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.778229 0.745368 -0.951271 1.781273 3.002047 2.864682 -0.687515 3.525159 -3.232906 0.637446 -2.936459 -2.111653 1.865011 -2.591847 0.098583 1.735295 -0.382632 -1.934411 -0.326009 -0.911060
wb_dma_de/assign_4_use_ed 5.979905 -1.272721 1.751963 -2.049257 -0.501858 3.672450 0.769545 3.734305 -3.432576 2.593093 -4.745638 7.114751 -0.823918 3.514014 -0.358675 -1.771757 2.313660 1.180853 2.659895 2.317142
assert_wb_dma_wb_if/assert_a_wb_stb -2.993642 0.985941 -1.058035 0.288294 -2.978844 -0.267292 -0.153834 -0.056453 -2.348501 0.426055 -1.752016 -1.153483 -0.694049 -3.911799 -0.243316 -0.997708 -0.245072 0.118762 -3.232337 0.776594
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 2.904024 -0.250174 -0.462622 0.563959 2.169927 1.620410 -1.419398 4.836380 -2.045694 1.477681 -2.739498 -1.339455 0.251747 -0.582321 -0.113691 0.646827 0.398611 -2.505260 -0.725177 -2.695293
wb_dma_ch_sel/assign_132_req_p0 0.350872 0.544887 0.247843 -0.264366 -1.400050 -0.017073 1.361289 2.686507 -0.751508 -1.478441 0.946974 -2.660475 1.478951 0.540244 -1.487142 -2.205459 3.771378 -1.753329 -1.268819 -1.640648
wb_dma_ch_rf/always_25/if_1 -0.292107 -1.213664 -1.352733 -1.569090 -0.683364 -2.626815 -0.557955 -0.228361 1.681410 -0.566263 -1.679523 -0.589702 1.029841 -1.148417 2.241563 1.857143 0.816856 1.627143 -2.395524 -1.302430
wb_dma_de/wire_rd_ack 2.055581 0.572685 -1.616126 0.090652 2.658530 1.378531 -1.678808 1.418368 -1.697665 0.576464 -2.549270 0.409772 0.712953 -4.073964 0.819346 -0.705984 -1.906859 -1.204986 -0.232629 0.892776
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.721218 0.562587 -1.128183 -2.194143 -1.204198 -0.562124 -0.705205 3.724316 -1.100345 -0.935820 -0.470582 -0.138901 0.506156 3.339323 -1.481668 0.021554 1.139297 -0.426356 1.331335 -1.083081
wb_dma/wire_slv0_adr -4.133368 0.190675 1.298751 -2.481600 -0.872447 -4.921779 -0.356529 0.298230 -0.882115 1.390898 -3.474100 -1.023404 0.810068 0.955615 1.949733 -5.793696 -2.438346 -2.930667 -1.937219 8.164117
wb_dma_wb_slv/input_wb_stb_i 3.648840 1.012890 0.140212 0.512869 -0.520605 -2.506864 -1.267384 3.041953 0.110902 -3.653882 3.078623 -1.229517 1.771743 5.538576 -1.271643 -0.937872 -0.051105 -1.795506 2.977496 1.915232
wb_dma_ch_sel/assign_96_valid/expr_1 1.382791 -2.148331 -2.149402 -2.312277 -3.915137 -1.717915 -3.307518 0.025614 -3.340004 2.737750 -1.978038 1.010132 2.379415 4.083814 0.537406 1.094093 0.999523 -0.708181 -0.466341 1.791967
wb_dma_ch_sel/always_4/stmt_1 3.030904 0.165809 -2.435705 -2.164690 0.700742 -3.312194 -3.365588 0.077686 1.865579 -0.657371 -0.755243 -2.264982 3.893153 -0.932686 1.216936 1.459547 -0.625378 -1.651773 0.436693 0.849247
wb_dma_rf/wire_pointer2_s -2.287309 0.546681 -0.378806 0.162496 -1.029278 -0.107222 0.537370 -2.097071 -1.604100 -0.659179 -0.787349 -1.016890 -0.274659 -0.976919 0.377881 -0.287657 0.855396 -0.214286 -2.593338 0.552099
wb_dma_de/reg_chunk_dec 2.295302 -0.592806 -1.048379 -0.743750 2.206913 0.154518 -2.552112 3.195072 -0.590158 1.454988 -2.367476 0.995181 -0.996777 -2.069903 0.707760 -1.731904 -1.392989 -1.955740 -0.634219 -1.002877
wb_dma_de/reg_chunk_cnt_is_0_r 4.007171 0.473840 -0.157900 -1.005734 1.188597 1.329673 -1.776580 2.999244 -1.186560 1.257703 -2.778305 -0.015542 -0.030726 -0.583459 -0.301754 0.308830 0.891902 -2.539520 0.123120 -1.252942
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.626071 -1.179242 -1.039520 0.138776 0.948257 -1.251137 -0.794080 0.134682 0.751445 0.129551 0.617787 1.214619 -0.996911 -1.592144 0.998712 -2.223175 -2.195903 0.775754 -0.684249 0.105005
wb_dma/wire_wb0_cyc_o -1.594553 -1.140790 -1.027846 0.143747 0.937966 -1.212148 -0.791631 0.162793 0.751459 0.154991 0.579626 1.208329 -0.971055 -1.531378 0.939919 -2.177204 -2.131079 0.726346 -0.667049 0.079662
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.275485 1.675680 0.431845 -2.228076 -1.496771 1.431761 0.250899 -1.588063 0.693479 -1.766565 0.439011 0.494701 -1.827400 -1.831984 -0.591010 -0.206615 2.695635 -0.351037 -0.302714 -1.488648
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -2.798651 0.929417 -3.181151 -1.390664 -1.297792 0.274496 1.223258 -1.213295 -3.077507 2.996473 -1.135730 1.257461 2.806872 0.629354 -2.545238 -1.866018 0.850921 1.439960 -0.991821 0.017713
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -1.484916 1.875528 -0.429437 -2.376854 -1.486053 1.055033 3.904007 1.088504 -0.249729 0.479549 -2.375445 1.227110 -0.211896 -2.112565 -2.496132 -3.076986 2.014394 1.428561 -1.820996 -0.029373
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.783828 -0.134619 0.468237 2.716148 0.295714 -1.874775 0.847118 -1.063279 0.097050 0.119753 2.229903 -1.664906 2.109407 -0.546837 -0.187199 -2.101316 2.828047 -1.191885 -1.045316 -0.914361
wb_dma_ch_rf/reg_ch_adr1_r -1.668386 -0.174483 0.428279 2.670927 0.359768 -1.765721 0.920128 -1.068180 0.194219 0.128850 2.244882 -1.623140 2.142297 -0.657692 -0.221478 -2.084356 2.965378 -1.149221 -0.995106 -1.063090
wb_dma/input_wb0_cyc_i -1.049715 2.282533 -1.949167 2.377013 2.404681 -0.871870 4.151442 3.733251 -4.484568 -4.861431 0.106750 -1.988638 4.952128 1.501730 -0.693806 -2.215139 -1.838239 1.090673 1.229984 5.162889
wb_dma_ch_sel/always_8/stmt_1 2.285299 2.423501 0.943346 -1.245659 -0.502300 1.146720 1.165459 -2.390722 1.142441 0.800888 -1.860619 3.719253 -2.500337 -1.010394 -1.232568 1.086639 1.675491 0.861874 0.368420 -0.556001
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.751406 3.457188 0.308659 0.032622 0.192358 2.351452 2.119744 -3.818603 -0.309644 0.021198 -2.279456 2.868610 -0.698622 -3.211197 -0.954273 2.022262 0.985617 1.513306 0.519560 1.316503
wb_dma_wb_slv -5.194780 1.716690 -1.960806 0.008664 -1.895413 -2.414256 0.763960 -1.541926 -3.657586 0.321417 -2.301270 -0.900340 0.335496 -3.047393 -0.058206 -3.167119 0.274965 -0.041311 -3.655353 1.600816
wb_dma_de/inst_u0 -2.815949 -2.699633 -0.564328 -5.009500 -3.624724 -0.806738 -0.729071 1.069038 -1.040848 2.428224 -3.012689 0.112485 -0.337493 2.377123 0.981605 -0.339738 1.513307 0.776916 -2.902053 -0.934965
wb_dma_de/inst_u1 -0.127670 -3.081007 -0.701287 -0.450107 0.186663 0.118096 2.249042 1.570808 1.971635 1.562867 0.110514 -0.934480 4.311187 -0.799506 0.169476 -0.026067 2.249204 2.344677 0.404983 -2.082980
wb_dma_pri_enc_sub/input_pri_in 1.626078 0.108722 -0.513458 -1.397658 0.667696 0.303786 -0.762853 -1.164814 2.050514 -0.188078 0.571216 2.680385 -1.372852 -2.390936 0.160067 -1.255979 -0.238127 0.692348 1.029044 -0.777784
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.778335 0.771854 0.516153 2.834827 3.748324 2.657657 -0.941312 3.034251 -1.590317 -0.748088 -0.938829 -2.321076 1.675560 -0.900291 0.217076 1.901160 -2.272095 -2.387108 1.583065 1.189086
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.268269 1.623304 0.448439 -2.251312 -1.545760 1.367935 0.259244 -1.551769 0.682062 -1.760989 0.458423 0.481173 -1.800808 -1.717296 -0.605436 -0.197039 2.753836 -0.359692 -0.302561 -1.515828
wb_dma_ch_sel/assign_146_req_p0/expr_1 3.828596 1.788554 -0.097202 -0.926174 -0.761091 -1.055281 -2.092247 1.769030 -0.561743 -0.899512 -0.406654 -0.916580 0.422977 2.394475 -1.133537 0.665111 1.436885 -2.926646 0.492172 -0.265946
wb_dma_ch_sel/assign_101_valid/expr_1 -1.332578 -0.855026 -1.721200 -3.298236 -4.241465 -1.359941 -1.985100 -0.089138 -3.415692 2.217144 -0.939344 -3.034340 3.401152 2.886853 -0.821770 -0.109416 4.226161 -2.483048 -1.464523 -0.912330
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.365444 0.406772 0.227842 0.192666 0.945678 1.917815 0.315436 0.488846 0.680612 -0.169003 0.194603 0.349738 -0.314558 -1.113899 -0.552278 1.305618 1.376660 0.133607 0.992638 -2.518158
wb_dma_de/reg_de_adr1_we -0.386624 0.387803 -0.277171 1.665763 -0.219366 -1.865881 -0.240793 -0.182448 -0.508007 -1.268710 1.568146 -1.009403 1.446209 0.476980 0.065662 -1.089230 0.794448 -0.782129 -0.472952 0.689662
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.271957 1.756448 -2.849787 -2.570685 -0.205818 -3.426021 -0.928356 -0.803733 1.697047 -0.863453 -1.436010 1.199865 2.845152 -1.134318 -0.088470 0.721714 1.421116 0.899163 0.712205 0.072101
wb_dma_ch_sel/always_46/case_1 0.492042 -0.350247 0.282812 0.034511 0.058736 1.501079 -0.922888 0.437852 -1.882229 1.103646 -0.459469 2.151838 -1.382148 2.443590 -0.698811 -0.492853 -1.704118 -0.061366 0.850666 1.046966
wb_dma_ch_rf/assign_11_ch_csr_we -2.575084 -0.576118 -2.816421 -3.028974 -1.275542 -0.191436 2.472245 -0.497012 -3.852254 2.020636 -3.034285 -0.996848 3.738915 1.688187 -2.053616 -2.591596 0.839688 0.676044 -1.638421 1.383391
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.354825 1.093942 0.372068 2.505838 2.467040 2.919606 0.042577 -1.111503 -1.096229 0.543169 -1.509398 -1.999240 0.586288 -3.555918 0.542621 3.161403 -1.551403 -1.019522 -0.720018 0.354647
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.324714 1.648203 0.399933 -2.141530 -1.414872 1.393314 0.229161 -1.521501 0.616293 -1.702581 0.407038 0.433141 -1.733746 -1.793674 -0.534908 -0.204337 2.617370 -0.429482 -0.292061 -1.423700
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.762175 0.237640 -1.869762 -0.532252 -1.417172 -1.496217 0.983682 4.931157 -1.958122 -2.553389 0.896156 -1.130523 3.584979 3.388891 -1.621434 -2.031294 1.257855 0.448127 1.242221 0.785388
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.852772 0.622652 -1.103907 -2.142439 -1.157716 -0.563355 -0.678966 3.749943 -1.025310 -1.048402 -0.429728 -0.166350 0.537380 3.437365 -1.473006 0.031839 1.021644 -0.441904 1.450738 -0.956404
wb_dma/wire_de_adr0_we 0.306078 0.964209 0.299932 -1.456568 -1.731779 -0.717242 -0.174466 -0.892011 1.156248 -1.010352 0.999601 -0.020385 -1.011877 2.727410 -0.944567 1.392754 -0.311057 0.298277 0.938302 0.415054
wb_dma_wb_slv/wire_rf_sel -1.720917 4.544277 -0.744861 2.375001 1.752872 -5.027539 -0.063411 1.984866 -0.724187 -3.954560 1.719744 -2.293971 -1.208832 2.755527 -1.027657 -1.227936 -1.791987 -2.753977 -0.992943 0.622725
assert_wb_dma_wb_if -3.082092 0.849847 -1.011507 0.380976 -2.801862 -0.090026 0.042331 -0.079699 -2.637707 0.594064 -1.938174 -0.984150 -0.454982 -3.792230 -0.173157 -1.146107 -0.163556 0.174468 -3.237025 0.977654
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.347470 0.416949 0.218300 0.230493 0.945293 1.948984 0.285794 0.524386 0.640629 -0.169145 0.209765 0.329520 -0.286890 -1.135740 -0.545995 1.308475 1.351869 0.124141 0.941735 -2.523464
wb_dma_ch_sel/assign_120_valid 4.089537 1.332152 0.132945 -2.408343 -0.486557 0.628954 -1.866692 2.202707 -0.147808 0.318268 -1.855137 -0.072526 -0.960277 2.050364 -1.218359 1.630410 0.588115 -2.184752 0.921563 -0.869045
wb_dma/wire_wb1s_data_o 1.249883 0.793900 0.046715 2.065949 1.677396 2.824798 1.843372 -1.843377 -1.924925 -1.401759 -0.588260 1.220860 2.646349 -2.232804 0.444614 0.031054 -0.884431 1.875068 1.757276 4.242560
wb_dma_de/wire_adr0_cnt_next1 -2.934251 -2.663508 -0.656760 -5.063655 -3.577543 -0.935948 -0.808646 1.198700 -1.140116 2.491133 -3.234611 0.041199 -0.462723 2.312035 0.994801 -0.331585 1.407543 0.657591 -3.053678 -0.966142
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.375243 0.463911 0.182719 0.204115 0.949183 1.921858 0.312922 0.501756 0.631887 -0.180930 0.168565 0.324173 -0.266837 -1.148395 -0.551102 1.283756 1.363731 0.126784 0.952852 -2.507283
wb_dma/wire_pt0_sel_o 0.943894 -0.123569 -0.525973 2.037759 1.505955 3.511570 3.643406 0.355055 -2.399309 -1.896562 -0.507907 1.020376 4.498790 -1.977591 0.072821 -1.015681 -1.338151 3.440519 2.264802 5.212807
wb_dma/wire_pt0_sel_i -3.663363 0.353085 -2.273091 -0.078874 -2.635774 -1.037634 -0.866090 0.220706 -2.370670 0.610064 -1.791972 -0.179890 -1.013016 -5.058055 0.179714 -2.735167 -1.175305 0.515177 -3.866553 0.664472
wb_dma_ch_rf/always_11 2.971119 -0.921629 -2.284994 -0.364814 2.360097 0.766534 -0.971054 5.058384 -0.948333 0.045791 -0.757659 1.378754 0.288584 -2.034096 -0.127317 -2.347290 0.501824 0.053424 0.590098 -3.566203
wb_dma_ch_rf/always_10 3.884406 0.718401 -1.610685 -3.407201 -0.498342 -0.314446 -1.376441 2.190633 0.963280 -1.077068 0.108656 2.499921 -1.008999 0.748898 -1.167315 -1.238467 0.719491 0.322439 2.141742 -1.617818
wb_dma_ch_rf/always_17 1.481880 0.364057 -1.204744 -0.072243 3.496557 -0.020333 -1.403606 -0.041379 0.235720 1.675428 -1.817203 -1.464641 2.667401 -5.346236 0.902695 -1.907081 0.295040 -2.662401 -0.053529 0.029408
wb_dma_ch_rf/always_19 -1.538214 -0.450935 0.859971 1.175117 0.916690 -0.263855 -1.281082 0.042393 -0.368114 1.588127 -1.408431 -1.570309 -1.034344 -0.153133 0.996753 0.827221 -2.358853 -1.927993 -1.987237 0.957392
wb_dma_ch_rf/input_de_csr_we 5.239241 2.792320 -0.293197 0.232338 1.580939 3.638883 2.473388 0.307738 -2.850307 -0.444518 -3.818957 4.610105 1.261869 -2.302273 -1.169232 -0.357335 1.834592 1.875348 2.130731 2.328145
wb_dma_ch_sel/assign_147_req_p0 3.603784 1.608468 0.009290 -0.673346 -0.670648 -1.058932 -2.084445 1.839259 -0.612964 -0.835561 -0.283386 -1.018883 0.343782 2.478730 -1.063213 0.626895 1.252599 -2.944547 0.421799 -0.196383
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.962477 0.132634 -1.953127 -0.562556 -1.498361 -1.395733 1.027722 5.251472 -2.004752 -2.543952 0.876634 -1.124652 3.698852 3.562220 -1.715473 -1.935528 1.403840 0.535657 1.347736 0.640930
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 2.039267 -0.171341 0.146162 0.259987 0.954315 -0.105003 -0.447613 2.631172 -0.035153 -0.935134 0.405842 -0.244778 0.522322 1.438855 -0.124590 -0.575052 -0.474596 -0.686312 1.400351 0.258328
wb_dma_wb_if/wire_slv_dout -1.982655 1.715443 1.848408 -0.137981 -3.499885 -3.357807 -0.718041 -2.366311 -4.249022 -0.504113 0.200305 -1.552283 1.939084 2.770597 -0.273811 -4.718416 0.461804 -4.216168 2.136816 8.965854
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.041253 2.244720 -1.234645 -0.664079 1.204214 -2.561477 -3.407523 -0.570767 0.215519 1.362957 -1.084061 -0.629632 0.804006 -2.973383 0.667824 0.482193 -3.438443 -2.525288 1.420430 2.837842
wb_dma/wire_pointer 0.959719 1.840920 1.629695 0.032431 0.133516 1.047483 2.314703 -2.956700 1.690107 2.207649 -1.226534 2.986649 -1.665594 -1.959402 -1.431933 -0.075466 3.696540 0.471429 -0.167442 -2.134237
wb_dma_de/assign_75_mast1_dout/expr_1 1.389633 0.780116 0.085137 2.003860 1.639420 2.876109 1.843132 -1.774299 -1.895471 -1.424347 -0.575039 1.296468 2.622856 -2.091890 0.411611 0.015532 -0.849333 1.895612 1.849719 4.276760
wb_dma/wire_ch3_csr -0.700003 -0.301624 -1.503025 0.033357 -3.087046 -0.451734 -1.355938 -1.390945 -4.174636 0.627953 -2.949055 0.375375 1.631606 -0.010761 1.827089 1.838196 -0.551187 0.157310 -3.095705 4.554355
wb_dma_ch_rf/assign_27_ptr_inv 0.595814 -0.140466 0.925466 1.326498 1.408428 1.820594 1.538070 -0.462941 1.303102 1.229669 0.904822 -0.488226 0.442187 -2.251532 -0.790456 0.212947 3.480075 -0.244407 0.205243 -4.127017
wb_dma_de/reg_adr1_inc -0.231541 0.385438 -0.269763 1.543312 -0.216798 -1.792635 -0.264150 -0.084937 -0.502702 -1.294744 1.512243 -0.953061 1.464705 0.513249 0.036164 -1.070408 0.815333 -0.779988 -0.378121 0.638983
wb_dma_ch_sel/input_ch6_csr -2.616800 0.602712 -1.604754 -0.442910 -2.965297 -0.486072 -0.397042 -1.475319 -3.895665 1.056061 -2.375588 -0.408011 1.242160 -1.374762 0.554900 0.018983 1.169379 -0.444950 -3.945872 2.158868
wb_dma_de/input_mast0_err 4.060078 0.671557 -1.661022 -3.462673 -0.420900 -0.384602 -1.514459 2.237597 1.024472 -1.042387 0.101896 2.661402 -0.973510 0.674696 -1.126891 -1.389243 0.610728 0.298744 2.225943 -1.523323
wb_dma_de/assign_68_de_txsz/expr_1 2.969422 1.182982 -1.271308 0.475938 3.201177 1.277400 -1.475995 2.767986 -2.181195 0.677458 -3.384577 -3.419037 3.139048 -3.058982 0.491275 1.368491 -0.223843 -3.078106 -0.172843 -0.066946
wb_dma/wire_ch2_csr -0.719910 -0.453889 -1.566345 0.158765 -3.054165 -0.481599 -1.332729 -1.124093 -4.020968 0.344164 -2.559702 0.074783 1.801458 0.104708 1.835300 1.788770 -0.592595 0.158920 -2.986427 4.378983
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.593587 0.079692 -0.543844 -1.388349 0.716249 0.292009 -0.820378 -1.281704 2.111376 -0.202185 0.575224 2.802667 -1.481444 -2.585548 0.218801 -1.325218 -0.311644 0.748260 0.991305 -0.736302
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.321831 0.441744 0.177950 0.174822 0.963271 1.952457 0.289038 0.475130 0.641779 -0.149185 0.166437 0.335081 -0.279812 -1.156805 -0.582471 1.312746 1.363372 0.113370 0.933941 -2.522247
wb_dma_rf/input_ndnr 3.406279 1.403927 -0.726240 -0.048449 1.423037 2.613873 1.448730 0.526895 -1.296851 0.278816 -0.881350 -0.088680 3.257080 -3.373457 -1.229214 -0.556743 4.484546 -0.483459 1.778877 -1.911576
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.280956 0.454266 0.168367 0.220230 0.912421 1.900143 0.302637 0.484698 0.608202 -0.171129 0.163727 0.324492 -0.289553 -1.135169 -0.554875 1.275592 1.379277 0.092778 0.899675 -2.486623
wb_dma_de/always_19/stmt_1 -1.208261 0.001591 -2.119793 -3.542649 -1.257070 -1.629409 1.956449 1.608087 2.746758 0.255285 -0.830188 -0.406396 1.684694 1.234308 -1.685180 1.658103 -0.413512 3.388277 0.312840 -2.189696
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.344383 0.193832 1.082061 -0.398733 0.236765 -0.422598 -2.079388 -0.282225 0.063086 0.778922 -1.136194 -0.155963 -0.459859 1.025309 0.440581 -0.148253 -1.876927 -2.475104 0.151511 2.980015
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 3.361310 -4.044641 1.676535 -1.256287 0.174866 1.197039 -1.751634 -0.665772 0.786831 3.173338 -0.940059 4.591796 1.779799 2.680761 0.945592 -3.406573 -0.519656 0.005814 2.259142 4.662815
wb_dma_ch_sel/assign_139_req_p0/expr_1 3.663704 1.783931 -0.055270 -0.853482 -0.811275 -1.137485 -2.058869 1.737633 -0.609382 -0.887230 -0.353556 -0.980286 0.473203 2.483684 -1.136889 0.557882 1.368291 -2.957223 0.472564 0.006461
wb_dma_de/assign_78_mast0_go/expr_1 -1.607915 -1.133490 -0.993758 0.137529 0.919098 -1.194955 -0.744990 0.145801 0.713092 0.135211 0.577062 1.152201 -0.918755 -1.487656 0.911700 -2.129331 -2.090133 0.740417 -0.660984 0.084704
wb_dma/assign_6_pt1_sel_i 0.916503 -0.178058 -0.521718 1.909093 1.491080 3.543295 3.709295 0.384657 -2.234432 -1.860457 -0.590372 1.085781 4.359353 -1.991976 0.074392 -1.036419 -1.359372 3.534875 2.216567 5.073928
wb_dma/wire_mast1_adr -1.442755 0.031395 -2.092636 -3.407696 -1.241667 -1.684692 2.048180 1.450227 2.765597 0.223338 -0.785549 -0.498939 1.677918 1.129924 -1.639384 1.590777 -0.423549 3.374159 0.167402 -2.177155
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.627584 -1.172941 -1.068314 0.153996 0.986377 -1.252240 -0.820664 0.190491 0.790089 0.145925 0.642298 1.234277 -0.995160 -1.570339 1.001795 -2.200277 -2.208538 0.753319 -0.664407 0.080352
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 4.349428 0.807191 -1.636900 -3.594483 -0.500028 -0.189026 -1.441236 2.314335 0.998107 -1.093544 0.051134 2.633139 -0.926482 0.815145 -1.264141 -1.137922 0.859127 0.309676 2.371747 -1.752532
wb_dma_rf/input_dma_busy -3.026604 1.870840 -0.391639 -1.455976 2.091675 -2.400635 0.285865 0.686139 1.090390 2.278279 -3.845590 -2.841532 -1.788267 0.229713 -1.405126 -1.742203 -3.271281 -2.985404 -4.333388 -0.248832
wb_dma_de/reg_adr1_cnt -0.424421 -2.635274 -0.919613 0.926072 -0.093902 -1.692008 1.865581 1.465032 1.524825 0.334056 1.570305 -1.894507 5.457737 -0.187082 0.180406 -0.977459 3.114529 1.404703 -0.099467 -1.694364
wb_dma_ch_sel/always_42/case_1/stmt_4 1.916828 3.469380 0.375315 0.036994 0.251901 2.474266 2.126225 -3.784633 -0.245015 0.062442 -2.307209 2.964672 -0.796022 -3.201335 -0.988001 2.094597 0.969392 1.567312 0.594047 1.253912
wb_dma_ch_sel/always_42/case_1/stmt_2 1.373287 1.129540 -1.074225 -0.283688 1.368515 1.640486 0.107570 -2.653210 0.785689 -1.046556 0.343222 1.847786 0.338794 -4.469254 0.333952 -0.121451 -0.894396 1.334288 1.399235 1.011368
wb_dma_ch_sel/always_42/case_1/stmt_3 2.926566 2.280034 -0.092299 -0.423243 0.508308 2.853082 0.847286 -2.855445 0.134579 -1.178099 -0.250995 0.814728 1.193441 -3.154483 -0.548871 1.937843 1.233988 0.689159 2.012837 0.830395
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.100749 -0.094720 1.377937 -0.358593 -1.597296 2.924221 1.182763 2.547510 -3.309416 -0.438462 -3.354575 -0.078743 -0.545234 0.499945 1.069330 0.991870 -1.459023 0.004700 -1.801897 4.595602
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -4.967253 1.514400 0.551629 0.538247 -2.391520 0.093249 0.221843 -3.340481 -3.231031 1.797206 -2.301733 -0.654148 -1.768029 -3.583082 0.951626 0.117967 1.365194 -1.530800 -4.105438 1.479021
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 3.462020 -1.140193 1.284946 0.168172 -1.968327 -1.129770 0.020444 4.933079 -0.814570 -2.456343 1.560191 -2.136957 4.134634 6.824173 -1.043171 -2.025160 -0.177357 -1.851140 2.328621 5.339366
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.521257 -1.127928 -0.961339 0.152407 0.976229 -1.147910 -0.755177 0.143372 0.808809 0.111019 0.617321 1.205124 -0.976098 -1.560241 0.951910 -2.078370 -2.150543 0.712872 -0.610827 0.036306
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.907792 -4.753152 1.118219 -1.222503 -0.000808 1.798742 0.122421 1.031032 0.650705 2.570333 -0.785010 4.085420 3.606189 2.377883 0.612533 -4.175745 -0.741360 1.493986 2.610327 5.320868
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.629459 1.424963 -0.798342 -0.089487 1.460369 2.754141 1.476168 0.582350 -1.405979 0.226115 -0.958839 -0.034422 3.360670 -3.442672 -1.268078 -0.521294 4.511197 -0.387387 1.843158 -1.829342
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.240405 1.707911 0.371517 -2.183750 -1.480629 1.366759 0.236944 -1.551636 0.626180 -1.717839 0.368925 0.444372 -1.719490 -1.810336 -0.595666 -0.201527 2.680527 -0.381921 -0.345835 -1.436427
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.185463 -1.193023 -1.971710 -0.667111 0.401245 0.957041 1.298190 6.477733 -2.607491 -0.506698 -1.363093 -0.240960 3.383661 0.731925 -0.902729 -2.319909 0.867586 0.931895 1.084904 -0.269041
wb_dma/wire_txsz 1.086787 0.237138 -1.208027 -0.033604 3.402232 -0.093396 -1.354838 0.210007 -0.004222 1.799240 -1.984961 -1.663465 2.654277 -5.185620 0.924364 -2.014502 0.305695 -2.670504 -0.425945 -0.086896
wb_dma_de/always_14/stmt_1 3.975651 0.739952 -1.646753 -3.393579 -0.431095 -0.283739 -1.435545 2.172495 1.045554 -1.082832 0.155361 2.517975 -1.022129 0.706520 -1.202705 -1.111675 0.651725 0.377543 2.182779 -1.717917
wb_dma_wb_slv/reg_rf_ack 3.660392 0.995108 0.154114 0.391703 -0.602047 -2.441139 -1.349094 3.007571 0.135762 -3.591482 2.996213 -1.242760 1.689960 5.552788 -1.303439 -0.867106 -0.031143 -1.754887 2.983264 1.848455
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 3.484730 0.186910 -2.490480 -2.083845 0.890263 -3.061380 -3.481208 0.445038 1.670746 -0.699591 -0.873923 -2.162240 3.952956 -0.922466 1.120018 1.464574 -0.668596 -1.779180 0.615644 0.822692
wb_dma/wire_de_csr_we 5.167506 2.773787 -0.413352 0.275326 1.607234 3.650690 2.441041 0.335242 -2.931219 -0.397007 -3.825502 4.534442 1.315875 -2.476357 -1.121173 -0.369794 1.924713 1.872725 2.051843 2.197492
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.766362 0.137568 -1.939597 -0.553283 -1.512166 -1.516158 1.050105 5.174972 -2.111744 -2.525649 0.826046 -1.142361 3.782332 3.579266 -1.662030 -2.076237 1.274614 0.492039 1.250470 0.902394
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.765954 4.633606 -0.955634 2.371070 1.832165 -5.122890 -0.074068 2.076731 -0.790064 -4.025236 1.621415 -2.330042 -1.208475 2.669161 -1.023169 -1.228671 -1.755415 -2.767479 -1.241892 0.494941
wb_dma/wire_ch1_txsz -0.925726 0.837958 -1.255698 -0.458262 0.477694 -0.193060 -0.193315 -3.352609 0.220008 -0.847796 0.134496 1.636606 0.592298 -3.590624 0.906017 -1.364189 -2.208088 1.242406 0.437992 3.494893
wb_dma_rf/inst_u9 4.240709 0.734674 -1.544118 -3.451437 -0.477489 -0.272440 -1.439991 2.359211 1.078970 -1.184623 0.195341 2.516294 -0.937048 1.009058 -1.260840 -1.155373 0.708707 0.308058 2.422684 -1.629099
wb_dma_rf/inst_u8 4.009373 0.746520 -1.627420 -3.375206 -0.383542 -0.356192 -1.446515 2.181803 0.997738 -1.045162 0.092816 2.551976 -0.979911 0.685263 -1.166386 -1.297700 0.647872 0.285891 2.162579 -1.606503
wb_dma_rf/inst_u7 -2.950501 0.490255 -1.691725 -0.447474 -3.055150 -0.595407 -0.234684 -1.378207 -4.042158 1.244930 -2.480593 -0.472128 1.356002 -1.167338 0.465457 -0.028408 1.332783 -0.282353 -4.017917 2.013417
wb_dma_rf/inst_u6 -2.598912 0.564892 -1.612489 -0.444784 -3.103498 -0.158643 -0.268578 -1.214845 -4.356393 1.134523 -2.673847 -0.239129 1.244576 -1.080291 0.510613 0.120968 1.155339 -0.245427 -3.965125 2.367741
wb_dma_rf/inst_u5 -2.750780 0.556850 -1.507262 -0.476989 -3.130682 -0.361549 -0.302760 -1.313929 -3.978030 1.099358 -2.499979 -0.320963 1.050349 -1.154933 0.572326 0.181341 1.194853 -0.322999 -4.019969 2.082681
wb_dma_rf/inst_u4 -2.538791 0.489664 -1.543732 -0.427656 -2.953335 -0.229991 -0.298914 -1.277869 -3.843635 1.001761 -2.361788 -0.287249 1.148345 -1.412014 0.612044 0.082503 1.295308 -0.257301 -3.879322 1.926018
wb_dma_rf/inst_u3 -2.760128 0.676778 -1.699822 -0.304146 -2.953193 -0.371763 -0.217444 -1.166482 -4.273675 1.067020 -2.588671 -0.325890 1.208106 -1.301090 0.437190 -0.055964 1.031291 -0.345721 -4.034179 2.211293
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.673606 0.615333 -1.166509 -2.152023 -1.197899 -0.546399 -0.652443 3.611941 -1.124896 -0.879847 -0.546657 -0.104764 0.505725 3.267218 -1.470259 0.001108 1.069330 -0.426414 1.329550 -0.997973
wb_dma_rf/inst_u1 -2.798710 0.437171 -1.483576 -0.381702 -3.126442 -0.200161 -0.263159 -1.309460 -4.260540 1.237477 -2.619256 -0.290993 1.114090 -1.191108 0.576654 -0.032144 1.136871 -0.328474 -4.112371 2.336741
wb_dma_rf/inst_u0 -4.819848 1.576771 -0.746218 -0.635907 -1.566663 -2.931527 0.553048 -0.847231 -3.117257 2.277336 -3.482425 -1.558035 0.555041 -1.742668 0.172672 -2.136726 -0.313954 -1.948298 -3.916190 2.889417
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.462285 -3.141858 -1.205183 -0.304413 1.868535 0.819064 1.232168 3.516517 -1.738976 3.070155 -2.971216 2.369966 4.336638 -1.008083 0.602240 -3.299954 0.516151 1.881110 0.369597 0.950941
wb_dma_inc30r/assign_2_out -1.144581 -5.010819 -0.479402 -0.924157 0.473762 -0.635298 1.343482 3.678525 1.447097 3.098662 -1.321048 -0.953219 3.321108 0.059286 1.753425 0.521287 1.252403 2.256265 -0.207528 -2.900988
wb_dma/wire_mast1_din 1.495056 0.767833 0.081063 1.999041 1.716061 2.958105 1.860506 -1.736242 -1.906848 -1.341432 -0.576447 1.418806 2.610808 -2.123519 0.406586 -0.011170 -0.824432 1.922987 1.906263 4.249593
wb_dma_ch_sel/assign_2_pri0 4.904695 0.217038 -1.290142 -0.620822 1.475530 2.034797 -0.279446 5.120301 -1.647626 -0.110287 -1.350904 0.235603 1.291034 -0.430935 -1.159250 -0.120049 2.754761 -0.675542 1.465118 -3.818662
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.726071 0.139270 -1.928866 -0.617657 -1.622571 -1.559414 1.109835 5.169462 -2.116269 -2.556755 0.818557 -1.138706 3.756760 3.662538 -1.675193 -2.100104 1.314035 0.547258 1.243962 0.925281
wb_dma_rf/input_de_adr0_we 0.248193 0.873325 0.367011 -1.456614 -1.796714 -0.721647 -0.123177 -0.836267 1.223302 -1.042823 1.108495 -0.055350 -1.019671 2.885500 -0.968901 1.415462 -0.290478 0.317463 0.987990 0.378278
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.447499 1.660946 0.479730 -2.232975 -1.471060 1.459607 0.217236 -1.537692 0.811774 -1.830808 0.506802 0.521563 -1.853834 -1.779264 -0.583350 -0.150006 2.714689 -0.383760 -0.223440 -1.537876
wb_dma_wb_mast/always_1/if_1/stmt_1 -3.035840 3.587695 -0.327118 1.060911 -1.048610 -1.693151 1.015375 -1.839430 -3.117863 -0.044491 -3.628717 0.824227 -0.702555 -0.950805 0.460188 -0.148342 0.566520 0.329091 -3.762393 3.573077
wb_dma_ch_sel/always_48/case_1/cond 1.715194 0.141074 -0.513777 -1.461520 0.677577 0.331124 -0.791294 -1.357340 2.157412 -0.209057 0.642707 2.859272 -1.445167 -2.502025 0.179380 -1.276433 -0.246603 0.774248 1.074777 -0.759243
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818062 0.120848 -1.985685 -0.572241 -1.467265 -1.471805 1.099120 5.308339 -2.115110 -2.556322 0.814803 -1.155681 3.854140 3.541353 -1.678149 -2.170407 1.274768 0.553540 1.288287 0.894277
wb_dma_rf/input_wb_rf_we -2.424425 -0.762582 -1.421103 -2.470622 -0.393536 -2.150061 1.833696 -3.142275 -2.373015 -1.881872 -4.012257 -2.885779 1.264172 0.725512 0.833618 -3.655027 1.501823 -0.236335 -5.109241 1.885211
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.658688 0.095257 -0.531203 -1.315840 0.822799 0.425599 -0.785391 -1.239317 2.144856 -0.166890 0.620780 2.814590 -1.502739 -2.622397 0.184592 -1.251625 -0.253526 0.756924 1.007575 -0.919626
wb_dma/assign_7_pt0_sel_i -3.966025 0.319115 -2.262676 -0.150612 -2.700556 -1.158656 -0.777312 0.073555 -2.468063 0.709072 -1.901237 -0.224509 -0.979480 -5.024454 0.271646 -2.779927 -1.205840 0.541084 -4.064182 0.840427
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.623870 -0.151808 0.925897 1.398939 1.540355 1.854908 1.560397 -0.511091 1.289476 1.311537 0.949015 -0.518146 0.493666 -2.322487 -0.798776 0.184626 3.549513 -0.269588 0.236286 -4.148221
wb_dma_wb_mast/wire_mast_pt_out -2.510476 3.430276 -1.789184 0.901272 1.394558 -1.727700 0.335459 -0.762284 -1.792551 -1.282790 -0.838334 -0.338272 -0.364550 -1.732772 0.212533 -0.085140 -0.364320 -0.665585 -2.441724 0.115160
assert_wb_dma_ch_arb/input_state 2.500697 -0.219188 -1.451593 -0.747050 0.520960 0.177156 -0.546058 4.436632 -2.243047 0.037798 -1.470668 -0.066394 1.501074 0.632021 -0.556842 -1.308039 1.383190 -0.761780 0.515115 -1.341498
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.318496 0.456253 0.188941 0.164860 0.935944 1.905114 0.290758 0.428845 0.628637 -0.155309 0.153128 0.330538 -0.298770 -1.160050 -0.538359 1.275004 1.387917 0.106887 0.929373 -2.482395
wb_dma_de/always_8/stmt_1/expr_1 2.689669 -0.585764 -1.140758 -0.913388 2.194355 0.271811 -2.571408 3.140494 -0.322033 1.313101 -2.090980 1.330760 -1.044702 -2.110421 0.586014 -1.749131 -1.241325 -1.755931 -0.277372 -1.233484
wb_dma/wire_ch0_csr -0.185600 0.873385 -0.823011 -1.229255 -1.030948 -1.541937 -0.350250 1.008733 -0.709674 2.179536 -4.789004 1.587554 1.554587 -0.876557 0.890844 0.450847 -2.128515 0.288037 -3.053938 4.677657
wb_dma_de/assign_69_de_adr0/expr_1 -3.795028 -0.443198 0.298507 -5.061191 -4.714134 -0.603700 -0.087363 0.507784 -1.954303 1.056220 -1.990254 0.299859 -2.601348 4.344223 -0.594691 -1.148576 0.677955 0.068682 -2.384910 0.728910
wb_dma_wb_slv/wire_pt_sel -8.708397 2.445790 -3.807887 1.086694 -0.685852 -1.425474 3.746323 1.460432 -6.299801 0.160703 -2.972164 -1.692276 1.936866 -5.189676 -1.022961 -4.691865 -3.020380 1.442536 -4.173788 3.769124
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.084344 2.104196 0.108810 -0.295031 0.069381 -2.311792 -2.408564 0.528726 0.357281 2.861908 -2.189506 3.433435 -3.867805 -0.577298 -0.378493 0.381421 -2.991221 -1.190087 0.082675 0.660791
wb_dma_ch_sel/wire_de_start 0.610921 0.738581 -2.124546 -0.609167 0.723178 -4.840110 -4.174289 -0.392242 1.694756 1.202379 -0.255413 -1.513780 3.329499 -2.156305 1.428920 1.534460 -2.051858 -1.988336 0.983749 1.487364
wb_dma_wb_mast/assign_3_mast_drdy 3.134477 3.255134 -3.964406 -0.483213 -1.218636 1.312815 -1.988072 -1.851838 -3.968453 -1.851021 1.220880 0.744568 1.643472 -1.625125 -2.064615 1.235066 1.265860 -0.239651 2.524477 -0.483009
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 3.586154 1.552761 -0.685538 0.061152 1.886765 2.548660 -0.894835 1.493612 -2.471068 0.407200 -3.132107 -0.782223 1.663840 -2.661714 -0.077147 1.350578 0.050257 -1.910025 0.447045 0.725704
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.781242 0.624289 -1.126364 -2.145617 -1.142977 -0.541316 -0.702256 3.630717 -1.062436 -0.969958 -0.499193 -0.132755 0.548933 3.341659 -1.433776 0.098233 1.018126 -0.430232 1.405968 -0.956496
wb_dma_de/always_5/stmt_1 3.914217 0.506386 -0.102925 -1.085842 1.164765 1.296568 -1.772614 2.925192 -1.178437 1.266162 -2.828967 0.004440 -0.086034 -0.576756 -0.258273 0.269515 0.813868 -2.559995 0.098816 -1.133121
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.723861 -1.137967 -1.084299 0.147618 0.899570 -1.253449 -0.785107 0.172075 0.672376 0.170085 0.566589 1.210888 -0.962787 -1.527792 0.994331 -2.252563 -2.211165 0.751075 -0.760596 0.147420
wb_dma_de/input_mast1_err 4.381135 0.812534 -1.562708 -3.518413 -0.395389 -0.196603 -1.483818 2.170576 1.222322 -1.208332 0.214273 2.722527 -1.023574 0.802656 -1.237142 -1.140275 0.647433 0.341564 2.513060 -1.568688
wb_dma_de/reg_mast0_adr -0.142748 2.296691 -2.298682 2.888811 -1.833249 -1.268495 -1.833807 -2.865015 -4.356916 -1.210676 2.578740 -1.550476 2.496538 0.224663 -1.259792 0.480545 2.158959 -1.996731 -0.032328 0.280260
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 3.086779 3.092176 0.223637 -1.855306 -1.221211 2.009670 0.660704 -3.661221 1.293767 -2.144904 0.767847 0.786297 0.190129 -0.339291 -1.458161 3.260265 0.793990 0.961728 2.912107 1.317654
wb_dma_ch_rf/assign_15_ch_am0_we 0.444742 -0.350814 0.294869 0.010469 0.019434 1.498398 -0.878343 0.462150 -1.840279 1.081451 -0.451443 2.111729 -1.363341 2.528385 -0.700404 -0.483838 -1.679072 -0.068742 0.861593 1.064554
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 3.437720 1.238576 0.522193 -1.620545 -0.200890 1.603147 -0.087218 -1.502274 1.521467 -0.384723 0.078003 1.734543 -0.552741 -0.998384 -0.758669 0.851161 1.901766 0.036462 1.845810 -0.846805
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.310715 0.441612 0.199968 0.212596 0.930282 1.879531 0.321636 0.509228 0.597477 -0.148834 0.140828 0.287943 -0.245139 -1.115557 -0.558598 1.274678 1.349216 0.105308 0.936257 -2.443315
wb_dma_rf/inst_u2 -3.261337 0.219077 -1.609324 -0.582451 -3.689222 -0.053357 -0.064982 -2.606594 -4.746298 0.546148 -2.898725 -0.558513 0.897215 -1.465374 0.947915 0.082530 1.964693 -0.192717 -5.248130 2.248394
wb_dma_ch_rf/wire_ch_adr1_dewe -0.377952 0.338802 -0.219870 1.595657 -0.239987 -1.810941 -0.255603 -0.138933 -0.548337 -1.275468 1.546764 -0.957169 1.412037 0.557820 0.046832 -1.072367 0.720019 -0.810807 -0.446605 0.678987
wb_dma_ch_rf/always_17/if_1 0.993111 0.262874 -1.278559 -0.045923 3.430790 -0.309128 -1.537944 0.231051 -0.134324 1.909351 -2.159332 -1.849222 2.731709 -5.224969 0.971655 -1.998551 0.156342 -2.880583 -0.522912 0.079741
wb_dma_de/assign_71_de_csr 1.921606 3.441529 0.397276 -0.032719 0.172783 2.380386 2.082855 -3.712906 -0.230977 0.057315 -2.266578 2.956465 -0.800845 -3.057492 -1.023675 2.077624 0.950173 1.532090 0.613744 1.248610
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.605688 -1.107608 -0.981089 0.187190 0.962385 -1.152443 -0.766294 0.069164 0.745461 0.140430 0.592062 1.170890 -0.959616 -1.547676 0.981760 -2.113083 -2.148229 0.744984 -0.653258 0.066173
wb_dma_ch_sel/always_42/case_1 -0.837541 -0.036298 0.870026 -0.127521 -1.332376 1.798435 1.311240 2.433108 -2.890895 0.219048 -4.105154 2.562690 -2.525292 -0.194235 1.150661 -0.320474 -3.001056 1.115401 -2.753548 4.824821
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.354135 4.466341 0.357693 -2.530697 -1.039052 0.118463 1.033422 -4.825570 1.746594 -0.820849 -1.673564 1.381193 -0.388282 -0.893586 -1.398799 2.882239 0.717638 0.511782 1.546329 2.370787
wb_dma_ch_sel/always_6/stmt_1 3.300296 3.307969 -0.105913 -2.990868 -0.855660 0.448799 -0.204557 -3.885368 2.191745 -2.079012 0.317078 -0.668703 1.485629 -0.599924 -0.973506 2.810426 0.806397 -0.228255 2.968809 2.071553
wb_dma_ch_rf/reg_ch_chk_sz_r 2.345171 -0.560420 -1.119267 -0.898781 2.087143 0.146982 -2.494364 3.032572 -0.486876 1.388479 -2.236825 1.181122 -1.013535 -2.119000 0.632451 -1.796061 -1.255850 -1.842626 -0.557065 -1.044698
wb_dma_ch_sel/always_3/stmt_1 3.502087 1.450381 -0.741476 0.038402 1.444797 2.708093 1.488035 0.582005 -1.404863 0.244204 -0.913049 -0.129078 3.348360 -3.373014 -1.309673 -0.466374 4.424594 -0.467620 1.770975 -1.869756
wb_dma/wire_pointer2_s -2.197819 0.483970 -0.421385 0.005768 -1.126467 -0.199043 0.555616 -2.125223 -1.586948 -0.796800 -0.818853 -1.136379 -0.152507 -0.919157 0.373265 -0.295285 1.080259 -0.182970 -2.635793 0.530395
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.820418 0.129880 -0.475899 -1.392650 0.777916 0.433667 -0.816617 -1.284511 2.207876 -0.252721 0.637836 2.822776 -1.501878 -2.531501 0.195565 -1.173957 -0.223645 0.720446 1.135623 -0.846038
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -5.573946 3.534721 -1.838956 2.288299 1.995548 -1.987408 1.052251 -0.291746 -2.005244 0.626681 0.235830 -0.286686 -0.733836 -1.687649 -0.682459 -0.493483 -2.118144 -0.451801 -2.031352 -0.286346
wb_dma_ch_rf/input_de_txsz 2.686637 0.822768 -0.968906 1.752358 2.927648 2.883054 -0.582514 3.298834 -3.221484 0.620203 -2.936313 -2.058927 1.942193 -2.672931 0.061151 1.793914 -0.320095 -1.852257 -0.305068 -0.876789
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.285618 1.685164 0.458831 -2.220191 -1.537960 1.418421 0.237156 -1.588063 0.666846 -1.783414 0.483236 0.471480 -1.836885 -1.782545 -0.587637 -0.178524 2.735148 -0.416652 -0.280636 -1.462626
wb_dma_wb_if/input_pt_sel_i -3.449959 0.280011 -2.013627 0.306304 -2.390479 0.776849 1.079997 0.009306 -3.319279 -0.367598 -2.742593 -0.403571 1.175848 -5.588556 0.443742 -2.868412 -1.702359 1.998531 -3.331685 3.812980
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.602029 0.660496 -1.084133 -2.124601 -1.164250 -0.617694 -0.702559 3.588675 -1.116716 -0.927463 -0.538678 -0.145884 0.500961 3.289409 -1.441714 -0.001883 1.029222 -0.450919 1.315436 -0.842940
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 3.342039 1.224635 0.498395 -1.527898 -0.203287 1.566066 -0.022126 -1.434662 1.435489 -0.364375 0.057289 1.656697 -0.541664 -1.030613 -0.762320 0.896601 1.897268 0.058772 1.757848 -0.894995
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 2.449573 3.852339 -2.006650 1.114098 -1.124254 2.992798 -0.784746 -5.337023 -3.796935 -0.982643 0.886176 -0.112732 2.213293 -3.198908 -1.734155 3.191289 2.464825 -0.694165 2.007856 0.457228
wb_dma/wire_mast0_go -1.538892 -1.115516 -0.969503 0.143910 0.874634 -1.151886 -0.715583 0.132104 0.678233 0.128595 0.569057 1.123478 -0.896641 -1.432156 0.936071 -2.075627 -2.040917 0.708801 -0.680441 0.113542
wb_dma_ch_rf/always_1/stmt_1 -1.317264 0.425279 1.151246 -0.258760 -0.811199 -0.994032 -1.392886 -0.855515 0.808177 0.607828 -0.413918 -1.576335 -2.051344 2.572739 0.028616 2.273388 -2.650672 -1.548148 -1.060166 1.274284
wb_dma_ch_rf/always_10/if_1 4.295925 0.846661 -1.622360 -3.569500 -0.522209 -0.266377 -1.465077 2.346762 0.952052 -1.136031 0.015541 2.566937 -0.883642 0.900380 -1.295553 -1.161890 0.778384 0.243271 2.335714 -1.554770
wb_dma_ch_sel/assign_165_req_p1 -1.575722 -1.112139 -1.025929 0.136219 0.909797 -1.197595 -0.766574 0.174725 0.710723 0.146398 0.614066 1.178993 -0.918954 -1.522525 0.928559 -2.122102 -2.132923 0.712551 -0.662743 0.055371
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 2.429572 -0.572333 -1.026134 -0.788293 2.144975 0.129225 -2.544979 3.073116 -0.474996 1.328862 -2.191059 1.105531 -0.936128 -1.988550 0.666871 -1.806204 -1.404696 -1.900718 -0.446936 -0.849778
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.914791 1.494117 -0.400717 1.355835 1.608820 3.147992 1.156073 -0.985148 -0.721466 -0.930074 -0.165022 -0.516314 1.430633 -3.259843 -0.364273 2.350104 0.711300 0.699558 1.132517 -0.692457
wb_dma_de/always_23/block_1/case_1/block_8/if_3 3.295274 3.250871 -0.080490 -3.047922 -0.825242 0.379929 -0.257358 -3.913159 2.227364 -2.015935 0.303851 -0.650977 1.504461 -0.685949 -0.953456 2.703817 0.860527 -0.306988 2.937730 2.059309
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.723731 2.307181 -0.127537 -0.388279 0.416602 2.768329 0.893564 -3.006217 0.012997 -1.135999 -0.286795 0.748224 1.219846 -3.186374 -0.538433 1.910583 1.223992 0.665618 1.902121 1.015220
wb_dma_ch_sel/always_2/stmt_1 4.838323 0.197926 -1.267493 -0.605730 1.403393 2.017794 -0.251632 4.958253 -1.622023 -0.145098 -1.322839 0.263363 1.233443 -0.438040 -1.133274 -0.092847 2.756844 -0.689404 1.440483 -3.725680
wb_dma_ch_sel/assign_115_valid 4.091636 1.409605 0.202198 -2.466820 -0.486403 0.627083 -1.960463 2.028751 -0.011142 0.372610 -1.882400 -0.082479 -1.096022 2.065027 -1.170547 1.780206 0.490672 -2.271416 0.911208 -0.778012
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -0.486222 -1.307007 -0.698081 -0.003942 3.922983 1.051794 0.222246 1.435223 -1.109262 5.700985 -5.931785 4.803163 -1.153872 -2.462722 0.796722 -0.516642 -2.169110 1.800448 -1.006000 -1.273106
wb_dma/wire_de_txsz 3.352564 1.154500 -1.203890 0.567930 3.361462 1.464783 -1.586635 2.925569 -2.113690 0.620221 -3.328959 -3.348057 3.061596 -3.017939 0.496175 1.539217 -0.341002 -3.127950 0.049299 -0.092983
wb_dma_wb_slv/input_slv_pt_in -2.393076 3.362066 -1.709948 0.882525 1.264793 -1.609839 0.361438 -0.902078 -1.791831 -1.308143 -0.799226 -0.209155 -0.318652 -1.810288 0.179606 -0.148717 -0.254948 -0.574100 -2.310753 0.331707
assert_wb_dma_ch_sel/input_ch0_csr 2.378977 0.467114 0.206090 0.208877 0.942321 1.941482 0.302663 0.510938 0.661389 -0.168989 0.167978 0.358347 -0.300413 -1.172496 -0.566270 1.296649 1.414304 0.088757 0.933218 -2.547553
wb_dma_de/always_23/block_1/case_1/block_7/if_1 2.765414 4.170241 -2.273293 -0.063510 -0.630353 1.450944 -1.598097 -5.735099 -2.704099 -0.993547 0.441790 -1.415100 3.404389 -3.659148 -1.211962 2.746277 2.400802 -1.876885 2.178246 1.313500
wb_dma_ch_sel/assign_149_req_p0 3.552638 1.734434 -0.076749 -0.776221 -0.744382 -1.211097 -2.091398 1.857524 -0.690810 -0.894480 -0.355930 -1.067216 0.446641 2.542685 -1.120837 0.596275 1.258899 -3.020610 0.381863 -0.070322
wb_dma_de/wire_adr0_cnt_next -3.022283 -2.513436 -0.502761 -5.024397 -3.723280 -0.790099 -0.510272 1.082090 -1.130940 2.302080 -2.987320 0.159584 -0.648892 2.256099 0.880259 -0.465726 1.663878 0.791203 -3.022513 -1.083326
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -1.071936 0.290750 -1.728962 0.854906 -0.589421 -1.804802 -0.815222 -0.765426 -3.020081 4.946892 -1.937324 2.927358 3.517812 0.224608 -0.992848 -0.103028 0.160723 0.592844 1.762073 1.831318
wb_dma_ch_rf/always_23/if_1/block_1 -1.650255 -0.108010 0.417836 2.634156 0.364502 -1.788906 0.907918 -1.076995 0.164096 0.130211 2.171868 -1.613888 2.146599 -0.734173 -0.183958 -2.060150 2.888415 -1.136298 -0.983514 -1.009695
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.219375 1.639328 0.355680 -2.116546 -1.419525 1.357687 0.190318 -1.532004 0.576663 -1.723714 0.375190 0.415771 -1.697689 -1.861347 -0.528161 -0.197120 2.619733 -0.429069 -0.331830 -1.379652
wb_dma_rf/wire_ch0_txsz 2.297446 1.737394 -0.076898 0.055593 2.639229 0.065477 -2.556319 -1.818891 -0.379799 -0.638246 -2.658261 -4.137600 2.493137 -3.949260 1.897263 0.225201 0.421109 -3.960534 -1.290832 2.028583
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.419563 0.792981 0.212580 -0.366176 -1.400863 -0.222657 1.184000 2.638791 -0.760276 -1.643474 0.970073 -2.737355 1.462909 0.650065 -1.519015 -2.291142 3.592459 -1.963320 -1.171654 -1.344505
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.779728 3.383311 0.946790 -3.601843 -1.703787 -1.058708 0.130631 -3.365319 3.104066 -0.073647 -1.311364 2.119827 -2.019646 1.297174 -1.578212 1.992656 1.382134 -0.086426 1.364430 0.585286
wb_dma_de/always_6/if_1/if_1 1.031275 0.354713 -1.156723 0.126215 3.516020 -0.157270 -1.401069 0.002134 -0.017073 1.764878 -2.032675 -1.821495 2.758354 -5.298586 1.013577 -1.914664 0.172299 -2.834111 -0.435075 0.200936
wb_dma_ch_sel/assign_128_req_p0 2.372308 -0.793236 -1.204863 2.123025 1.827912 0.719714 0.265386 6.507849 -2.837310 -0.326181 -1.093359 -2.217912 3.427842 0.033715 -0.467332 -1.307861 0.714454 -1.452181 -0.495972 -1.063175
wb_dma_de/assign_77_read_hold/expr_1 -1.630515 -1.126352 -1.009177 0.157246 0.935410 -1.211869 -0.731446 0.133116 0.710885 0.156895 0.583727 1.171845 -0.975126 -1.575898 0.945741 -2.145004 -2.143154 0.744295 -0.730292 0.084951
wb_dma_de/wire_de_adr0 -3.413448 -0.278834 0.402836 -5.019539 -4.670680 -0.439721 -0.057698 0.262184 -1.696052 0.865113 -1.728160 0.434783 -2.772968 4.270926 -0.693089 -1.039445 0.758161 0.130488 -2.164777 0.696735
wb_dma_de/wire_de_adr1 -1.444245 -0.501863 0.709396 1.108097 0.591046 -0.047634 1.134793 -0.878739 0.639022 1.423857 0.681370 -0.801561 0.772471 -1.182728 -0.225827 -1.050707 2.162802 -0.444186 -0.567578 -1.661259
wb_dma_wb_mast/always_4 -1.658588 -1.181579 -1.113148 0.099094 0.933747 -1.307809 -0.776699 0.207528 0.716780 0.158593 0.584279 1.230581 -0.946807 -1.552875 0.987366 -2.251330 -2.186790 0.751236 -0.697527 0.083744
wb_dma_wb_mast/always_1 -3.298441 3.654645 -0.515580 1.193665 -0.979402 -1.948239 0.873045 -1.713421 -3.349482 -0.091869 -3.578012 0.604342 -0.579883 -1.075729 0.521443 -0.405774 0.511962 0.145552 -3.999177 3.661292
wb_dma_rf/wire_ch3_csr -0.886485 -0.414014 -1.674096 0.019502 -3.265076 -0.356725 -1.374087 -1.220084 -4.529808 0.634898 -2.915711 0.254839 1.771064 0.326754 1.773460 1.844073 -0.697409 0.171684 -3.101943 4.705492
wb_dma_ch_rf/reg_ptr_valid 1.067790 1.863103 1.633564 -0.099993 0.153963 1.059289 2.194063 -3.126932 1.803623 2.094097 -1.189986 3.032029 -1.712497 -2.098335 -1.371525 -0.021557 3.577241 0.436281 -0.079335 -2.029454
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.286225 0.052965 -0.647681 -1.297907 0.719486 0.218407 -0.783855 -1.227945 1.967829 -0.135047 0.545910 2.715310 -1.442745 -2.617328 0.261612 -1.434659 -0.390389 0.753858 0.818605 -0.695354
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.912054 0.151042 -1.953930 -0.550419 -1.435631 -1.467288 1.048693 5.188209 -1.998328 -2.604009 0.914180 -1.153347 3.743297 3.564071 -1.698403 -1.996993 1.267780 0.523533 1.354606 0.716998
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 2.036753 0.108919 -1.948882 -0.434815 -1.405235 -1.517715 0.974002 5.372241 -2.077015 -2.664287 0.999977 -1.190426 3.937232 3.673310 -1.734703 -2.107968 1.419096 0.455885 1.446988 0.765055
wb_dma_ch_sel/always_9/stmt_1 3.335964 1.297194 0.504770 -1.608685 -0.223784 1.590680 -0.058357 -1.498914 1.465100 -0.378186 0.033008 1.704475 -0.565443 -1.037042 -0.791713 0.914289 1.953040 0.023568 1.757798 -0.892022
wb_dma_rf/assign_6_csr_we/expr_1 1.924563 1.746240 0.757779 -2.523632 0.468028 -2.784197 -0.887237 1.073695 1.727522 -0.306631 -3.784569 1.975368 -5.376275 1.487673 -0.309301 -1.321324 -1.552991 -1.624570 -1.924304 -0.127963
wb_dma_ch_sel/assign_154_req_p0 3.596745 1.748720 0.031895 -0.740390 -0.726730 -1.192389 -2.112702 1.730004 -0.618392 -0.859686 -0.381831 -1.021861 0.346474 2.499466 -1.074051 0.549921 1.178305 -3.047596 0.362924 0.030469
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 4.235054 0.750025 0.514342 2.823022 3.824703 2.867090 -0.987351 3.180654 -1.544992 -0.854108 -0.891473 -2.281032 1.845513 -0.885370 0.109412 1.955142 -2.131274 -2.431236 1.828922 1.142610
wb_dma/wire_ch5_csr -2.428841 0.407430 -1.689626 -0.178261 -2.798431 -0.247974 -0.318120 -0.966285 -4.257563 1.131393 -2.501737 -0.172082 1.269066 -1.134276 0.508894 0.112465 1.009244 -0.253380 -3.752932 2.090207
wb_dma_ch_pri_enc/wire_pri10_out 1.617648 0.129566 -0.495781 -1.417007 0.659854 0.341149 -0.792681 -1.361819 2.080073 -0.240587 0.600766 2.737968 -1.422424 -2.460461 0.186548 -1.217052 -0.210955 0.733623 1.047912 -0.713216
wb_dma_ch_rf/assign_20_ch_done_we 2.361764 1.345205 -1.423918 -1.170073 1.060747 0.824899 -1.688372 0.814775 -0.654205 -0.458938 -1.512096 0.238700 -0.105366 -1.467672 -0.154038 0.776750 -2.143430 -0.815301 0.709217 1.022698
wb_dma_wb_mast/input_wb_ack_i -3.726983 5.847619 -3.684408 1.842858 0.731193 -3.368044 -0.661347 -2.571666 -5.723282 -1.025739 -2.662782 0.849866 -0.334387 -1.995200 0.169294 -1.080482 0.333197 -0.972874 -3.905499 2.271656
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.397966 0.330559 -1.167600 0.008700 3.617788 0.017535 -1.404101 0.176325 0.172322 1.750300 -1.933389 -1.657488 2.676155 -5.405272 0.899529 -1.877896 0.297548 -2.769908 -0.259625 -0.185255
wb_dma_rf/input_dma_rest -0.893061 1.261360 0.495969 0.310507 -0.334384 -0.330285 1.293579 -1.034494 -0.278895 1.155548 -1.977769 2.201649 -2.054165 -0.025709 -0.511838 0.256249 -0.118699 0.914045 -1.353101 0.292755
wb_dma_ch_sel/always_5/stmt_1 0.613447 0.447321 -1.981748 -2.012531 0.843955 -3.334909 -3.971931 -0.453633 2.014277 2.240798 -1.595696 -0.877070 2.210251 -2.799467 1.493801 2.488380 -2.854103 -1.315296 1.300900 1.171979
wb_dma_ch_sel/always_40/case_1 0.846263 1.862800 1.603335 -0.002290 0.101735 1.032290 2.254809 -3.157589 1.669970 2.172010 -1.225652 2.839082 -1.633302 -2.102255 -1.392783 -0.021172 3.699152 0.409102 -0.233589 -2.065968
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.455606 -0.543651 0.709375 1.128259 0.588803 -0.022797 1.193772 -0.930983 0.698560 1.368999 0.729689 -0.754322 0.720237 -1.205640 -0.259233 -1.017736 2.174925 -0.378951 -0.567076 -1.712147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.886642 0.628290 -1.145881 -2.179097 -1.151700 -0.582172 -0.750893 3.805460 -1.082957 -0.977091 -0.476697 -0.135001 0.550307 3.483555 -1.494022 0.034766 1.062493 -0.468098 1.451479 -1.009830
wb_dma/wire_de_csr 1.853143 3.349811 0.343310 -0.012432 0.223576 2.384371 2.082405 -3.722933 -0.240724 0.008805 -2.209444 2.820696 -0.688177 -3.220953 -0.949696 2.033293 0.944894 1.470777 0.549429 1.216438
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -1.062628 0.665644 -1.703544 0.983365 -0.562101 -1.824907 -0.716471 -0.980105 -2.955222 4.884387 -1.685020 2.879031 3.452718 0.031218 -1.275621 -0.238604 0.267515 0.393793 1.886161 1.712353
wb_dma_ch_sel/always_37/if_1/if_1 -3.055620 -0.133157 -0.606765 -4.971974 -0.276792 -1.255712 1.734552 1.392206 1.462954 3.185330 -4.962153 -0.922246 -0.773373 0.870390 -1.078925 -2.040408 -1.238841 -0.153436 -3.558331 -0.182188
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.771294 -1.152560 -1.049500 0.157352 0.841932 -1.278707 -0.729897 0.143695 0.620696 0.181927 0.524002 1.133258 -0.925490 -1.517812 0.972762 -2.192794 -2.157125 0.698020 -0.804095 0.187685
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 3.313392 1.264741 0.471088 -1.537242 -0.187058 1.629279 -0.023772 -1.471587 1.467555 -0.338805 0.017214 1.709792 -0.550298 -1.102245 -0.748202 0.916868 1.957466 0.057837 1.739098 -0.981532
wb_dma_de/always_23/block_1/case_1/block_9/if_2 3.567726 3.383492 -0.171371 -3.002157 -0.645936 0.518841 -0.290261 -3.925575 2.182815 -2.007503 0.174648 -0.624018 1.619219 -0.958666 -0.936497 2.774523 0.896338 -0.374392 3.042666 2.044498
wb_dma_ch_rf/always_10/if_1/if_1 4.040497 0.739525 -1.636836 -3.419459 -0.388787 -0.336976 -1.480110 2.293864 0.960135 -1.084650 0.082342 2.584475 -0.919926 0.752014 -1.161510 -1.292316 0.602065 0.310361 2.251504 -1.533403
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.596401 0.068880 -0.554226 -1.427933 0.693463 0.264080 -0.828246 -1.226943 2.116297 -0.193411 0.586643 2.803472 -1.434412 -2.562458 0.222935 -1.344710 -0.297321 0.752066 1.026549 -0.709951
wb_dma_ch_sel/input_ch3_adr0 -4.197501 2.158673 -1.195958 -1.714392 -0.752388 -1.140383 1.298741 -0.038846 -0.328671 -0.528403 -0.920001 -1.059069 -2.169838 -2.422422 -1.096504 -1.636266 0.772810 0.088233 -3.369375 -2.749165
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.476106 4.454895 0.325073 -2.481179 -0.984059 0.225784 1.082949 -4.697440 1.740342 -0.781948 -1.767897 1.580250 -0.447375 -0.853661 -1.437905 2.913466 0.658170 0.606921 1.578680 2.359227
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 3.355243 1.235697 0.470856 -1.540160 -0.146270 1.617111 -0.069974 -1.414345 1.469444 -0.371330 0.048724 1.688685 -0.556097 -1.063739 -0.733226 0.909068 1.854724 0.053469 1.781942 -0.920795
wb_dma_de/wire_de_txsz 3.294729 1.206790 -1.265559 0.483774 3.352763 1.316299 -1.595023 2.895998 -2.136091 0.575216 -3.337603 -3.415803 3.216659 -3.007191 0.483892 1.449912 -0.288765 -3.173851 0.000266 0.004189
wb_dma_rf/input_de_adr1 -1.551453 -0.578995 0.705926 1.125797 0.554042 -0.053622 1.202280 -0.898334 0.639111 1.428856 0.703333 -0.795770 0.777587 -1.141700 -0.251497 -1.078290 2.144356 -0.417036 -0.615987 -1.721689
wb_dma_rf/input_de_adr0 -5.086029 0.372263 -0.532508 -3.825935 -2.794617 -1.124175 -0.726648 0.293055 -1.796184 1.033392 -1.989074 -0.166490 -4.146204 2.888568 -0.277517 -0.075503 -1.618829 0.091820 -2.971426 -0.725067
wb_dma_de/always_2/if_1 -2.514510 -1.727677 -0.362049 -6.202083 -4.818015 -1.476045 -0.909149 0.357877 -0.131733 1.622195 -2.361042 -0.042430 -1.079085 4.306533 0.209003 0.910645 1.184934 0.876484 -2.129009 -0.496492
wb_dma_ch_sel/assign_102_valid 4.158254 1.344391 0.209798 -2.430476 -0.477265 0.670820 -1.927486 2.075919 -0.007789 0.304827 -1.834552 -0.062004 -1.096639 2.027762 -1.166647 1.721342 0.527379 -2.254598 0.993594 -0.877772
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -2.707113 -0.426420 -3.280769 -3.239303 -1.574800 -0.487235 3.204367 -0.386191 -3.675573 1.421418 -2.280379 -0.270302 4.062348 1.319317 -2.182782 -3.213381 1.842469 1.784351 -1.003159 0.672492
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.193661 1.664220 0.441619 -2.213926 -1.531134 1.391621 0.303402 -1.550286 0.644443 -1.724560 0.405269 0.458802 -1.766703 -1.819252 -0.593081 -0.245974 2.748807 -0.353486 -0.358774 -1.500646
wb_dma_wb_mast/assign_4_mast_err 4.049081 0.705438 -1.615736 -3.387154 -0.501281 -0.279306 -1.375987 2.404149 0.914475 -1.105625 0.113531 2.498262 -0.922396 0.859731 -1.232546 -1.203886 0.733599 0.337859 2.250751 -1.721344
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.992170 3.086834 0.230676 -1.739739 -1.264734 2.069465 0.749749 -3.735819 1.169575 -2.128695 0.761779 0.695183 0.278454 -0.372679 -1.478131 3.272070 0.851890 1.008800 2.840871 1.352203
wb_dma_ch_rf/always_2/if_1 0.708088 1.800784 1.552016 0.083322 0.158034 0.959224 2.276976 -2.908816 1.501968 2.217396 -1.328738 2.884450 -1.658820 -2.019211 -1.390435 -0.130517 3.469412 0.403786 -0.349899 -1.932322
wb_dma/input_wb1_err_i 4.021366 0.683765 -1.623368 -3.489998 -0.510874 -0.375392 -1.457955 2.238434 1.022246 -1.113905 0.155992 2.594255 -0.971062 0.820201 -1.208677 -1.326394 0.656652 0.331044 2.211860 -1.575409
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.560525 0.685053 0.291942 -0.366981 -1.486167 -0.137683 1.152277 2.628593 -0.778544 -1.576733 0.939954 -2.660126 1.482839 0.786509 -1.521932 -2.147235 3.548447 -1.958547 -1.083737 -1.247973
wb_dma_ch_sel/assign_136_req_p0/expr_1 3.667411 1.794587 -0.073158 -0.777218 -0.838709 -1.210699 -2.079816 1.746401 -0.647493 -0.951937 -0.306534 -1.003975 0.484872 2.556893 -1.155172 0.570784 1.449731 -2.990510 0.438653 -0.063964
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.753445 0.657962 -1.083276 -2.102509 -1.171495 -0.584429 -0.678301 3.688028 -1.072907 -0.985510 -0.432206 -0.188836 0.508275 3.440781 -1.450327 0.050527 0.987838 -0.491621 1.420026 -0.917519
wb_dma_ch_sel/assign_121_valid 3.807269 1.333255 0.225180 -2.280050 -0.463577 0.605988 -1.897040 2.076208 -0.200862 0.470192 -1.983300 -0.214359 -1.035563 1.951300 -1.064068 1.669155 0.423218 -2.278058 0.709946 -0.775591
wb_dma_ch_sel/assign_4_pri1 0.679010 -0.686921 -0.799970 0.378400 1.837486 0.677223 -0.454317 0.632470 1.290723 -0.003010 0.762553 1.423654 -1.163074 -2.554629 0.378405 -0.789781 -0.752242 0.815972 0.228083 -2.290227
wb_dma_de/always_2/if_1/cond 1.434755 -0.892760 -0.517797 -2.903905 -1.965339 -1.548430 -0.896626 -0.545305 3.029619 -0.074737 0.462912 -0.381782 0.771682 2.860152 -0.072224 3.453522 0.436621 1.356414 1.074851 -1.360858
wb_dma_ch_rf/reg_ch_csr_r -3.484782 1.634717 -3.076345 -0.764714 -1.465988 -0.956171 0.216409 -1.538425 -2.757128 4.365377 -0.498738 2.166109 2.929922 -0.315327 -2.600231 -1.471335 0.240040 1.148569 0.299479 0.486516
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.659405 0.103840 -0.510519 -1.373889 0.690683 0.340730 -0.771550 -1.246518 2.069998 -0.189560 0.558045 2.738824 -1.421968 -2.473701 0.213775 -1.199453 -0.228780 0.703534 1.018827 -0.747872
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.760744 0.053941 -1.820146 -0.475614 -1.515358 -1.474949 1.035029 5.159792 -1.985508 -2.654237 1.020876 -1.162475 3.684393 3.721276 -1.660880 -2.023564 1.236108 0.539968 1.334215 0.845695
wb_dma_wb_if/wire_slv_we -1.974517 -0.628027 -1.850006 -2.622817 -0.577290 -2.127508 2.098738 -3.088080 -2.485272 -2.421704 -3.539727 -1.964178 1.512321 0.569591 0.793037 -4.083952 2.257758 0.649428 -4.346387 1.556685
wb_dma_de/assign_70_de_adr1 -1.500832 -0.526096 0.702617 1.068150 0.514148 -0.060155 1.156731 -0.855536 0.619458 1.394472 0.675579 -0.764198 0.740972 -1.057018 -0.229597 -1.031171 2.091365 -0.387689 -0.602058 -1.608588
wb_dma_ch_sel/always_38/case_1/stmt_4 2.701138 2.259555 -0.092297 -0.434643 0.427003 2.651696 0.827581 -2.875368 0.071799 -1.104565 -0.309346 0.797216 1.171411 -3.088454 -0.499261 1.829916 1.170683 0.654679 1.881338 1.003827
wb_dma_ch_sel/reg_ch_sel_r -2.590456 -0.119697 -0.625370 -5.238016 -0.222248 -1.160566 1.572190 1.305627 1.808536 3.118925 -4.739977 -0.911586 -0.771745 0.998882 -1.168170 -1.714182 -1.138766 -0.116952 -3.149426 -0.535051
wb_dma_ch_sel/always_38/case_1/stmt_1 1.421979 2.033053 -1.198086 -0.531967 -0.227194 -4.058356 -3.354155 -0.924679 0.747060 1.063113 -0.768671 -2.751166 4.361860 -1.004344 0.602237 3.246983 -0.178195 -2.723855 1.445435 1.918867
wb_dma_ch_sel/always_38/case_1/stmt_3 2.941952 2.321280 -0.121540 -0.424747 0.469926 2.832807 0.860924 -2.942336 0.050765 -1.169350 -0.298063 0.851278 1.264010 -3.163649 -0.535811 1.894426 1.222322 0.656856 2.037670 1.009799
wb_dma_ch_sel/always_38/case_1/stmt_2 1.056252 1.181020 -1.145210 -0.241471 1.320400 1.483557 0.084927 -2.802372 0.670888 -0.947264 0.233228 1.859453 0.323417 -4.582324 0.397017 -0.219989 -0.952425 1.352552 1.160715 1.154872
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.469061 -1.141722 -0.993057 0.104141 0.936485 -1.164900 -0.796832 0.155112 0.814724 0.072959 0.656066 1.215761 -0.961083 -1.540109 0.941293 -2.119091 -2.124689 0.765929 -0.579184 0.029604
wb_dma_ch_pri_enc/wire_pri30_out 1.558807 0.072473 -0.540191 -1.385801 0.773859 0.241294 -0.830726 -1.333482 2.125569 -0.208723 0.609416 2.810150 -1.502262 -2.606237 0.268957 -1.339288 -0.402838 0.776681 0.987811 -0.725040
wb_dma_ch_sel/reg_ch_sel_d -0.006535 1.041225 -2.237826 -3.165904 -2.506365 -1.474168 3.822197 1.006366 0.809719 -0.810237 -0.897332 1.368436 3.527304 -1.764523 -2.152994 -3.159011 5.016813 2.956948 -0.903465 -1.338932
wb_dma_ch_rf/assign_14_ch_adr0_we -3.549856 -0.499025 0.464042 -5.138070 -4.952327 -0.466454 0.087853 0.387124 -1.772042 0.863629 -1.775609 0.399807 -2.559976 4.511498 -0.626853 -1.054425 0.952548 0.253937 -2.205914 0.735009
wb_dma_rf/wire_ch1_csr -0.948665 -0.324306 -1.510426 0.227707 -3.301599 -0.552839 -1.322068 -1.324371 -4.437019 0.604080 -2.722303 -0.042390 1.919672 0.249440 1.709965 1.789653 -0.439422 -0.059742 -3.136904 4.669919
wb_dma_inc30r/always_1/stmt_1/expr_1 0.605719 -3.044349 0.838153 -2.267519 -2.997221 -0.398576 0.543466 -1.917892 2.065395 1.606840 0.383863 -1.412080 4.004039 1.099072 0.721818 0.397846 5.181559 0.330055 -0.332485 -0.323725
wb_dma_rf/wire_pause_req -2.197822 3.470170 -0.812934 -1.683269 1.082653 -3.678673 -0.399484 0.583341 1.178758 2.984156 -3.669160 1.693633 -3.975083 -0.332803 -2.102732 -1.985714 -3.631580 -1.652824 -2.315881 -0.102880
wb_dma_ch_sel/assign_95_valid 1.555942 -2.276675 -3.189864 -2.280278 -3.288771 -0.532035 -3.669290 -0.118062 -4.221530 0.809402 -0.668557 -1.836190 5.473383 2.637243 1.040728 1.538623 0.369655 -0.959690 0.788374 3.122571
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.852198 -0.138176 0.883519 1.315644 1.566612 1.887831 1.490737 -0.359980 1.322714 1.245193 0.902769 -0.474060 0.504536 -2.270990 -0.823465 0.227166 3.557384 -0.278970 0.351925 -4.246904
wb_dma_ch_rf/reg_ch_stop 4.183144 0.754249 -1.561353 -3.460864 -0.508000 -0.304479 -1.436772 2.308861 1.044806 -1.167423 0.176479 2.510553 -0.930588 0.917554 -1.233117 -1.179397 0.685037 0.304612 2.331338 -1.565240
wb_dma_ch_sel/assign_146_req_p0 3.565710 1.812150 -0.027533 -0.733368 -0.758876 -1.165908 -2.006623 1.603638 -0.610954 -0.965879 -0.249260 -0.977442 0.355012 2.429739 -1.129392 0.593679 1.369069 -2.948071 0.401776 -0.073624
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.267327 0.323637 -0.235822 1.635355 -0.208853 -1.806535 -0.279827 -0.131050 -0.500994 -1.263337 1.574419 -0.936714 1.443237 0.581425 0.062830 -1.073023 0.785655 -0.796839 -0.395687 0.674737
wb_dma_de/input_dma_abort 3.990855 0.652378 -1.727223 -3.436990 -0.483631 -0.340891 -1.481629 2.342706 0.932257 -1.061423 0.052208 2.579734 -0.928288 0.752626 -1.183268 -1.324865 0.667087 0.336883 2.158312 -1.657392
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.652054 0.052501 -0.621080 -1.491152 0.706865 0.246879 -0.864027 -1.264046 2.098762 -0.217737 0.592551 2.878404 -1.443493 -2.563825 0.192238 -1.438097 -0.295030 0.779924 1.027890 -0.741903
wb_dma_de/input_adr1 -0.434216 0.339418 -0.268055 1.558269 -0.232639 -1.778779 -0.212057 -0.142556 -0.544787 -1.230520 1.515163 -0.960287 1.408625 0.511903 0.064305 -1.085639 0.764748 -0.768016 -0.479097 0.663677
wb_dma_de/input_adr0 -2.827802 1.626051 0.148221 -4.847286 -5.464278 -1.185764 1.412730 -1.961472 0.438219 -1.630270 0.175769 -1.423182 -0.745602 2.323689 -1.686221 -0.986352 3.076843 0.249879 -2.120313 0.701834
wb_dma_ch_arb/reg_next_state -0.250160 1.145636 -2.311316 -2.960827 -2.500684 -1.463729 3.915446 0.946231 0.635188 -0.931436 -0.752410 1.267996 3.442645 -1.753623 -2.216155 -3.193056 4.973044 3.033284 -0.955330 -1.355770
wb_dma_wb_mast/input_wb_err_i 4.146558 0.699464 -1.555571 -3.511479 -0.528894 -0.256203 -1.447970 2.230799 1.135830 -1.169607 0.250993 2.580040 -1.025099 0.947317 -1.266847 -1.155237 0.725091 0.366436 2.353698 -1.666374
wb_dma_wb_if/wire_wbs_data_o 1.305556 0.882504 0.065496 2.108331 1.671054 2.908698 1.904331 -1.862222 -2.033760 -1.386228 -0.605966 1.291891 2.648172 -2.178815 0.455092 0.031050 -0.837612 1.902088 1.799525 4.357222
wb_dma_de/assign_73_dma_busy -1.482191 1.951326 0.021474 -0.862446 2.942005 -0.660632 0.701327 0.994158 1.714736 2.060146 -3.365942 -2.879633 -2.087421 -0.684684 -1.687460 -0.473180 -2.125926 -2.794102 -3.733098 -2.519599
wb_dma_de/always_22/if_1 -1.997120 1.830962 -1.929408 0.206143 0.983553 -2.660639 0.244823 -0.640503 -1.579720 5.118267 -2.956475 1.446332 2.203134 0.937497 -2.599129 -1.179856 -1.220524 -0.477534 0.080692 0.743481
wb_dma_rf/wire_ch2_csr -1.046719 -0.509721 -1.516063 0.115238 -3.379003 -0.677859 -1.368644 -1.404934 -4.251523 0.681193 -2.669255 -0.019048 1.894989 0.322413 1.810789 1.757459 -0.397498 0.004331 -3.166094 4.595473
wb_dma_de/input_de_start 0.733262 0.922905 -2.098153 -0.494736 0.707987 -4.971499 -4.200576 -0.518341 1.727809 1.018601 0.018036 -1.574010 3.456044 -2.117698 1.332880 1.591986 -2.028085 -2.123777 1.206550 1.661342
wb_dma_pri_enc_sub/always_3/if_1 1.642771 0.123737 -0.568724 -1.440027 0.715284 0.297693 -0.846942 -1.341184 2.170862 -0.189519 0.597963 2.864626 -1.482784 -2.556391 0.221179 -1.320780 -0.289757 0.755810 1.020426 -0.746678
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.409733 -0.642508 0.965982 1.452726 1.866231 -0.413036 -1.712644 2.664852 -0.480049 0.691384 -1.123275 -1.845952 -0.507708 1.157698 0.858326 0.243190 -2.855868 -2.602256 -0.693492 1.246600
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.628346 0.169296 -1.959141 -0.539630 -1.582307 -1.609968 1.094815 5.072923 -2.126170 -2.524294 0.837683 -1.192370 3.784642 3.548952 -1.685304 -2.043194 1.279334 0.500655 1.222356 0.925543
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.331622 0.727152 0.210446 -0.260698 -1.428945 -0.268852 1.180023 2.573380 -0.875570 -1.501986 0.875867 -2.810812 1.590010 0.587287 -1.476309 -2.304348 3.608236 -2.058840 -1.262926 -1.187337
wb_dma_ch_rf/always_25/if_1/if_1 -0.261691 -1.193258 -1.361471 -1.520951 -0.622544 -2.535852 -0.534140 -0.263263 1.651213 -0.597945 -1.576681 -0.609981 1.058921 -1.211663 2.168992 1.896811 0.895321 1.605456 -2.326226 -1.406210
wb_dma_ch_sel/assign_98_valid/expr_1 -1.216023 -1.000862 -1.766598 -3.070510 -4.080005 -1.283811 -1.846888 0.040193 -3.368219 2.281946 -0.727138 -2.966373 3.575859 2.898001 -0.968428 -0.161066 4.303408 -2.416514 -1.276804 -1.177322
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -3.625450 1.517520 -2.647557 -0.385088 -1.176605 -0.905406 -0.329670 -1.419529 -2.904203 5.073021 -1.444344 1.159954 2.735070 0.015666 -2.380253 -0.757813 -0.631213 0.054423 -0.714067 0.879465
wb_dma_ch_sel/reg_pointer 0.930227 1.864666 1.625691 0.049821 0.164033 1.131065 2.299433 -3.033276 1.644282 2.103082 -1.163244 2.890674 -1.646893 -2.098192 -1.416649 0.082075 3.651955 0.460934 -0.172228 -2.163015
wb_dma_wb_if/input_wb_err_i 4.197376 0.722850 -1.635566 -3.585311 -0.480480 -0.299874 -1.480942 2.301061 1.053575 -1.137642 0.130679 2.685949 -0.962214 0.777329 -1.252105 -1.343002 0.733479 0.333069 2.336331 -1.682960
wb_dma_rf/input_de_csr 1.891800 3.360093 0.351786 0.074870 0.241897 2.373533 2.031275 -3.645633 -0.319604 -0.003779 -2.168844 2.807554 -0.674211 -3.077787 -0.963405 2.049875 0.895254 1.429285 0.620800 1.333712
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.575483 -1.141195 -1.042855 0.118447 0.944387 -1.224458 -0.799893 0.204990 0.762263 0.118855 0.609537 1.215879 -0.982060 -1.529587 0.946058 -2.196283 -2.174152 0.722833 -0.697753 0.095811
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -2.251288 0.482441 -0.397285 -0.006535 -1.135629 -0.195609 0.643858 -2.227666 -1.568947 -0.859246 -0.790537 -1.180288 -0.112629 -0.899920 0.371141 -0.352561 1.110812 -0.133225 -2.640000 0.505899
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.663713 0.079757 -0.523682 -1.358785 0.743759 0.398894 -0.820529 -1.237308 2.111718 -0.224996 0.661624 2.774958 -1.478511 -2.468417 0.208474 -1.232718 -0.220395 0.735914 1.064388 -0.838490
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.578068 -1.144465 -1.030373 0.147790 0.969254 -1.172003 -0.750399 0.111777 0.770416 0.140591 0.626706 1.228532 -0.979023 -1.564735 0.991621 -2.151948 -2.153336 0.757297 -0.657504 0.080447
wb_dma_ch_rf/input_de_adr0_we 0.275545 0.879659 0.324338 -1.450626 -1.697660 -0.701394 -0.179071 -0.850936 1.166427 -0.985297 1.038391 -0.041405 -1.010865 2.752697 -0.954006 1.386150 -0.282128 0.335884 0.928559 0.353839
wb_dma_ch_sel/assign_161_req_p1 -1.475107 -1.111604 -0.970542 0.145872 0.935369 -1.165152 -0.753415 0.138757 0.752795 0.112230 0.580604 1.145370 -0.940363 -1.484627 0.934452 -2.066932 -2.095720 0.719230 -0.610117 0.047447
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -3.519979 1.753269 -2.971162 -0.624151 -1.342148 -0.938480 0.320678 -1.421435 -2.599963 4.219410 -0.520822 1.917053 2.701522 -0.290099 -2.564750 -1.302580 0.197049 1.074854 0.124067 0.255723
wb_dma_ch_sel/assign_129_req_p0 2.287678 -0.772192 -1.231740 2.095076 1.872712 0.724007 0.242899 6.560026 -2.804180 -0.260294 -1.220643 -2.329766 3.390651 -0.135126 -0.391266 -1.254980 0.480685 -1.506154 -0.564078 -0.967679
wb_dma_de/wire_de_ack 2.111359 4.300115 0.237055 -2.572534 -1.097707 -0.065098 1.012820 -4.591905 1.670668 -0.798477 -1.704964 1.243009 -0.259720 -0.654920 -1.348979 2.776563 0.594315 0.494588 1.428064 2.410704
wb_dma_ch_arb -0.911726 0.859739 -1.428012 -2.078290 -1.788611 -1.408427 2.935804 0.640540 0.840771 0.364222 -1.820463 0.177736 2.572733 -1.966703 -1.564368 -1.987396 3.409881 1.526171 -2.339818 -0.917541
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.291035 1.686901 0.422600 -2.208687 -1.499012 1.355144 0.179031 -1.551733 0.659837 -1.782603 0.397828 0.442353 -1.772368 -1.782547 -0.581289 -0.176011 2.686935 -0.444234 -0.282024 -1.397561
wb_dma_pri_enc_sub/always_3/if_1/cond -1.588451 -1.139256 -1.017703 0.171314 0.982730 -1.207073 -0.801863 0.167137 0.770491 0.096095 0.658615 1.246905 -0.985339 -1.549583 0.944652 -2.179525 -2.145653 0.776563 -0.648015 0.056286
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.810565 -0.118698 0.880408 1.359001 1.519049 1.827608 1.429526 -0.388505 1.247697 1.229023 0.874107 -0.459250 0.481599 -2.278163 -0.777609 0.257648 3.398940 -0.272132 0.348425 -4.097435
wb_dma/wire_de_txsz_we 4.130982 0.739863 0.546475 2.844335 3.822859 2.801333 -1.033629 3.153239 -1.540668 -0.819039 -0.933411 -2.337154 1.705598 -0.826825 0.145802 1.932048 -2.218218 -2.484404 1.747344 1.149192
wb_dma_ch_pri_enc/wire_pri16_out 1.623647 0.105463 -0.584902 -1.417827 0.757030 0.303620 -0.850613 -1.245861 2.123485 -0.210906 0.606433 2.838224 -1.478976 -2.612370 0.214388 -1.344670 -0.331759 0.761401 1.021016 -0.795222
wb_dma_ch_pri_enc 1.533820 0.050755 -0.546778 -1.360318 0.753741 0.299915 -0.788480 -1.292792 2.138451 -0.197193 0.636041 2.787024 -1.515241 -2.577965 0.238222 -1.341394 -0.366091 0.777768 0.956557 -0.742777
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.299970 0.445062 0.201433 0.162312 0.938631 1.902075 0.324579 0.427100 0.632842 -0.145634 0.153472 0.349449 -0.277399 -1.125323 -0.557133 1.300211 1.381606 0.123148 0.906674 -2.456305
wb_dma_ch_rf/always_11/if_1/if_1/cond 3.110435 -0.903061 -2.205574 -0.390748 2.327182 0.821083 -0.986773 4.980772 -0.886015 0.048886 -0.731571 1.329688 0.278784 -1.958733 -0.146789 -2.144210 0.599303 0.063263 0.683318 -3.628560
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.750765 0.147861 -1.912641 -0.464500 -1.430633 -1.508424 1.072296 5.112858 -2.030557 -2.608242 0.904604 -1.205357 3.759003 3.514664 -1.653446 -2.037402 1.258332 0.504375 1.304924 0.860019
wb_dma_ch_pri_enc/wire_pri7_out 1.598264 0.094926 -0.509459 -1.371492 0.689041 0.320968 -0.768133 -1.264619 2.063797 -0.204244 0.585379 2.773541 -1.413546 -2.438421 0.190652 -1.311827 -0.278243 0.730411 1.004605 -0.704520
wb_dma_ch_sel/always_6/stmt_1/expr_1 3.467872 3.361053 -0.145441 -3.052618 -0.753858 0.378848 -0.334599 -3.955480 2.234247 -2.080733 0.282848 -0.712294 1.575797 -0.752580 -0.956887 2.774741 0.817520 -0.369974 3.060984 2.142252
wb_dma_wb_if/wire_mast_err 4.047307 0.714713 -1.500251 -3.443655 -0.525497 -0.422399 -1.527335 2.221242 1.127987 -1.241961 0.304406 2.583860 -1.047564 1.099402 -1.180899 -1.248641 0.540740 0.256964 2.378322 -1.442418
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.641650 1.381742 -0.165649 -0.133784 2.630915 0.962106 -0.695778 -0.008896 -0.600233 1.739861 -2.577709 -2.848927 3.565799 -3.810698 0.088087 0.038008 2.277843 -3.556072 0.281734 -0.079469
wb_dma_wb_if/input_wb_cyc_i -3.592040 2.382986 -1.593552 1.900409 -1.596499 -1.259992 2.421174 2.421319 -4.952289 -3.433390 -1.298022 -3.448227 2.072515 -1.859973 -0.717606 -2.507657 -1.436399 -0.049683 -2.522953 4.239892
wb_dma_ch_sel/assign_97_valid 2.641071 -2.132667 -1.804249 -2.969277 -4.535684 -0.618658 -3.743669 0.678504 -4.111346 1.716461 -1.308028 -2.122463 4.727363 5.226435 0.316831 2.368941 2.556799 -2.174203 0.764277 1.936126
wb_dma/wire_mast0_drdy 0.523598 3.051340 -3.324352 0.071245 -1.345430 1.411063 -2.861764 -4.110709 -4.160882 0.415358 -0.432541 -0.135117 0.293440 -2.745369 -1.223597 2.687542 -0.346646 -1.357075 -0.136395 0.189062
wb_dma_ch_pri_enc/wire_pri8_out 1.618574 0.086506 -0.569667 -1.372671 0.796396 0.322251 -0.835643 -1.232463 2.091443 -0.174292 0.568435 2.839992 -1.486710 -2.632219 0.215541 -1.333092 -0.314959 0.764400 0.970414 -0.770265
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.721639 0.103660 -0.544561 -1.367938 0.801055 0.422188 -0.782724 -1.231292 2.145176 -0.239298 0.642044 2.832243 -1.514179 -2.601613 0.179741 -1.222556 -0.259678 0.748629 1.055123 -0.905339
wb_dma_wb_if/wire_pt_sel_o -3.677397 0.495713 -2.006155 0.537156 -2.361214 0.728691 1.253780 -0.156137 -3.708425 -0.402257 -2.778214 -0.564774 1.406319 -5.569933 0.379350 -2.885674 -1.560264 1.910098 -3.405359 4.088973
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.461739 -1.123647 -0.985156 0.135898 0.963341 -1.139192 -0.756436 0.147626 0.757638 0.091975 0.604606 1.174932 -0.955919 -1.469666 0.916317 -2.056186 -2.104710 0.695681 -0.585951 0.029636
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.433798 1.668388 0.462449 -2.265854 -1.551917 1.434875 0.227761 -1.538790 0.718204 -1.735503 0.430428 0.487336 -1.785825 -1.732961 -0.617820 -0.181047 2.784477 -0.389829 -0.258590 -1.516071
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.770345 0.119527 -0.524837 -1.423691 0.748106 0.362185 -0.810339 -1.207790 2.168585 -0.234467 0.603967 2.822390 -1.448524 -2.514344 0.162678 -1.261052 -0.224613 0.713172 1.127964 -0.782853
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.667271 -0.118805 0.445571 2.747126 0.396749 -1.800176 0.943437 -1.087845 0.137702 0.111970 2.273657 -1.688619 2.249598 -0.751048 -0.221506 -2.119273 3.022365 -1.210363 -0.983983 -1.040534
wb_dma_ch_pri_enc/wire_pri22_out 1.793207 0.108596 -0.545890 -1.359220 0.789444 0.435947 -0.829668 -1.300564 2.214260 -0.220824 0.637012 2.837175 -1.508584 -2.646078 0.215779 -1.185757 -0.227375 0.766954 1.092884 -0.876845
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.398337 1.673360 0.474232 -2.310104 -1.585891 1.437429 0.200696 -1.609799 0.752654 -1.779347 0.482228 0.503232 -1.817146 -1.721719 -0.624523 -0.175288 2.769986 -0.371523 -0.239442 -1.484755
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.823435 0.692886 -1.145403 -2.255242 -1.243085 -0.550472 -0.741930 3.682369 -1.032365 -1.002498 -0.501469 -0.141829 0.506023 3.418405 -1.527979 0.100935 1.083510 -0.461520 1.445273 -0.967785
wb_dma_ch_sel/assign_143_req_p0/expr_1 3.808171 1.758716 -0.045297 -0.770034 -0.693459 -1.196603 -2.112070 1.828466 -0.559827 -0.943965 -0.263429 -0.921397 0.433775 2.475220 -1.100685 0.537045 1.360139 -2.998620 0.541470 -0.175071
wb_dma_ch_sel/assign_135_req_p0 3.676323 1.650914 0.017926 -0.679255 -0.603863 -1.129584 -2.136188 1.883772 -0.550298 -0.913611 -0.299101 -1.059834 0.329227 2.573833 -1.039379 0.623779 1.138020 -3.048861 0.496662 -0.057867
wb_dma_ch_sel/wire_gnt_p0_d 0.710953 2.293644 -1.316061 -3.118326 -3.232130 -0.660046 4.733415 0.546798 0.256380 -0.856334 -1.464332 0.257615 4.141503 -0.642494 -3.006859 -1.312093 6.770000 2.440408 -0.593875 -1.452376
wb_dma_de/assign_20_adr0_cnt_next 0.451502 -0.371513 0.291666 0.018031 0.073518 1.544168 -0.892241 0.436841 -1.872042 1.125183 -0.462420 2.151879 -1.426541 2.498769 -0.698200 -0.476938 -1.677490 -0.029365 0.872044 1.026288
wb_dma_wb_if/inst_check_wb_dma_wb_if -3.138253 0.839870 -0.992291 0.443112 -2.867601 -0.062432 0.008460 -0.142383 -2.671162 0.635802 -2.016997 -1.044529 -0.511906 -4.056481 -0.120352 -1.132903 -0.204087 0.199467 -3.344763 1.019588
wb_dma_ch_sel/assign_153_req_p0 3.674048 1.713232 -0.027239 -0.888347 -0.784106 -1.067272 -2.035414 1.716561 -0.553844 -0.813799 -0.403345 -0.872688 0.282036 2.420057 -1.131126 0.685611 1.396213 -2.933886 0.419702 -0.250819
wb_dma_de/assign_82_rd_ack/expr_1 1.979920 0.407820 -1.614627 0.241865 2.678591 1.341961 -1.605332 1.583326 -1.684070 0.465491 -2.344507 0.318780 0.761370 -3.946169 0.777167 -0.807647 -1.926602 -1.168781 -0.190894 0.839313
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 1.981207 1.312072 -1.386132 -1.066929 1.146014 0.691916 -1.718454 0.718219 -0.625262 -0.347063 -1.530443 0.247626 -0.280809 -1.640568 -0.035803 0.691306 -2.332797 -0.790257 0.531790 1.034224
wb_dma_de/reg_de_csr_we 5.485969 2.878997 -0.230948 0.269864 1.641267 3.740081 2.405777 0.170773 -2.670818 -0.561153 -3.683362 4.593797 1.279017 -2.368748 -1.152739 -0.266635 1.828040 1.834288 2.316883 2.342684
wb_dma/wire_wb0_ack_o -2.615308 3.427094 -1.902133 0.866475 1.467281 -1.703231 0.346755 -0.811115 -1.869598 -1.172096 -1.095235 -0.136707 -0.453080 -2.086923 0.325858 -0.201868 -0.497864 -0.564343 -2.584743 0.304998
wb_dma_ch_sel/always_9/stmt_1/expr_1 3.378900 1.268801 0.508642 -1.602947 -0.179939 1.596403 -0.074988 -1.479391 1.467108 -0.358598 0.053392 1.758322 -0.561471 -1.065427 -0.748196 0.867199 1.863159 0.048399 1.811555 -0.856595
wb_dma_ch_pri_enc/wire_pri23_out 1.727737 0.065817 -0.543142 -1.347815 0.841190 0.342226 -0.812717 -1.239582 2.211682 -0.194490 0.670052 2.848100 -1.513499 -2.615272 0.246895 -1.297895 -0.326113 0.773867 1.067104 -0.860483
wb_dma_ch_sel/assign_103_valid 4.095701 1.402842 0.187336 -2.473400 -0.602117 0.608242 -1.872195 2.061562 -0.152149 0.320305 -1.905854 -0.066683 -0.989282 2.052701 -1.186709 1.603067 0.649783 -2.197480 0.938130 -0.810068
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.206601 0.448165 1.151957 -0.345703 -0.896546 -0.983012 -1.371482 -0.837765 0.837456 0.519084 -0.302082 -1.537636 -1.987751 2.670680 -0.017207 2.250518 -2.546601 -1.504567 -1.006286 1.305466
wb_dma_rf/wire_ch1_txsz -0.882853 0.708872 -1.306312 -0.424648 0.584484 -0.230706 -0.232952 -3.197099 0.257550 -0.891876 0.196311 1.737014 0.503612 -3.598090 0.948834 -1.478628 -2.319432 1.296139 0.481226 3.425881
wb_dma_de/always_23/block_1/stmt_13 0.919568 0.617675 -0.320308 -3.248464 -0.933552 -2.190947 -2.417507 -3.937764 2.968102 0.548790 -1.796775 -2.727177 2.552026 0.192234 1.345077 4.437976 -1.970610 -1.140370 0.336012 3.473888
wb_dma_de/always_23/block_1/stmt_14 -1.509752 -1.369258 -0.052714 0.577429 3.615508 1.225765 -0.838193 5.894604 -2.833392 5.803649 -4.372593 -0.086183 -2.078447 -0.038055 -0.594004 -0.958699 -0.408879 -2.373317 -2.019174 -5.542049
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.728173 -0.123378 -0.851196 1.311712 3.182185 1.474590 -0.485290 0.677717 -0.940999 1.787831 -1.555700 -0.434169 1.408388 -4.954349 0.531767 -1.638862 0.238874 -1.533424 -0.611507 -0.920675
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.291695 0.912012 0.346017 -1.436903 -1.707411 -0.698578 -0.153555 -0.851515 1.198497 -1.046230 1.052484 -0.049201 -1.003997 2.747652 -0.959915 1.414229 -0.308538 0.308119 0.972016 0.356987
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.590615 0.174464 -0.499536 -1.401983 0.651013 0.349795 -0.763603 -1.378321 2.025440 -0.162737 0.560122 2.737707 -1.401996 -2.505334 0.198545 -1.228867 -0.229747 0.722350 0.971880 -0.673818
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 3.940422 0.531225 -0.137038 -1.115417 1.151399 1.159472 -1.855230 3.000344 -1.241400 1.238177 -2.815198 0.031030 -0.038994 -0.404576 -0.272558 0.182964 0.710394 -2.597625 0.169450 -0.959636
wb_dma_ch_rf/input_ch_sel -1.455820 5.048377 0.636546 -1.842679 1.044839 -0.562214 2.341210 -3.122137 1.891346 1.232612 -4.297383 -0.489665 -3.266135 0.199138 -2.805717 1.695704 -3.048781 -0.918443 -2.593011 1.281336
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.488538 -0.547473 0.740835 1.118493 0.581203 0.008226 1.201088 -0.981037 0.676684 1.376004 0.741287 -0.723209 0.718165 -1.164457 -0.226052 -0.985162 2.134560 -0.345180 -0.601499 -1.646045
wb_dma_ch_pri_enc/wire_pri4_out 1.693158 0.129531 -0.532725 -1.389282 0.736301 0.334119 -0.825503 -1.193990 2.104660 -0.206194 0.581278 2.797549 -1.443756 -2.476903 0.201047 -1.286142 -0.259086 0.711049 1.055268 -0.788563
wb_dma_ch_rf/wire_ch_txsz_we 2.365755 1.296701 -0.195744 0.002346 2.709692 0.816315 -0.684386 0.013560 -0.682803 1.756592 -2.631259 -2.854160 3.589262 -3.879514 0.168617 -0.106974 2.020293 -3.534873 0.147076 0.125632
wb_dma_de/assign_70_de_adr1/expr_1 -1.476025 -0.545098 0.697572 1.164661 0.633687 -0.044826 1.126374 -0.909487 0.631025 1.404600 0.690492 -0.787679 0.801977 -1.206978 -0.216255 -1.046654 2.104688 -0.446175 -0.626572 -1.615015
wb_dma_ch_sel/assign_116_valid 4.191751 1.421091 0.168588 -2.513638 -0.511201 0.706538 -1.967729 2.107128 -0.106420 0.400645 -2.021979 -0.050878 -1.028485 1.965432 -1.195519 1.764286 0.560614 -2.284644 0.900775 -0.914032
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 3.890766 2.301058 0.414205 -4.013644 -1.365214 -0.698434 -1.130532 -2.540206 3.525383 -1.291960 0.619215 0.148892 -0.128099 1.186522 -1.142987 1.801447 1.561545 -0.917696 2.758846 0.198343
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.465357 -0.331511 0.231875 -0.013722 0.011785 1.502105 -0.873729 0.482963 -1.871669 1.065202 -0.517193 2.097078 -1.360896 2.417520 -0.722080 -0.524071 -1.572509 -0.094795 0.825885 1.018728
wb_dma_wb_mast/wire_wb_addr_o -0.429726 -0.588874 -0.841712 1.560897 -0.321647 -0.867131 1.654280 2.050268 -0.969649 -1.832692 1.573508 -0.987285 3.360390 0.616817 -0.326058 -2.125606 0.290607 0.970380 0.237924 1.665675
wb_dma_ch_rf/reg_ch_csr_r2 3.319987 -0.906024 -2.216785 -0.377210 2.345192 0.857156 -1.020713 5.125751 -0.894920 -0.035687 -0.668281 1.364251 0.372616 -1.843131 -0.179099 -2.136908 0.607626 0.030810 0.840673 -3.632528
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.566978 -1.058815 -1.308909 -1.394899 -0.733987 -2.552673 -0.460601 -0.388606 1.439196 -0.562564 -1.609005 -0.623763 0.913872 -1.200491 2.117912 1.704503 0.829034 1.570641 -2.408585 -1.148959
wb_dma_ch_sel/assign_11_pri3 2.336927 0.462497 0.197397 0.208519 0.942026 1.942608 0.305299 0.484465 0.637991 -0.173464 0.172017 0.346988 -0.275622 -1.159045 -0.549932 1.317894 1.399056 0.105028 0.925007 -2.470790
wb_dma_de -3.129114 1.318365 -1.642322 -0.970778 -0.878853 -2.257340 -0.010827 -1.520542 -1.958285 3.446241 -2.250500 0.314407 1.387644 0.806405 -1.737600 -1.789239 -0.571871 -0.723666 -1.492515 1.352659
wb_dma_wb_slv/wire_wb_data_o -5.804660 -1.381409 -0.553818 0.748285 0.899524 -1.310530 3.125299 2.862709 -1.720162 2.058902 0.446754 -1.882204 1.134537 0.997324 -1.215363 -2.423763 -2.530657 0.460379 0.224321 -0.071037
wb_dma_inc30r/always_1/stmt_1 -0.657704 -5.669630 0.365969 -2.598966 -2.579119 -0.471500 1.604585 2.152959 1.057757 2.526222 -1.149539 -1.662928 5.030929 1.543159 2.054437 -0.226511 3.751821 1.777433 -0.503917 -0.044360
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.589834 -1.099360 -0.991159 0.116658 0.904128 -1.198589 -0.724279 0.149435 0.726530 0.166875 0.562904 1.173760 -0.939258 -1.536269 0.949694 -2.163935 -2.095170 0.723226 -0.671965 0.114796
wb_dma_ch_sel/assign_127_req_p0 4.984053 0.278110 -1.323664 -0.626985 1.454177 2.010730 -0.317222 5.092058 -1.658343 -0.173717 -1.385462 0.225504 1.358937 -0.417972 -1.182865 -0.060713 2.748190 -0.715315 1.514188 -3.734127
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.607227 0.073125 -0.555317 -1.414795 0.716895 0.281226 -0.823322 -1.291847 2.147420 -0.208624 0.636274 2.868877 -1.506121 -2.579613 0.226445 -1.379771 -0.314535 0.762449 0.992403 -0.759611
wb_dma_ch_sel/assign_94_valid 0.832416 0.925351 -2.079325 -0.694621 0.701994 -4.892739 -4.277533 -0.459918 1.833267 1.080030 -0.207261 -1.548994 3.252440 -2.079319 1.351189 1.585871 -2.124296 -2.172549 1.176903 1.630669
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.145960 0.248511 -1.084212 0.093404 3.575493 -0.050236 -1.377068 0.241683 0.117247 1.804541 -1.945976 -1.768444 2.638978 -5.260422 0.931592 -1.873024 0.304250 -2.836916 -0.383899 -0.224206
wb_dma_ch_pri_enc/wire_pri12_out 1.739859 0.102837 -0.519653 -1.389999 0.768380 0.385355 -0.849245 -1.292828 2.187203 -0.239770 0.659114 2.855867 -1.507048 -2.582815 0.213073 -1.315859 -0.302929 0.745943 1.066744 -0.824853
wb_dma_ch_rf/always_20/if_1/block_1 -3.656274 -0.251069 0.363774 -5.067242 -4.756804 -0.673886 -0.043269 0.392956 -1.799440 0.872198 -1.898868 0.259877 -2.675232 4.339645 -0.622921 -1.068658 0.617798 0.050750 -2.230210 0.883066
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.996779 1.721860 0.435587 -2.228626 -1.624185 1.342366 0.284675 -1.707908 0.608714 -1.757635 0.348717 0.405281 -1.800342 -1.868013 -0.544343 -0.280216 2.709501 -0.379170 -0.498830 -1.384280
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 4.156740 -0.092928 -1.894593 -2.133998 1.277196 0.460426 -1.372272 3.115227 -0.031275 -0.200424 -0.839674 2.754062 0.005391 -1.913931 -0.356393 -2.599390 1.016630 -0.035937 1.556791 -2.011547
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.554211 -0.434187 0.796567 1.165951 0.889988 -0.329313 -1.250748 0.008222 -0.376613 1.577338 -1.399770 -1.535230 -0.977804 -0.191411 0.940706 0.771786 -2.336212 -1.877115 -1.940699 0.970795
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.325599 2.410427 0.944695 -1.253189 -0.518489 1.128374 1.248721 -2.314444 1.129989 0.809367 -1.901855 3.805795 -2.531617 -0.987978 -1.245842 0.999393 1.690976 0.919232 0.344013 -0.565574
wb_dma_wb_if/input_slv_din -5.731025 -1.413508 -0.647633 0.696470 0.775597 -1.375209 2.938726 3.009802 -1.901024 2.080570 0.391719 -1.869690 1.288842 1.236032 -1.202427 -2.485210 -2.498735 0.360464 0.188425 0.043574
wb_dma_ch_sel/assign_94_valid/expr_1 0.865367 0.891309 -2.202609 -0.712321 0.637011 -4.825286 -4.209226 -0.599192 1.709667 1.029464 -0.079363 -1.417363 3.500882 -2.289744 1.370939 1.436162 -1.815855 -1.982722 1.232784 1.561042
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 3.318450 0.025613 1.252363 -0.138925 1.241731 -0.562481 -2.556867 2.302023 0.047590 -0.088844 -0.859078 -0.396448 -0.079560 2.331598 0.387728 -0.707446 -2.467139 -3.241093 1.453291 3.220944
wb_dma_de/always_21 3.090569 3.063518 0.201155 -1.719605 -1.162093 2.191828 0.745735 -3.646070 1.205976 -2.125073 0.702864 0.734218 0.276297 -0.527101 -1.472433 3.351802 0.899846 0.984211 2.858033 1.171163
wb_dma_de/always_22 -1.903831 1.708355 -1.736782 0.135650 0.900584 -2.603855 0.271843 -0.927731 -1.309852 4.937254 -3.018930 1.564549 1.957710 0.946754 -2.439663 -1.054714 -1.296082 -0.373379 -0.068088 0.903628
wb_dma_de/always_23 -2.044355 1.682080 -1.802083 0.179979 0.880309 -2.810717 0.186770 -0.808546 -1.371410 5.103833 -2.939929 1.599032 1.927939 0.879207 -2.364541 -1.196634 -1.122818 -0.440334 -0.051380 0.593861
wb_dma_ch_pri_enc/wire_pri1_out 1.756451 0.023736 -0.570951 -1.391595 0.785453 0.337648 -0.895955 -1.165123 2.179668 -0.243781 0.691854 2.849304 -1.456447 -2.518091 0.211791 -1.300097 -0.321574 0.751417 1.105962 -0.798134
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.477543 -1.149932 -1.002846 0.108044 0.985530 -1.160149 -0.814048 0.140565 0.796900 0.105715 0.648344 1.232036 -0.953733 -1.580609 0.957826 -2.138603 -2.140250 0.745112 -0.600709 0.065202
wb_dma_de/assign_78_mast0_go -1.557505 -1.113692 -0.985519 0.167489 0.935870 -1.146740 -0.763909 0.124588 0.784581 0.118581 0.602629 1.196719 -0.954950 -1.520349 0.963862 -2.095567 -2.116924 0.722726 -0.655918 0.053149
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.281588 0.371404 -0.258491 1.570659 -0.219729 -1.820859 -0.266061 -0.113829 -0.547292 -1.237758 1.551953 -0.975384 1.423406 0.566740 0.034975 -1.057977 0.816144 -0.822526 -0.398844 0.667238
wb_dma_de/wire_dma_done 2.535937 0.756137 -1.822598 -3.182374 0.699523 -1.968201 -1.964126 -0.313092 1.901574 1.611794 -4.033310 0.565550 0.866117 -1.299176 0.762318 2.581877 -1.532561 -0.041000 -0.354127 0.484836
wb_dma_ch_sel/assign_150_req_p0/expr_1 3.790137 1.705261 -0.077505 -0.718444 -0.678934 -1.174818 -2.144621 1.987629 -0.677970 -0.923102 -0.308591 -1.155032 0.509127 2.587011 -1.146552 0.618172 1.343886 -3.063905 0.457906 -0.138260
wb_dma_rf/input_wb_rf_adr -4.281937 0.019211 1.228522 -2.458141 -0.775733 -5.003435 -0.287578 0.556320 -0.847232 1.282537 -3.361742 -1.182570 0.871449 1.037561 2.019386 -6.040167 -2.686667 -2.902532 -2.036860 8.190645
wb_dma_wb_if -5.289302 2.533723 -1.378494 1.032566 -1.719978 -2.710425 0.863339 -1.447443 -3.975209 0.485332 -2.724382 -0.315213 0.087432 -2.452717 0.320183 -2.722807 0.881267 0.230744 -3.908481 2.393881
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 5.185656 2.799165 -0.296546 0.358351 1.594856 3.723850 2.518798 0.151865 -2.872059 -0.534389 -3.687011 4.591902 1.292489 -2.427578 -1.091183 -0.302211 1.812751 1.989505 2.171732 2.363557
wb_dma_ch_pri_enc/wire_pri25_out 1.795718 0.155742 -0.499434 -1.444930 0.729059 0.394551 -0.809467 -1.330191 2.229187 -0.224526 0.644884 2.879832 -1.503929 -2.547863 0.182564 -1.247248 -0.202068 0.774421 1.131939 -0.767311
wb_dma_wb_mast/reg_mast_cyc -1.570915 -1.165890 -1.041542 0.131561 0.927015 -1.208025 -0.813944 0.189967 0.735444 0.126043 0.619337 1.222493 -0.944782 -1.544093 0.952343 -2.208085 -2.138604 0.730797 -0.627714 0.097240
wb_dma_ch_rf/input_wb_rf_we -2.603842 -0.996230 -2.364739 -2.201893 -0.544846 -1.011232 1.415030 -3.130268 -3.168641 -0.819773 -3.482957 -2.486008 2.785709 0.327167 0.618687 -2.973378 1.478377 0.420311 -4.825602 1.685293
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -3.464844 -0.458077 0.421624 -5.142965 -4.821597 -0.458659 -0.016450 0.554194 -1.765945 0.928037 -1.836515 0.354753 -2.622676 4.392134 -0.673770 -1.067103 0.896190 0.134853 -2.188163 0.615856
wb_dma_de/always_6/if_1 1.076428 0.357199 -1.124036 0.073665 3.459616 -0.123928 -1.324768 -0.062557 0.061484 1.787358 -1.939249 -1.673952 2.641703 -5.282084 0.907666 -1.958890 0.279529 -2.746279 -0.375090 0.035822
wb_dma_wb_slv/always_4/stmt_1 -1.925286 1.740318 1.831997 -0.301219 -3.690381 -3.570315 -0.902179 -2.701011 -4.238873 -0.452801 0.213485 -1.478458 2.071739 2.887977 -0.311953 -4.830837 0.418082 -4.339097 2.202105 9.377975
wb_dma_de/assign_3_ptr_valid 0.672536 1.777371 1.627029 0.009904 0.072431 1.010032 2.327838 -3.049343 1.660483 2.171653 -1.167954 2.816094 -1.635624 -2.083529 -1.376286 -0.108088 3.666811 0.442483 -0.313829 -2.128565
wb_dma_wb_mast/input_pt_sel -0.382836 -1.227688 -1.539412 2.005110 2.375464 2.472540 2.983309 0.506257 -1.476707 -1.862034 0.152754 2.273820 3.531931 -3.403156 0.910944 -3.075236 -3.291226 4.299682 1.780771 5.116767
wb_dma_ch_pri_enc/wire_pri15_out 1.489561 0.087218 -0.548346 -1.389417 0.720019 0.276522 -0.780696 -1.359356 2.085521 -0.202628 0.590930 2.778116 -1.502459 -2.574280 0.244941 -1.319517 -0.329152 0.737237 0.932291 -0.712443
wb_dma_wb_slv/input_wb_we_i 3.740557 -0.601401 0.017495 1.632492 1.655657 -0.631450 -1.798261 3.062124 -1.340299 -2.905536 2.811006 3.861006 0.206570 5.674171 -0.677934 -4.481858 -3.909316 0.107488 4.251114 4.986192
wb_dma_de/reg_tsz_cnt_is_0_r 2.866501 0.848861 -0.953571 1.672251 2.922847 2.847582 -0.574130 3.425316 -3.178313 0.530120 -2.889466 -2.063231 1.987438 -2.574162 0.030585 1.692742 -0.290463 -1.872644 -0.198189 -0.853252
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 2.240815 -3.950546 -0.441053 0.296163 3.781317 2.576432 -1.649053 2.583285 -1.974490 4.287102 -3.904779 3.221271 1.381133 -1.566827 2.386205 -0.528702 -1.722538 0.655088 0.997860 0.214215
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.546292 0.129662 -0.490957 -1.391327 0.695359 0.301578 -0.801979 -1.344696 2.106804 -0.193150 0.586748 2.749137 -1.444445 -2.517641 0.191038 -1.249835 -0.283283 0.705088 0.968023 -0.694638
wb_dma/wire_mast1_drdy 0.070846 -0.370340 -2.090163 -2.387206 -0.042160 -1.457313 -1.065910 1.113768 -0.325118 0.499796 -1.382712 2.367395 -0.429525 -1.942838 0.491506 -3.186162 -0.112262 0.501309 -0.609124 -0.226194
wb_dma_ch_rf/wire_ch_csr_we -2.606922 -0.594540 -2.943552 -3.105357 -1.266151 -0.210702 2.210888 -0.505291 -3.725380 2.412536 -3.280165 -0.930088 3.672454 1.564800 -1.983583 -2.414065 0.769730 0.639853 -1.926857 1.121775
wb_dma_ch_pri_enc/inst_u9 1.655343 0.074838 -0.554133 -1.426723 0.727478 0.283208 -0.843964 -1.251333 2.137135 -0.244978 0.673228 2.841288 -1.503801 -2.523772 0.192409 -1.306464 -0.310952 0.753908 1.043730 -0.770136
wb_dma_ch_rf/assign_8_ch_csr -4.917018 1.353903 -1.869941 -1.319172 -1.646615 -2.576168 2.046945 0.350010 -3.313266 2.387612 -2.801395 -1.509501 1.193306 0.298966 -1.942196 -1.990694 -1.190921 -0.949727 -2.723847 1.921082
wb_dma_ch_rf/wire_this_ptr_set 2.407239 2.459212 0.992611 -1.221213 -0.519119 1.165800 1.224533 -2.386430 1.131409 0.797032 -1.933897 3.909929 -2.570494 -1.026144 -1.217034 1.013479 1.678434 0.915837 0.397773 -0.489697
wb_dma_ch_pri_enc/inst_u5 1.658016 0.136431 -0.487378 -1.388844 0.726595 0.388107 -0.800611 -1.317721 2.180598 -0.201337 0.650716 2.823794 -1.528790 -2.547663 0.213393 -1.244455 -0.282705 0.775574 1.054525 -0.775950
wb_dma_ch_pri_enc/inst_u4 1.592465 0.130816 -0.527917 -1.387212 0.686266 0.312367 -0.776401 -1.363763 2.121430 -0.178410 0.615278 2.834726 -1.482961 -2.557563 0.196892 -1.285212 -0.304476 0.740801 1.011753 -0.697555
wb_dma_ch_pri_enc/inst_u7 1.733040 0.097630 -0.511895 -1.398808 0.745836 0.411131 -0.794744 -1.248848 2.179554 -0.236373 0.633823 2.832701 -1.463446 -2.513982 0.191985 -1.224668 -0.255762 0.746206 1.096566 -0.803723
wb_dma_ch_pri_enc/inst_u6 1.772406 0.126364 -0.502080 -1.408286 0.726797 0.398759 -0.793427 -1.223157 2.118385 -0.218332 0.613593 2.795388 -1.445876 -2.496769 0.172739 -1.232433 -0.188848 0.727361 1.121703 -0.783076
wb_dma_ch_pri_enc/inst_u1 1.732053 0.136513 -0.497216 -1.410366 0.674454 0.376392 -0.797246 -1.348163 2.069490 -0.237070 0.608513 2.756630 -1.422080 -2.442565 0.162318 -1.234228 -0.204501 0.672515 1.047878 -0.687342
wb_dma_ch_pri_enc/inst_u0 1.549113 0.098855 -0.520433 -1.377322 0.716876 0.271883 -0.826135 -1.247221 2.047631 -0.161878 0.569045 2.786537 -1.416826 -2.503608 0.218177 -1.341132 -0.334055 0.708549 0.982938 -0.711116
wb_dma_ch_pri_enc/inst_u3 1.830514 0.129044 -0.537129 -1.430038 0.788961 0.481041 -0.802438 -1.290239 2.265982 -0.212536 0.640043 2.939248 -1.508089 -2.687373 0.177566 -1.246429 -0.177643 0.805894 1.120088 -0.953295
wb_dma_ch_pri_enc/inst_u2 1.495201 0.094708 -0.534920 -1.428262 0.649184 0.213967 -0.828649 -1.302718 2.029255 -0.179273 0.605366 2.770608 -1.429701 -2.472779 0.242725 -1.376550 -0.306300 0.727519 0.946124 -0.626699
wb_dma/wire_de_start 0.694464 0.872194 -2.188376 -0.528448 0.698801 -4.982387 -4.308497 -0.606251 1.630624 1.125406 -0.103596 -1.590159 3.579464 -2.180865 1.401877 1.640185 -2.035001 -2.078083 1.178192 1.694307
wb_dma_ch_sel/assign_130_req_p0/expr_1 2.375564 -0.832130 -1.181735 2.172771 1.904557 0.771342 0.265903 6.549697 -2.777637 -0.288992 -1.059236 -2.269674 3.371880 -0.060684 -0.443262 -1.307397 0.601807 -1.445781 -0.462043 -1.081736
wb_dma_rf/wire_ch_stop 4.004626 0.740211 -1.617922 -3.485242 -0.536169 -0.404656 -1.454093 2.233042 1.046906 -1.092051 0.146981 2.575542 -1.011961 0.931940 -1.208660 -1.240583 0.619269 0.284409 2.243746 -1.597304
wb_dma/wire_mast0_dout -3.056726 3.455729 -0.390873 1.194871 -1.006839 -1.903470 0.847110 -1.523893 -3.060347 -0.156916 -3.401306 0.642853 -0.702393 -0.777716 0.481565 -0.179991 0.477932 0.191415 -3.789884 3.427278
wb_dma_ch_rf/input_de_adr0 -5.415045 0.398335 -0.457730 -3.861360 -2.774649 -1.176422 -0.620915 0.336799 -1.794734 1.080165 -1.991490 -0.066257 -4.472768 3.035425 -0.358761 -0.195705 -1.724925 0.150759 -3.103618 -0.932262
wb_dma_ch_rf/input_de_adr1 -1.406567 -0.539211 0.711194 1.107179 0.563432 0.093952 1.235579 -0.916499 0.733211 1.347350 0.759333 -0.675229 0.734605 -1.224920 -0.278105 -1.010554 2.189632 -0.312901 -0.517389 -1.781251
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.579991 -1.136232 -1.023330 0.161629 0.951848 -1.216940 -0.782916 0.127395 0.746142 0.136699 0.600227 1.182057 -0.984563 -1.571615 0.968587 -2.124224 -2.169301 0.746210 -0.688165 0.069264
wb_dma_wb_if/input_wbs_data_i -3.140871 3.450465 -0.350587 1.006781 -1.114194 -1.764356 0.855928 -1.868582 -3.161946 0.109132 -3.597694 0.838722 -0.653363 -0.919402 0.508831 -0.187001 0.600420 0.260535 -3.801805 3.573828
wb_dma_de/reg_tsz_dec 0.547764 0.412071 -1.087297 1.650675 2.149715 1.098267 -0.930257 2.858821 -3.815661 0.786815 -3.150206 -2.430457 2.199427 -1.633899 0.652879 0.641181 -1.733374 -2.032926 -1.160658 1.593019
wb_dma_ch_sel/input_ch0_am0 0.399876 -0.357770 0.251860 0.019178 0.053391 1.420114 -0.846561 0.423480 -1.800321 1.110384 -0.505610 2.080524 -1.330315 2.327282 -0.684676 -0.483416 -1.587609 -0.057057 0.749427 0.944973
wb_dma_ch_sel/input_ch0_am1 1.035821 -1.726370 -0.795145 -1.424484 -0.326890 -0.824678 -0.684596 0.241514 1.780579 0.892692 -0.564831 -0.306894 1.672380 0.158733 0.793568 2.046544 0.714188 1.028073 0.038208 -1.642433
wb_dma_ch_sel/assign_162_req_p1 -1.727500 -1.178835 -1.064052 0.168492 0.913112 -1.261399 -0.766976 0.160950 0.665176 0.148498 0.579725 1.176300 -0.911910 -1.527098 0.983778 -2.197331 -2.178289 0.703529 -0.778594 0.170582
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.911114 1.515536 -0.387775 1.264347 1.526605 3.140930 1.192549 -1.048229 -0.685753 -0.961773 -0.158492 -0.458527 1.429328 -3.251214 -0.353673 2.365529 0.757005 0.720463 1.190911 -0.674580
wb_dma_rf/wire_ch5_csr -2.823515 0.476419 -1.683468 -0.306746 -3.004257 -0.389510 -0.365400 -1.345278 -4.275522 1.192335 -2.464209 -0.256698 1.250568 -1.186202 0.526973 -0.013837 1.104465 -0.266267 -3.937425 2.171182
wb_dma_ch_rf/wire_ch_am1_we -0.314109 -1.137138 -1.327654 -1.522872 -0.644799 -2.565142 -0.525460 -0.363048 1.673147 -0.624000 -1.561740 -0.625543 0.949063 -1.227047 2.167850 1.804080 0.888910 1.566814 -2.376960 -1.405875
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.451131 -1.055249 -0.979790 0.145045 0.940659 -1.072906 -0.751817 0.118369 0.751471 0.122224 0.573525 1.194567 -0.918103 -1.515353 0.932568 -2.003323 -2.061261 0.714212 -0.590599 0.048055
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.840608 1.847185 1.585946 -0.033363 0.086611 0.977976 2.284347 -3.015089 1.607218 2.198631 -1.272328 2.975515 -1.695460 -1.987627 -1.391045 -0.080137 3.603086 0.412689 -0.240062 -1.968308
wb_dma_inc30r/wire_out -3.915453 -3.614632 -0.583205 -4.015202 -3.077271 -0.234045 1.654430 2.203068 -1.066447 2.954508 -2.381329 -0.582452 1.912158 1.555596 0.329985 -2.255853 2.625972 1.596753 -2.645300 -1.108135
wb_dma_ch_pri_enc/reg_pri_out 1.632996 0.078249 -0.565093 -1.354721 0.820354 0.315407 -0.804252 -1.144129 2.066005 -0.188073 0.592282 2.789433 -1.457264 -2.614858 0.218537 -1.349393 -0.328424 0.751441 0.988669 -0.845566
wb_dma/input_wb0_we_i 3.969965 -0.455088 0.029327 1.546630 1.517918 -0.582132 -1.817124 3.043409 -1.417343 -2.925517 2.788293 3.911057 0.254611 5.923195 -0.799802 -4.324736 -3.813317 0.076778 4.459214 5.116426
wb_dma_de/always_2/if_1/if_1/stmt_1 -3.127248 -2.674249 -0.561232 -4.970506 -3.715708 -0.830059 -0.675202 1.153303 -1.252404 2.367683 -2.981951 -0.017119 -0.530135 2.472993 0.928275 -0.459540 1.454269 0.668146 -3.059769 -0.863241
wb_dma_ch_rf/wire_ch_txsz_dewe 4.156993 0.767678 0.538574 2.796162 3.813892 2.832897 -1.024833 3.149747 -1.567540 -0.852682 -0.944184 -2.362947 1.799655 -0.855943 0.134988 2.002990 -2.236418 -2.452184 1.818776 1.169733
wb_dma_de/always_22/if_1/stmt_2 -1.939766 1.805441 -1.747340 0.150948 0.868359 -2.759586 0.269843 -0.759748 -1.475252 4.900268 -3.024125 1.477298 2.006984 1.064731 -2.507754 -1.189683 -1.157351 -0.527187 -0.042248 0.850188
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 4.022668 -0.331528 0.133075 0.345509 1.432131 0.069757 -1.020791 4.322840 -0.404964 -1.539119 0.696503 -0.216030 1.297515 2.621175 -0.466992 -1.234774 -0.584636 -1.308368 2.777191 0.764144
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.753697 0.149031 -0.532458 -1.480893 0.627254 0.358001 -0.815417 -1.325629 2.157395 -0.222367 0.585537 2.822225 -1.439056 -2.449651 0.161388 -1.233404 -0.167227 0.733990 1.098177 -0.739097
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.360962 -1.182978 -1.323402 -1.480759 -0.635393 -2.606302 -0.572554 -0.392146 1.701233 -0.627418 -1.529064 -0.682924 0.992795 -1.196099 2.257784 1.829602 0.808896 1.544188 -2.338927 -1.268766
wb_dma_ch_sel/assign_149_req_p0/expr_1 3.406352 1.802053 -0.066051 -0.762531 -0.738182 -1.122391 -2.007005 1.663777 -0.707415 -0.775463 -0.478863 -1.046245 0.315216 2.323947 -1.095490 0.717949 1.313395 -2.918371 0.264320 -0.200964
wb_dma/wire_de_ack 2.328358 4.330822 0.295111 -2.477530 -0.937625 0.057157 0.985621 -4.583560 1.786199 -0.795204 -1.657778 1.358001 -0.335856 -0.827915 -1.325108 2.850371 0.586940 0.515548 1.557398 2.322677
wb_dma_wb_mast/always_1/if_1 -3.194022 3.605503 -0.513332 1.196095 -1.128550 -1.850265 0.786901 -1.803774 -3.414625 -0.052329 -3.519366 0.750447 -0.525430 -1.015688 0.509497 -0.274025 0.607852 0.218912 -3.894737 3.571666
wb_dma_wb_if/wire_wb_cyc_o -1.603912 -1.114998 -1.041979 0.144693 0.913405 -1.191224 -0.760229 0.155917 0.718120 0.120111 0.580613 1.151754 -0.949863 -1.526104 0.924970 -2.157083 -2.114976 0.746915 -0.688362 0.099987
wb_dma_ch_sel/assign_143_req_p0 3.627450 1.729217 -0.043443 -0.907460 -0.797189 -1.155043 -2.130666 1.714480 -0.509719 -0.850022 -0.381020 -0.954643 0.235413 2.560828 -1.073647 0.722838 1.245513 -2.927215 0.422608 -0.138491
wb_dma_wb_mast/wire_mast_err 4.150755 0.665227 -1.606880 -3.383606 -0.441536 -0.295811 -1.444212 2.399913 0.939693 -1.083477 0.121391 2.473408 -0.867726 0.902865 -1.207076 -1.202656 0.765312 0.275604 2.313476 -1.714092
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.351216 0.417597 0.179585 0.175533 0.952980 1.950603 0.289196 0.467821 0.664061 -0.161886 0.174554 0.340405 -0.266705 -1.136808 -0.560600 1.281176 1.396018 0.106814 0.949293 -2.509344
wb_dma/wire_slv0_dout -2.340457 1.650752 2.140782 -0.263417 -3.347234 -3.773545 -1.182407 -2.661078 -4.338822 0.415151 -0.900179 -2.462669 2.135225 2.981309 -0.249769 -4.614909 -0.181274 -5.483438 1.095195 9.803249
wb_dma_ch_sel/reg_am1 1.131384 -1.601460 -0.778885 -1.445745 -0.297302 -0.782124 -0.738737 0.245184 1.744686 0.810730 -0.594762 -0.277982 1.577706 0.125693 0.737681 1.984448 0.718155 0.921036 0.099826 -1.595909
wb_dma_ch_sel/input_next_ch 2.454062 0.872912 -1.782242 -3.102336 0.608846 -1.829667 -1.795936 -0.503513 1.785516 1.598038 -4.098970 0.685687 0.793129 -1.311546 0.723351 2.678865 -1.502379 0.035741 -0.453677 0.592616
wb_dma_de/always_9 0.636342 0.422604 -1.113429 1.564121 2.081370 1.052906 -0.883460 2.912303 -3.763738 0.741232 -3.084298 -2.316296 2.129025 -1.556897 0.600075 0.540492 -1.664017 -1.968222 -1.137810 1.493570
wb_dma_de/always_8 2.408136 -0.567579 -1.066193 -0.816457 2.056106 0.172803 -2.541751 2.990527 -0.470467 1.339288 -2.166342 1.129306 -0.986586 -2.019159 0.671595 -1.710779 -1.274116 -1.828217 -0.513041 -0.984928
wb_dma_wb_mast/always_1/if_1/cond -3.083174 3.410458 -0.513133 1.184094 -1.002704 -1.958750 0.770269 -1.582277 -3.221921 -0.063105 -3.361161 0.707448 -0.528950 -0.720393 0.466347 -0.380218 0.554969 0.171610 -3.719648 3.485553
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.737757 0.195478 -1.914788 -0.515417 -1.503747 -1.574036 1.026120 5.158453 -2.083946 -2.611963 0.874272 -1.162126 3.741252 3.556883 -1.681496 -2.075311 1.309390 0.501320 1.238928 0.876370
wb_dma_rf/always_1/case_1/stmt_12 -3.175779 1.319552 1.150213 0.965405 -1.382320 0.635296 -0.326204 -2.076014 -1.606305 2.461303 -1.236125 0.580989 -2.160731 -3.241773 0.708113 0.835870 0.313095 -1.214169 -1.717624 0.881732
wb_dma_rf/always_1/case_1/stmt_13 -1.199215 0.294259 -0.662274 -0.415512 -0.291341 -1.998702 0.074287 -0.399169 0.186644 -1.383974 -1.332396 -0.452524 -0.437026 -1.417247 1.600994 -0.009029 0.218144 0.645375 -2.621114 0.097794
wb_dma_de/always_3 -0.724230 -2.668421 -0.968477 1.013671 -0.057521 -1.731958 1.926677 1.230625 1.417794 0.449605 1.466787 -1.850179 5.516335 -0.407229 0.253854 -1.038475 2.948934 1.525526 -0.276032 -1.433818
wb_dma_de/always_2 -2.354626 -1.622986 -0.467604 -6.279768 -4.756766 -1.402331 -0.957984 0.426282 -0.111615 1.524767 -2.391663 -0.015262 -1.144966 4.165353 0.136074 0.903101 1.255242 0.816174 -2.110094 -0.798252
wb_dma_de/always_5 4.111445 0.553504 -0.133905 -1.097910 1.142267 1.312866 -1.792125 3.039047 -1.252936 1.157544 -2.821600 0.025506 0.015337 -0.437266 -0.369780 0.227324 0.898351 -2.574335 0.232075 -1.117727
wb_dma_de/always_4 2.481740 -0.598232 -1.112815 -0.847953 2.173566 0.190121 -2.578199 3.119966 -0.488926 1.421755 -2.262315 1.150036 -0.984974 -2.118191 0.637307 -1.795244 -1.318002 -1.865506 -0.516246 -1.040780
wb_dma_de/always_7 2.651931 0.815020 -0.929073 1.689482 2.923770 2.810715 -0.634383 3.259674 -3.134511 0.669431 -2.927507 -2.075123 1.774089 -2.688521 0.099448 1.753379 -0.358807 -1.881477 -0.356486 -0.886821
wb_dma_de/always_6 1.121230 0.310115 -1.158184 0.014978 3.454296 -0.130291 -1.393408 0.156612 -0.038734 1.650077 -1.989900 -1.796211 2.747014 -5.128083 0.958270 -1.900521 0.104978 -2.756618 -0.305255 0.219854
wb_dma_ch_sel/input_ch3_txsz 3.353561 1.284232 0.504071 -1.573304 -0.213984 1.574351 -0.047288 -1.480353 1.447590 -0.405308 0.040526 1.691364 -0.558976 -1.021181 -0.765441 0.864130 1.899434 0.032538 1.797104 -0.874650
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.655749 -0.436224 0.823346 1.217947 0.900810 -0.336006 -1.270032 -0.018243 -0.411879 1.620691 -1.489173 -1.567554 -1.012600 -0.226216 0.981295 0.841286 -2.377785 -1.914263 -2.059380 0.952449
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.472252 -1.123806 -1.020776 0.114563 0.907481 -1.183886 -0.775882 0.241335 0.705808 0.131655 0.553629 1.161909 -0.917103 -1.465100 0.913904 -2.111767 -2.072011 0.709799 -0.604790 0.043718
wb_dma_ch_rf/always_11/if_1 3.053065 -0.926905 -2.260580 -0.414306 2.380060 0.790757 -1.021419 4.992589 -0.874639 0.063072 -0.755629 1.425261 0.278543 -2.047419 -0.110178 -2.235801 0.509713 0.104259 0.658943 -3.601465
wb_dma_ch_sel/assign_147_req_p0/expr_1 3.288784 1.703771 -0.014600 -0.727890 -0.801668 -1.287687 -1.972180 1.805070 -0.730176 -0.878070 -0.344386 -1.132097 0.386995 2.575463 -1.087680 0.538381 1.276231 -2.959312 0.296990 -0.053566
wb_dma_ch_sel/always_45/case_1/cond -1.577752 -0.144026 0.456990 2.625903 0.409446 -1.706590 0.916442 -1.072302 0.244464 0.222122 2.184224 -1.583156 2.132365 -0.785958 -0.201494 -2.077524 2.992850 -1.157825 -0.904700 -1.125468
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.307462 0.379515 -0.285275 1.638573 -0.223895 -1.847558 -0.259658 -0.174710 -0.565051 -1.282987 1.562603 -1.012086 1.504034 0.510233 0.059731 -1.143089 0.798507 -0.801814 -0.445323 0.689427
wb_dma_de/assign_68_de_txsz 3.199996 1.295597 -1.376707 0.401473 3.199941 1.278767 -1.562695 2.655553 -2.149367 0.565824 -3.386500 -3.351743 3.243985 -3.139354 0.467227 1.463891 -0.227383 -3.097296 -0.020921 0.106389
wb_dma_de/always_23/block_1/case_1/block_10/if_2 3.485680 3.366467 -0.196778 -2.940725 -0.671126 0.510243 -0.291182 -3.950045 2.140814 -2.003763 0.237359 -0.657028 1.623309 -0.909239 -0.941284 2.829514 0.810242 -0.306833 3.021546 2.063275
wb_dma_ch_rf/always_20/if_1 -3.630089 -0.353072 0.384718 -5.052835 -4.701056 -0.521027 0.043122 0.322487 -1.702348 0.837110 -1.785602 0.257740 -2.676538 4.143834 -0.570201 -1.099954 0.835008 0.158055 -2.275512 0.643045
wb_dma/input_wb0s_data_i -3.110004 3.634558 -0.398711 1.127283 -1.043707 -1.747334 1.013648 -1.843457 -3.263678 0.034512 -3.701336 0.829910 -0.630457 -0.868538 0.408268 -0.175825 0.471143 0.267582 -3.808681 3.744598
wb_dma_de/reg_dma_done_d 1.994057 2.864806 -0.974279 -1.931251 1.073547 -1.015360 -1.377066 -0.780792 0.222927 0.594283 -3.596634 1.067150 -0.877864 -1.637936 -0.165555 0.726299 -2.281864 -1.215442 -0.187062 2.320343
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.255015 0.887725 0.336816 -1.482845 -1.809838 -0.769008 -0.147286 -0.885365 1.194033 -1.059131 1.049652 -0.064310 -1.055928 2.876128 -0.939198 1.412802 -0.311345 0.317688 0.966125 0.384868
wb_dma_wb_slv/assign_1_rf_sel -1.692669 4.468887 -0.680914 2.445985 1.891469 -5.026553 -0.098188 2.093673 -0.441662 -3.984712 1.837804 -2.326677 -1.518474 2.947544 -1.093504 -1.034077 -1.927112 -2.735162 -1.063618 0.223000
wb_dma_ch_rf/assign_23_ch_csr_dewe 5.304548 2.830406 -0.325955 0.299344 1.600296 3.754761 2.528412 0.328546 -2.964468 -0.556152 -3.752818 4.541997 1.404687 -2.364462 -1.196510 -0.333143 1.917966 1.915404 2.236690 2.316572
wb_dma_de/always_4/if_1/if_1/cond 2.342208 -0.664389 -1.047461 -0.714467 2.160212 0.241191 -2.517683 3.076409 -0.464720 1.428373 -2.179680 1.073656 -1.048154 -2.113963 0.677447 -1.706556 -1.356395 -1.827171 -0.583840 -1.139558
wb_dma_ch_sel/assign_376_gnt_p1 -1.618210 -1.121790 -1.027158 0.163126 0.899406 -1.197649 -0.759789 0.170053 0.679569 0.125739 0.562521 1.122803 -0.917266 -1.478061 0.954595 -2.112391 -2.061027 0.719861 -0.688160 0.109789
wb_dma_de/wire_wr_ack 2.105768 0.522519 -1.614741 0.140605 2.642255 1.337774 -1.659436 1.500150 -1.694362 0.528845 -2.447338 0.372090 0.684714 -4.007658 0.799083 -0.743314 -1.883788 -1.266933 -0.202402 0.837080
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.709458 1.550123 -0.420309 1.339905 1.556224 3.116239 1.270396 -1.102524 -0.794519 -0.947861 -0.245171 -0.612662 1.532076 -3.355741 -0.355208 2.391749 0.720902 0.730857 1.026611 -0.572012
wb_dma_ch_arb/always_1 -0.106051 1.138417 -2.261107 -2.911812 -2.412411 -1.436688 3.961476 0.904658 0.811084 -0.916837 -0.712293 1.302878 3.506220 -1.808485 -2.238989 -2.991554 5.068606 3.062886 -0.891162 -1.523304
wb_dma_ch_arb/always_2 -0.263147 1.134649 -2.277308 -3.064021 -2.531000 -1.686443 3.834983 0.906706 0.800041 -0.800478 -0.780450 1.268669 3.480552 -1.612205 -2.239193 -3.077277 4.960150 2.993162 -0.923270 -1.412110
wb_dma/wire_ch0_txsz 3.620919 1.926561 -1.044361 -1.241926 2.091279 0.652908 -1.862140 0.956946 -1.489821 0.442124 -3.546603 -2.252444 2.954874 -2.924794 0.415192 0.789471 0.023701 -3.177416 0.454706 1.767849
wb_dma_de/always_19 -1.147242 -0.061003 -2.183364 -3.514023 -1.100451 -1.582045 1.974217 1.695546 2.766582 0.303203 -0.904859 -0.364281 1.808150 1.020427 -1.592270 1.559736 -0.385792 3.401935 0.300752 -2.249094
wb_dma_de/always_18 -0.300447 2.219001 -2.396233 3.096965 -1.885115 -1.349733 -1.922410 -2.732635 -4.591031 -1.201700 2.706181 -1.716924 2.558805 0.349994 -1.318464 0.467310 2.196328 -2.115008 -0.169593 0.105388
wb_dma_de/always_15 3.534924 1.588573 -0.686437 0.005903 1.751120 2.466227 -0.890188 1.337235 -2.459549 0.499648 -3.165437 -0.705752 1.620986 -2.738840 -0.065761 1.307771 0.190373 -1.905597 0.396173 0.730603
wb_dma_de/always_14 4.005534 0.684739 -1.638928 -3.446343 -0.454373 -0.338340 -1.421005 2.394270 0.956371 -1.065149 0.063663 2.542066 -0.901706 0.783192 -1.192025 -1.343162 0.688419 0.278761 2.181670 -1.660950
wb_dma_de/always_11 -0.277357 0.318100 -0.260527 1.665220 -0.238424 -1.855091 -0.267821 -0.083358 -0.533704 -1.338590 1.630125 -0.974932 1.463348 0.628199 0.067346 -1.105706 0.811441 -0.793055 -0.383594 0.659895
wb_dma_de/always_13 2.547333 0.954746 -1.739690 -3.189970 0.729400 -1.815160 -1.922787 -0.331250 1.831855 1.550231 -4.074261 0.671438 0.673426 -1.365359 0.651451 2.456632 -1.525057 -0.164318 -0.375536 0.546394
wb_dma_de/always_12 2.341465 -0.574106 -1.087282 -0.930196 2.044060 0.138374 -2.503804 3.036860 -0.495562 1.437099 -2.274163 1.156266 -0.971662 -2.063482 0.622834 -1.794284 -1.253337 -1.864543 -0.577461 -0.982255
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.312493 0.361500 1.421943 -2.567382 0.478984 -4.581949 -3.010721 1.446730 3.085419 -2.928267 -0.279567 -0.518908 -3.371144 4.499485 0.707009 -2.732200 -4.435642 -3.296870 0.630606 4.124306
wb_dma_ch_sel/assign_155_req_p0/expr_1 4.042336 1.737397 -0.074081 -0.934873 -0.728042 -0.989318 -2.113470 1.902899 -0.495532 -0.915143 -0.326168 -0.899430 0.368084 2.510877 -1.211440 0.721341 1.477042 -2.914406 0.644206 -0.323199
wb_dma_ch_pri_enc/wire_pri13_out 1.583693 0.079930 -0.591768 -1.377098 0.738852 0.294728 -0.786625 -1.237838 2.103259 -0.183274 0.625608 2.794186 -1.428757 -2.528464 0.233175 -1.339195 -0.275883 0.768907 0.958412 -0.778012
wb_dma_de/reg_read_r 3.638742 1.602994 -0.730682 0.045846 1.842372 2.596690 -0.911841 1.465027 -2.566512 0.426925 -3.134495 -0.803360 1.740992 -2.704705 -0.128954 1.345228 0.191310 -1.918982 0.478338 0.692682
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.600301 0.939183 -2.610474 -0.911811 1.959626 1.767427 -0.400657 1.644828 -1.435876 -0.939580 -1.177859 1.860717 1.790957 -4.168505 -0.111641 -1.479445 0.421770 0.686845 1.723116 -0.359167
wb_dma/assign_9_slv0_pt_in -2.471081 3.197485 -1.603476 0.815954 1.402980 -1.559378 0.308514 -0.828140 -1.542714 -1.153753 -0.836619 -0.235271 -0.621262 -1.826298 0.221982 -0.067018 -0.436386 -0.595430 -2.421001 0.047817
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 3.525373 3.430184 -0.130778 -2.989035 -0.733338 0.592775 -0.213647 -4.115280 2.271943 -2.080461 0.315265 -0.574920 1.538843 -0.951584 -0.972872 2.904877 0.897564 -0.267458 3.098234 2.047961
wb_dma_ch_rf/always_17/if_1/block_1 1.065019 0.215403 -1.137901 0.116897 3.569477 0.009027 -1.275145 0.128001 0.114432 1.849376 -1.863871 -1.530747 2.570561 -5.443771 0.924579 -2.050596 0.444990 -2.640537 -0.394464 -0.257288
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -4.313888 1.768640 -3.722479 -1.596214 -2.396541 -1.900115 -0.557953 -1.118930 -2.759202 4.857018 -0.551741 0.813087 2.571794 -0.213645 -2.771286 -0.630507 0.330388 0.235085 -0.534536 -0.955547
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 3.775896 0.593241 -0.132392 -1.103958 1.092099 1.233801 -1.766195 2.823273 -1.238416 1.342526 -2.930929 -0.012584 -0.074007 -0.609424 -0.270397 0.254638 0.795642 -2.597350 -0.032731 -1.010705
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.468950 -0.340688 0.254184 -0.023705 0.018963 1.496874 -0.897294 0.453431 -1.883350 1.082602 -0.494499 2.094100 -1.399728 2.490727 -0.716618 -0.473573 -1.651324 -0.069705 0.840592 1.032740
wb_dma_ch_pri_enc/wire_pri2_out 1.593924 0.093059 -0.542545 -1.415024 0.691244 0.312409 -0.812821 -1.322733 2.140580 -0.205946 0.607130 2.836384 -1.511043 -2.525087 0.207754 -1.290352 -0.291262 0.778122 1.029508 -0.740563
wb_dma_de/always_11/stmt_1 -0.344123 0.354403 -0.260908 1.642218 -0.284486 -1.844985 -0.206738 -0.111049 -0.540910 -1.343783 1.590280 -1.068735 1.500187 0.578430 0.017111 -1.088758 0.801713 -0.820165 -0.426781 0.694574
wb_dma_ch_rf/wire_ch_adr1_we -1.635465 -0.173748 0.452625 2.651781 0.341507 -1.717956 0.861289 -1.042913 0.169292 0.100311 2.212256 -1.591045 2.055665 -0.600373 -0.144737 -2.017331 2.822207 -1.132293 -0.966776 -0.990402
wb_dma_ch_sel_checker/input_ch_sel 1.093620 0.813685 0.288520 -1.753665 -1.093226 -0.325900 -0.353556 -1.922744 0.878688 -0.258382 -0.085565 1.351772 -0.287841 0.099261 -0.195428 -0.409953 0.485891 -0.044051 0.911046 1.542770
wb_dma_ch_sel/input_ch1_adr1 -1.533223 -0.524646 0.711291 1.165303 0.572659 -0.036829 1.161380 -0.951213 0.562200 1.397689 0.685510 -0.782625 0.761802 -1.169901 -0.220321 -1.015828 2.076945 -0.405274 -0.659836 -1.559475
wb_dma/wire_slv0_pt_in -2.529871 3.290276 -1.663418 0.831748 1.315040 -1.739099 0.288202 -0.924289 -1.748154 -1.191287 -0.889285 -0.264926 -0.420354 -1.829270 0.237188 -0.164706 -0.361647 -0.673315 -2.456427 0.321137
wb_dma_rf/always_2/if_1/if_1/cond 1.796919 1.771414 0.839728 -2.586982 0.430368 -3.072064 -0.999043 0.873567 1.945985 -0.531651 -3.604170 1.957171 -5.539377 1.625104 -0.208701 -1.496068 -1.824831 -1.687432 -1.899101 0.232078
wb_dma_pri_enc_sub/reg_pri_out_d 1.817557 0.127804 -0.510454 -1.406292 0.796786 0.428542 -0.827750 -1.225135 2.165445 -0.227952 0.652292 2.847026 -1.482255 -2.538908 0.178957 -1.232458 -0.256345 0.720815 1.121209 -0.822196
wb_dma_ch_pri_enc/always_4/case_1 1.824619 0.111084 -0.512519 -1.425361 0.741002 0.371788 -0.858692 -1.261290 2.169149 -0.230639 0.654157 2.880900 -1.475654 -2.535998 0.188392 -1.255248 -0.257019 0.749257 1.146589 -0.805906
wb_dma_ch_pri_enc/wire_pri29_out 1.562036 0.119077 -0.523350 -1.372787 0.698961 0.344274 -0.756559 -1.320911 2.065527 -0.175320 0.597046 2.743920 -1.428867 -2.503084 0.220804 -1.255125 -0.248477 0.728269 0.994654 -0.760211
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.877135 2.215183 -0.109697 -0.320470 0.526193 2.856881 0.901223 -2.815420 0.086370 -1.199244 -0.242618 0.771725 1.227001 -3.144127 -0.520201 1.905528 1.165648 0.674507 1.993280 0.881942
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.199512 0.333161 -1.102832 0.137013 3.536435 -0.010587 -1.289639 0.021752 0.096120 1.761096 -1.879497 -1.745763 2.767460 -5.394826 0.930646 -1.937859 0.348277 -2.751703 -0.312467 0.034756
wb_dma_de/wire_read_hold -1.696621 -1.169146 -1.024792 0.156466 0.940751 -1.231354 -0.776885 0.122737 0.776003 0.147641 0.601003 1.204522 -0.997405 -1.579620 0.982801 -2.229531 -2.233932 0.752353 -0.706429 0.127358
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.707556 -0.144156 0.425081 2.676319 0.388458 -1.751393 0.936540 -1.071423 0.176137 0.094730 2.218573 -1.628571 2.159903 -0.713544 -0.173196 -2.077820 2.951700 -1.145044 -0.974661 -1.019524
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.394272 0.460780 0.188550 0.186964 0.962012 1.972088 0.285879 0.481373 0.650850 -0.159331 0.187070 0.362294 -0.310876 -1.149263 -0.589434 1.339262 1.373501 0.115443 0.962848 -2.507395
wb_dma_ch_rf/wire_sw_pointer 1.095833 1.114193 -2.118300 -1.192879 0.251600 -4.596104 -1.792974 -1.036140 1.615111 -1.090544 -2.759211 -0.325829 1.249878 -1.896123 2.085620 1.632706 -0.452344 0.111055 -2.707166 0.800354
wb_dma/wire_slv0_din -8.534301 0.052758 0.812580 -0.425438 -0.674275 -5.263549 1.356004 1.959050 -2.860239 4.740822 -3.269495 -1.405874 -1.227713 -0.964148 0.958561 -2.727309 -2.457814 -2.315131 -1.225186 2.510085
wb_dma_ch_rf/input_dma_err 4.293666 0.760929 -1.531559 -3.458129 -0.443430 -0.235834 -1.466980 2.185618 1.155442 -1.171145 0.183826 2.623269 -1.003997 0.844631 -1.245754 -1.135217 0.738541 0.297903 2.438474 -1.649179
wb_dma_ch_sel/assign_158_req_p1 -1.675938 -1.138380 -1.046408 0.130810 0.924268 -1.262934 -0.750584 0.145237 0.707207 0.149397 0.588830 1.193562 -0.967125 -1.570136 0.973982 -2.241140 -2.167529 0.748936 -0.751239 0.108876
wb_dma_ch_rf/assign_17_ch_am1_we -0.386185 -1.138060 -1.351323 -1.459218 -0.683360 -2.495142 -0.497944 -0.379174 1.529583 -0.544902 -1.608156 -0.589796 1.046424 -1.212915 2.134835 1.785949 0.886790 1.620032 -2.338406 -1.271793
wb_dma_ch_rf/assign_7_pointer_s -2.049992 0.477509 -0.421243 -0.097875 -1.064867 -0.141454 0.599863 -2.128843 -1.498238 -0.870465 -0.763146 -1.072580 -0.172148 -0.919349 0.341475 -0.330155 1.119663 -0.125132 -2.524988 0.443172
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.691587 0.122310 -0.514987 -1.430865 0.758702 0.355237 -0.820760 -1.371751 2.219779 -0.235795 0.665494 2.906870 -1.543903 -2.614700 0.197260 -1.302771 -0.292032 0.779545 1.061743 -0.780247
wb_dma_wb_slv/always_5/stmt_1 3.676309 0.913179 0.185372 0.502299 -0.620941 -2.528909 -1.291006 3.106429 0.192637 -3.764967 3.294597 -1.299036 1.735691 5.812696 -1.309283 -0.901086 -0.082135 -1.786498 3.100576 1.839590
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.679708 -1.148064 -1.040646 0.176317 0.979198 -1.248690 -0.760471 0.123809 0.725905 0.162405 0.590692 1.171532 -0.958199 -1.562250 0.970591 -2.204525 -2.203068 0.750501 -0.719785 0.140148
wb_dma_wb_mast/assign_1 -0.482950 -0.806250 -1.800073 3.314368 2.168915 0.602064 2.521920 0.445459 -1.867345 -3.015658 1.550221 1.546420 4.673926 -2.856542 0.903336 -4.178783 -2.488558 3.358310 1.376956 5.571816
wb_dma_ch_sel/input_de_ack 2.355271 4.444518 0.333827 -2.485334 -0.992506 0.110307 1.002802 -4.753459 1.689723 -0.822776 -1.705960 1.374776 -0.334186 -0.824422 -1.390019 2.903047 0.634729 0.508206 1.559490 2.469011
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.560080 0.197143 -1.962326 -0.571746 -1.583647 -1.631672 1.004193 4.952625 -2.051533 -2.486878 0.840400 -1.192811 3.624709 3.529606 -1.666067 -2.009595 1.413100 0.469488 1.077670 0.673329
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 4.848965 0.185875 -1.283645 -0.586166 1.454547 1.994730 -0.301939 5.028908 -1.610338 -0.144716 -1.365583 0.268177 1.261128 -0.468107 -1.126824 -0.143344 2.735741 -0.664437 1.437975 -3.722076
wb_dma_ch_sel/reg_valid_sel 0.635328 0.880838 -2.168467 -0.646689 0.584040 -5.003740 -4.223834 -0.446781 1.692708 1.091696 -0.067355 -1.598350 3.451684 -2.096354 1.325911 1.609126 -2.001498 -2.043946 1.207107 1.555426
wb_dma_de/assign_63_chunk_cnt_is_0_d 2.461617 -0.616686 -1.200846 -0.894403 2.143818 0.176837 -2.614122 3.201724 -0.537681 1.397697 -2.242845 1.189705 -0.946592 -2.105234 0.659868 -1.868541 -1.280318 -1.845222 -0.541706 -1.065480
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.580878 -0.113697 -0.976730 1.168016 3.088531 1.205443 -0.558507 0.719334 -1.022092 1.759018 -1.584898 -0.358024 1.439938 -4.911580 0.534935 -1.895537 0.124240 -1.549473 -0.675918 -0.760787
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -2.253991 0.548077 -0.430490 0.125606 -1.005308 -0.161175 0.513794 -2.016285 -1.692896 -0.639502 -0.871683 -1.062973 -0.205712 -1.012193 0.339796 -0.280671 0.868367 -0.249429 -2.614048 0.565753
wb_dma_wb_mast/always_4/stmt_1 -1.586538 -1.121908 -1.035181 0.125532 0.865608 -1.233656 -0.740915 0.162184 0.655235 0.140936 0.593032 1.142334 -0.909285 -1.463791 0.946115 -2.133302 -2.111515 0.734136 -0.696459 0.118962
wb_dma_ch_sel/assign_375_gnt_p0 0.810189 2.260058 -1.329738 -3.053195 -3.257801 -0.632758 4.681422 0.654432 0.031115 -0.995164 -1.482472 0.170061 4.220679 -0.528362 -2.986267 -1.310166 6.689825 2.369475 -0.608323 -1.284180
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.495769 -1.117928 -0.958305 0.168927 0.928529 -1.123260 -0.755629 0.112392 0.733207 0.124374 0.612481 1.157111 -0.937797 -1.474073 0.920206 -2.057851 -2.082559 0.700779 -0.626766 0.092105
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.780542 0.226030 -1.906053 -0.541816 -1.497922 -1.542560 0.953467 4.997704 -2.041065 -2.549522 0.863918 -1.184586 3.671883 3.473286 -1.681917 -1.982883 1.351079 0.421417 1.213900 0.759611
wb_dma/inst_u2 -2.841979 1.266671 -1.671504 -0.992843 -0.854621 -2.171260 -0.095899 -1.290923 -1.936316 3.416705 -2.221389 0.218377 1.575709 0.950969 -1.738239 -1.561490 -0.548861 -0.727490 -1.286505 1.341768
wb_dma/inst_u1 -3.813304 2.199286 -1.734913 -0.616984 -1.720328 -2.046991 0.070682 -0.694925 -2.586433 2.759568 -2.827226 -0.419782 0.385239 -0.535702 -1.428956 -0.833753 -0.927234 -1.170306 -3.549453 1.575263
wb_dma/inst_u0 -5.346875 1.255260 -0.817191 -0.616281 -1.928348 -2.597028 0.609511 -1.870643 -3.543077 1.689302 -3.401584 -1.816504 0.123699 -1.873676 0.440603 -2.127588 0.039500 -1.901901 -4.842556 2.691718
wb_dma/inst_u4 -2.056203 2.850848 -2.301500 1.300587 -1.460247 -0.626612 0.695643 0.968343 -3.241277 -2.971287 -0.728985 -0.118482 0.365277 -4.208719 -0.156050 -2.546963 -0.256644 0.905398 -2.928889 2.115639
wb_dma_ch_rf/assign_2_ch_adr1 -1.174959 0.730028 0.320771 2.758097 1.028483 -2.662985 -0.507919 -3.057919 0.385182 -1.148580 1.324089 -3.239166 2.556246 -2.282773 1.096423 -2.941462 3.459467 -2.523674 -2.812929 0.086802
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.380299 1.679812 0.425169 -2.155812 -1.417532 1.435038 0.165216 -1.479030 0.695723 -1.799035 0.437005 0.456253 -1.768547 -1.806919 -0.578731 -0.150254 2.635892 -0.425829 -0.257937 -1.508135
wb_dma_ch_rf/wire_pointer_s -2.103261 0.561347 -0.468374 0.001167 -0.960894 -0.195305 0.489807 -1.973732 -1.560292 -0.736579 -0.842741 -1.103884 -0.188529 -0.984090 0.381487 -0.357806 0.920942 -0.265819 -2.569677 0.487975
wb_dma_ch_sel/always_40/case_1/stmt_1 1.793126 0.678588 1.209439 -0.480042 0.332951 1.471753 1.113049 -2.425300 2.112472 1.026487 0.784440 0.949528 0.178032 -2.112238 -0.972403 -0.188885 3.948497 -0.322878 1.167480 -2.437784
wb_dma_ch_sel/always_40/case_1/stmt_2 3.434063 1.280477 0.519235 -1.646074 -0.244996 1.574959 -0.080150 -1.536954 1.498321 -0.411177 0.048485 1.740379 -0.564861 -1.023352 -0.768740 0.853463 1.918799 0.043646 1.822410 -0.825033
wb_dma_ch_sel/always_40/case_1/stmt_3 1.021148 0.799811 0.302429 -1.718933 -1.113983 -0.315445 -0.340738 -1.962334 0.838601 -0.201774 -0.078968 1.400342 -0.294061 0.096737 -0.190447 -0.398281 0.490069 -0.036009 0.884045 1.574861
wb_dma_ch_sel/always_40/case_1/stmt_4 2.215985 2.364044 0.947987 -1.125070 -0.444886 1.075242 1.240684 -2.232172 1.047259 0.897503 -1.972225 3.770261 -2.532763 -0.986956 -1.197710 0.968637 1.585907 0.879770 0.280032 -0.547546
wb_dma_pri_enc_sub 1.478201 0.143521 -0.515459 -1.403970 0.644379 0.223130 -0.822029 -1.308913 2.052813 -0.170428 0.537090 2.736049 -1.425779 -2.444767 0.196200 -1.319531 -0.322176 0.675132 0.923664 -0.635232
wb_dma_ch_rf/reg_ch_am1_r -0.151918 -1.216266 -1.296335 -1.543329 -0.648594 -2.595537 -0.604511 -0.304435 1.832197 -0.653193 -1.518458 -0.589416 0.965973 -1.109773 2.197759 1.810842 0.791411 1.583568 -2.207100 -1.289987
wb_dma_de/assign_72_dma_err 4.294569 0.726824 -1.589543 -3.502154 -0.451606 -0.187197 -1.423174 2.329134 1.058617 -1.134535 0.136674 2.646641 -0.895531 0.803923 -1.240087 -1.138617 0.873581 0.333603 2.401895 -1.762378
wb_dma_de/reg_ptr_adr_low 0.007806 1.943742 -2.040851 1.491256 -1.760852 0.461266 -1.607475 -2.846236 -4.039009 0.008159 1.186773 -0.812547 1.195794 -0.143211 -1.350542 1.627030 1.499180 -1.270764 0.305815 -0.335986
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.270457 1.672651 0.432865 -2.193829 -1.515885 1.412009 0.260509 -1.543921 0.614233 -1.747355 0.367989 0.450248 -1.791485 -1.795175 -0.576691 -0.224487 2.717412 -0.401538 -0.328806 -1.467649
wb_dma_de/reg_state -1.927586 1.770751 -1.780299 0.278732 1.008147 -2.600719 0.389283 -0.848210 -1.292753 4.763461 -2.807912 1.547281 1.855958 0.863310 -2.501841 -1.189963 -1.137280 -0.335280 -0.114976 0.597534
wb_dma_ch_rf/always_26/if_1 1.113445 1.147781 -2.070070 -1.361294 0.155701 -4.728640 -1.780872 -1.144369 1.703176 -0.997005 -2.954457 -0.350177 1.299201 -1.665940 2.117571 1.748188 -0.459965 0.097986 -2.741265 0.976164
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -0.782909 -1.236676 -0.817523 -0.040267 3.844085 0.929598 0.128969 1.497455 -1.458200 5.817249 -6.227569 4.935103 -1.404523 -2.362509 0.829347 -0.571966 -2.418593 1.768664 -1.224955 -1.076612
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 3.490149 3.340873 -0.098241 -3.056606 -0.797264 0.426666 -0.286838 -4.015365 2.291638 -2.079571 0.306819 -0.672538 1.551645 -0.785953 -0.952080 2.828166 0.863171 -0.325579 3.046381 2.082350
wb_dma_ch_sel/assign_113_valid 4.219732 1.413540 0.128549 -2.431146 -0.500198 0.562658 -1.930632 2.163913 -0.128683 0.234485 -1.878869 -0.044569 -0.946872 2.118439 -1.211504 1.592788 0.524951 -2.293048 1.051908 -0.691405
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.218921 0.862396 0.366626 -1.434674 -1.703530 -0.719659 -0.151942 -0.816778 1.171489 -1.005412 1.046018 -0.043674 -0.993725 2.788795 -0.919657 1.388176 -0.301835 0.311409 0.932242 0.369868
wb_dma_inc30r/always_1 -0.454121 -5.667402 0.400347 -2.700656 -2.616567 -0.353741 1.543476 1.971676 1.170045 2.575704 -1.156994 -1.555584 5.042071 1.480208 2.045745 -0.113809 3.859520 1.783958 -0.431041 -0.089601
wb_dma_de/always_23/block_1/case_1/cond -1.998378 1.763954 -1.709731 0.169845 0.784059 -2.624691 0.376709 -0.908631 -1.539457 4.874208 -3.010495 1.508098 1.974232 1.051876 -2.437430 -1.223970 -0.996147 -0.461090 -0.188029 0.900728
wb_dma_ch_sel/assign_128_req_p0/expr_1 2.037511 -0.884950 -1.167803 2.320500 1.889654 0.671291 0.336830 6.461621 -2.839165 -0.254112 -1.098711 -2.317752 3.385844 -0.175577 -0.335033 -1.392818 0.524283 -1.418782 -0.649297 -0.961670
wb_dma_de/always_8/stmt_1/expr_1/expr_1 3.923913 0.488569 -0.075884 -1.002301 1.262197 1.330063 -1.825461 2.906676 -1.189101 1.284929 -2.856877 -0.038725 -0.099759 -0.623381 -0.230244 0.352368 0.766792 -2.610097 0.103927 -1.130688
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 3.280294 1.194118 0.494347 -1.605425 -0.248700 1.494332 -0.096732 -1.452589 1.438427 -0.346752 0.066952 1.710559 -0.512905 -0.968295 -0.717475 0.804608 1.809862 0.031396 1.770330 -0.775794
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -3.213465 0.715215 -1.267367 1.220183 0.686499 1.049604 0.037291 -1.215300 -3.438658 2.186002 -3.779104 -2.226857 0.976618 -4.072849 1.021643 1.740179 -1.105566 -0.738111 -3.780046 0.769874
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 1.231789 1.213234 -0.614553 -1.256353 -2.288373 -0.270841 2.398451 2.347309 -0.662163 -2.905343 2.122416 -1.439644 2.547161 0.598928 -2.282937 -3.219765 5.682817 -0.230807 0.351724 -1.887882
wb_dma_ch_sel/assign_148_req_p0 3.400252 1.829934 -0.062831 -0.914105 -0.879116 -1.281645 -2.075650 1.524737 -0.650689 -0.815948 -0.476028 -0.981133 0.318244 2.415615 -1.080757 0.538621 1.376642 -2.995975 0.213965 0.009265
wb_dma/wire_ndr 4.794050 0.192648 -1.262295 -0.597066 1.406164 2.037992 -0.273859 5.030906 -1.653263 -0.113447 -1.350897 0.260026 1.268907 -0.451537 -1.158994 -0.135773 2.777219 -0.677118 1.377785 -3.742782
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 3.310501 1.256288 0.511842 -1.572505 -0.179688 1.595213 -0.050315 -1.463153 1.489717 -0.349991 0.080691 1.725360 -0.584871 -1.071473 -0.774105 0.870910 1.910785 0.098131 1.780530 -0.967361
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.826597 0.092887 -0.510991 -1.373444 0.791862 0.414627 -0.830057 -1.174296 2.229663 -0.271393 0.674756 2.898571 -1.518991 -2.558553 0.165928 -1.261978 -0.239197 0.768395 1.168975 -0.940635
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.326540 2.355934 0.942828 -1.140311 -0.487056 1.146219 1.177363 -2.298797 1.076562 0.785653 -1.904578 3.731585 -2.483259 -0.946366 -1.182690 1.036106 1.602272 0.872204 0.389540 -0.499022
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -0.064838 1.204216 1.052108 -1.084116 -0.827592 1.250205 1.260739 -2.331233 1.184693 -0.338989 1.005970 -0.361152 -0.874206 -2.865316 -0.799851 -1.221050 4.626474 -0.898309 -0.825055 -2.897289
wb_dma_rf/input_dma_done_all 3.721701 1.560133 -0.662173 0.063272 1.857202 2.543720 -1.026999 1.529680 -2.429099 0.439731 -3.074935 -0.826950 1.617628 -2.590512 -0.102697 1.385260 0.084415 -1.993351 0.478353 0.635365
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -2.206833 0.468584 -0.326872 0.184822 -1.065838 -0.048917 0.531678 -2.108353 -1.586902 -0.726159 -0.673098 -1.055164 -0.283255 -0.948961 0.350750 -0.202703 0.926270 -0.189409 -2.522530 0.457233
wb_dma_de/assign_66_dma_done 2.869330 0.935780 -1.705863 -3.265250 0.704528 -1.762443 -1.926302 -0.470257 2.070344 1.520424 -4.040934 0.842083 0.691158 -1.346216 0.671132 2.751244 -1.484823 0.003892 -0.222410 0.488637
wb_dma/wire_ch4_csr -2.772530 0.543686 -1.657344 -0.347016 -3.074884 -0.352727 -0.301586 -1.085649 -4.395966 1.268741 -2.655454 -0.297474 1.206389 -1.126819 0.520554 0.040420 1.047151 -0.375457 -3.970677 2.302479
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641868 -1.166389 -1.064612 0.078387 0.893842 -1.277089 -0.775265 0.229289 0.633921 0.169104 0.564293 1.144348 -0.900092 -1.454136 0.940338 -2.236005 -2.110157 0.691884 -0.740186 0.151753
wb_dma_ch_sel/input_ch3_csr -0.543769 -0.528235 -1.497076 0.018645 -3.322757 -0.377247 -1.425049 -1.271017 -4.047952 0.450785 -2.657995 0.009392 1.933198 0.285387 1.866946 2.134322 -0.501954 0.145455 -2.922540 4.526204
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.284217 1.662455 0.434880 -2.247972 -1.526943 1.402647 0.271124 -1.608670 0.702763 -1.745657 0.438678 0.501229 -1.772660 -1.828822 -0.567277 -0.185657 2.767255 -0.319331 -0.303231 -1.454603
wb_dma_de/wire_adr1_cnt_next -0.363651 -3.103712 -0.704064 -0.462125 0.163819 0.007078 2.238404 1.545857 2.037830 1.671802 0.099381 -1.053287 4.285018 -0.842297 0.188729 0.075397 2.283923 2.362926 0.281812 -2.271339
wb_dma/wire_de_adr0 -3.544919 -0.378798 0.355111 -5.149261 -4.764241 -0.542231 -0.095604 0.451452 -1.764215 0.807821 -1.792159 0.262114 -2.700062 4.283988 -0.623637 -1.106188 0.801916 0.055938 -2.201851 0.668169
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.706321 0.152053 -0.495490 -1.403867 0.713655 0.368202 -0.809814 -1.275906 2.121255 -0.216952 0.612794 2.739635 -1.444948 -2.473623 0.162063 -1.215567 -0.221170 0.718621 1.065545 -0.757989
wb_dma_de/reg_adr0_cnt -2.489324 -1.609534 -0.479314 -6.179500 -4.739291 -1.434029 -0.808370 0.454611 -0.224534 1.604857 -2.475859 -0.014379 -0.998839 4.069877 0.072117 0.717276 1.311666 0.836368 -2.229417 -0.671866
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.718318 0.062689 -0.502577 -1.252697 0.844853 0.454020 -0.749112 -1.258518 2.141066 -0.193272 0.656898 2.739514 -1.476974 -2.597606 0.207849 -1.155853 -0.248843 0.769766 1.033539 -0.942215
wb_dma/wire_am0 0.457643 -0.377625 0.295168 -0.033087 0.013031 1.513074 -0.871394 0.448387 -1.846358 1.072785 -0.447802 2.144167 -1.370459 2.496524 -0.734711 -0.477603 -1.618949 -0.037850 0.837093 0.979991
wb_dma/wire_am1 1.073538 -1.698408 -0.770598 -1.453081 -0.303667 -0.781208 -0.696236 0.218713 1.807207 0.882230 -0.570768 -0.298430 1.596411 0.131122 0.792150 2.053082 0.719189 1.026247 0.081938 -1.640637
wb_dma_ch_sel/assign_137_req_p0/expr_1 3.543519 1.764546 -0.064872 -0.772033 -0.786210 -1.233303 -2.061272 1.651001 -0.597425 -0.887545 -0.294781 -0.965810 0.400430 2.414073 -1.098674 0.557953 1.400998 -2.937755 0.381220 -0.081093
wb_dma_ch_sel/assign_140_req_p0/expr_1 3.614313 1.734874 -0.081480 -0.726926 -0.695784 -1.264686 -2.108221 1.824934 -0.696376 -0.895160 -0.319833 -0.995724 0.451756 2.423922 -1.078571 0.493020 1.349895 -2.989316 0.400611 -0.065663
wb_dma_ch_rf/always_22/if_1/if_1 0.489598 -0.272474 0.203633 0.002936 0.112064 1.485612 -0.870015 0.420070 -1.856270 1.088956 -0.542957 2.098680 -1.344174 2.309676 -0.682102 -0.511731 -1.600699 -0.097242 0.763706 0.998823
wb_dma_de/assign_69_de_adr0 -3.575636 -0.306695 0.287535 -5.164951 -4.697350 -0.512958 -0.055160 0.529107 -1.855717 1.024090 -1.973335 0.413791 -2.637873 4.289935 -0.718083 -1.235824 0.789502 0.078094 -2.280447 0.635422
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.918002 0.713987 -1.134135 -2.283947 -1.210020 -0.557252 -0.711805 3.626711 -0.974839 -1.054779 -0.416500 -0.135213 0.474941 3.501968 -1.523775 0.161608 1.077279 -0.443336 1.543957 -0.971441
wb_dma_de/wire_mast0_go -1.706440 -1.138977 -1.024992 0.182865 0.979829 -1.262212 -0.735713 0.146105 0.728390 0.174216 0.592784 1.197851 -0.997605 -1.560495 0.984746 -2.191242 -2.174800 0.713999 -0.708664 0.111854
wb_dma_wb_slv/input_slv_din -5.929837 -1.374688 -0.632457 0.764079 0.806275 -1.328918 3.136357 2.923953 -1.879880 2.191566 0.464242 -1.816282 1.246410 1.118212 -1.300163 -2.505029 -2.510155 0.474134 0.212851 -0.016136
wb_dma_de/always_3/if_1/if_1 -0.710453 -2.717294 -0.976233 1.066710 -0.148453 -1.761847 1.953526 1.284831 1.486783 0.368457 1.569399 -1.933188 5.539757 -0.278485 0.232217 -1.006460 3.033895 1.547387 -0.253978 -1.577822
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.308268 1.639609 0.397648 -2.134081 -1.392493 1.418446 0.203245 -1.460908 0.628277 -1.751233 0.413884 0.450955 -1.716837 -1.810794 -0.559819 -0.191709 2.635242 -0.391151 -0.295119 -1.451270
wb_dma_ch_sel/always_47/case_1 1.039328 -1.760584 -0.835308 -1.508184 -0.358259 -0.901697 -0.747269 0.233832 1.851771 0.906991 -0.641488 -0.339786 1.733785 0.207483 0.857329 2.119491 0.736645 1.031465 0.050990 -1.727756
wb_dma_ch_sel/assign_152_req_p0 3.461672 1.791548 -0.061460 -0.789323 -0.788118 -1.235242 -2.038958 1.711669 -0.679815 -0.839010 -0.402970 -1.092350 0.349796 2.449445 -1.084187 0.671198 1.275632 -2.979084 0.290421 -0.088941
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 3.336448 3.365219 -0.138413 -2.912241 -0.752919 0.546184 -0.175283 -4.092040 2.043527 -2.035924 0.220496 -0.704766 1.653328 -0.902916 -0.936235 2.827092 0.877761 -0.283878 2.981305 2.181099
wb_dma_de/reg_de_adr0_we 0.203927 0.853215 0.354784 -1.465821 -1.769895 -0.751867 -0.158405 -0.844751 1.219629 -1.005641 1.072670 -0.085351 -1.000124 2.855923 -0.933272 1.365047 -0.304328 0.330540 0.898452 0.327320
wb_dma_ch_sel/assign_114_valid 4.264862 1.437142 0.144513 -2.532789 -0.512638 0.586911 -1.945781 2.192914 -0.104210 0.262064 -1.933471 -0.097191 -0.903301 2.154461 -1.249539 1.675878 0.572189 -2.285952 1.024377 -0.736135
wb_dma_ch_rf/assign_4_ch_am1 -0.367269 -1.227471 -1.252050 -1.446849 -0.601578 -2.587085 -0.569437 -0.229314 1.677898 -0.565232 -1.524365 -0.602368 0.876132 -1.042567 2.180428 1.718144 0.692360 1.520342 -2.296902 -1.240432
wb_dma_de/wire_dma_done_all 3.418795 1.522132 -0.678436 0.083757 1.812768 2.424029 -0.967695 1.551710 -2.485491 0.459723 -3.115916 -0.876567 1.614684 -2.539998 -0.063912 1.281778 0.067347 -2.003686 0.356013 0.766567
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.650474 0.212602 -1.920406 -0.403672 -1.453270 -1.601759 0.986804 4.883683 -2.056819 -2.575682 0.938767 -1.163291 3.672461 3.417245 -1.595365 -1.980102 1.270953 0.460019 1.157349 0.892054
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.598378 1.088097 -2.164818 -0.549571 0.585059 -4.871445 -4.119313 -0.824604 1.560836 0.948159 -0.165633 -1.628234 3.475999 -2.293596 1.365636 1.591070 -1.994458 -2.069413 1.030209 1.931715
wb_dma_wb_slv/input_wb_data_i -1.990622 1.772423 1.716851 -0.325989 -3.498989 -3.634842 -0.722871 -2.464250 -4.120374 -0.498524 0.165718 -1.706606 2.128483 2.785210 -0.386331 -4.867917 0.568766 -4.287135 2.018193 8.940125
wb_dma_de/input_nd 4.783767 0.186701 -1.299685 -0.603776 1.423378 2.015072 -0.236614 5.043173 -1.707498 -0.133755 -1.385125 0.216181 1.296234 -0.411176 -1.138919 -0.149956 2.753439 -0.692717 1.403970 -3.761657
wb_dma_ch_sel/assign_126_ch_sel -3.026330 0.162881 -0.929111 -3.733885 -0.266289 -2.323243 1.467417 1.318725 0.938618 2.590933 -3.935387 -1.321098 0.466764 1.075917 -1.113405 -2.786316 -0.509472 -0.676435 -3.855351 0.114162
wb_dma/wire_mast1_err 4.208524 0.710046 -1.555833 -3.402504 -0.399738 -0.175678 -1.427533 2.205294 1.134278 -1.100082 0.230419 2.603522 -1.055396 0.742258 -1.233867 -1.053965 0.779461 0.358758 2.354418 -1.818268
wb_dma_de/wire_ptr_valid 0.699677 1.822301 1.583031 -0.041325 0.069886 0.939384 2.277897 -3.128169 1.615439 2.167083 -1.224101 2.907941 -1.657610 -2.035570 -1.389298 -0.060152 3.561207 0.463562 -0.293429 -2.018523
wb_dma/wire_ch_sel -1.545820 5.094020 0.637595 -1.859589 0.893323 -0.430978 2.471028 -3.166614 1.817684 1.259200 -4.271447 -0.527647 -3.267155 0.165977 -2.852167 1.915042 -2.962603 -0.832307 -2.603300 1.142183
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -0.306863 1.093863 1.028335 -0.985426 -0.815848 1.208377 1.371149 -2.226963 1.119993 -0.306816 1.070609 -0.487388 -0.821672 -2.905752 -0.744435 -1.369386 4.654874 -0.903954 -0.958888 -2.988476
wb_dma_de/always_12/stmt_1/expr_1 2.533904 -0.648378 -1.091904 -0.841855 2.177362 0.200656 -2.557859 3.272110 -0.490206 1.344945 -2.202441 1.130340 -0.964997 -2.021360 0.645300 -1.782062 -1.310750 -1.870592 -0.455410 -1.094574
wb_dma/wire_dma_req 2.433031 4.488334 0.305182 -2.536518 -0.992698 0.143429 1.001770 -4.834187 1.827558 -0.836515 -1.719184 1.412456 -0.363362 -0.941485 -1.381725 2.957151 0.704932 0.532901 1.572729 2.360035
wb_dma_ch_sel/assign_136_req_p0 3.491540 1.736979 -0.058459 -0.731654 -0.776843 -1.215677 -2.019347 1.672644 -0.644567 -0.859696 -0.340986 -1.055887 0.443272 2.442302 -1.081787 0.575030 1.333802 -2.954494 0.355308 -0.044492
wb_dma_ch_rf/assign_5_sw_pointer 0.930713 1.175509 -2.071731 -1.250543 0.237307 -4.611146 -1.587224 -1.201594 1.551171 -1.137087 -2.810825 -0.279122 1.252847 -1.882005 2.057623 1.454097 -0.507507 0.188569 -2.717972 1.108162
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.947849 2.300002 -0.145130 -0.415466 0.442937 2.818142 0.816970 -2.946998 0.095576 -1.210680 -0.257479 0.826378 1.313784 -3.122811 -0.522972 1.959825 1.157974 0.693745 2.062598 1.015909
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.212589 -1.257109 -1.276215 -1.572163 -0.627452 -2.628813 -0.594407 -0.270697 1.813116 -0.678569 -1.535808 -0.612421 1.016923 -1.129741 2.233761 1.806411 0.874715 1.582079 -2.278355 -1.324769
wb_dma_ch_sel/assign_97_valid/expr_1 2.661757 -2.228585 -1.655452 -2.898734 -4.505769 -0.732925 -3.633507 0.891057 -3.967034 1.534385 -1.057649 -2.145150 4.767748 5.398138 0.319557 2.202328 2.631508 -2.211349 0.788735 1.858817
wb_dma_de/always_9/stmt_1 0.638739 0.402526 -1.152320 1.612830 2.139468 1.210676 -0.912266 2.860696 -3.894548 0.755066 -3.187435 -2.388652 2.258152 -1.702675 0.636831 0.609044 -1.646558 -2.003389 -1.153995 1.521572
wb_dma_de/input_pause_req -2.104782 3.569286 -0.724247 -1.860189 1.222456 -3.657285 -0.482511 0.492153 1.456577 3.133574 -3.810586 1.786958 -4.304587 -0.283018 -2.133588 -1.765605 -3.785381 -1.717029 -2.376122 -0.274167
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 3.413846 3.359195 -0.170907 -3.063657 -0.823964 0.455344 -0.249523 -3.992151 2.158458 -2.019070 0.219651 -0.607691 1.541770 -0.839298 -0.952514 2.764654 0.939481 -0.310831 2.959774 2.113032
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.808678 3.429738 0.355167 0.007886 0.144053 2.338297 2.137610 -3.721012 -0.342744 0.004997 -2.235226 2.835669 -0.695738 -3.095747 -0.998136 1.970519 0.978044 1.494266 0.572232 1.343915
wb_dma_de/wire_dma_busy -1.297863 2.004409 -0.062356 -0.792797 2.990584 -0.399341 0.759696 1.060384 1.628992 2.144334 -3.271596 -2.819854 -1.932845 -0.737909 -1.892877 -0.427287 -2.075273 -2.754266 -3.444565 -2.594087
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.892923 2.254848 -0.122865 -0.353280 0.488106 2.837213 0.879321 -2.915439 0.040003 -1.204294 -0.277923 0.837066 1.240930 -3.187555 -0.559553 1.903081 1.207344 0.721598 2.029658 0.989246
wb_dma_ch_pri_enc/always_2/if_1 1.540004 0.082364 -0.514917 -1.359060 0.779829 0.321896 -0.777443 -1.295997 2.139177 -0.192210 0.649928 2.782012 -1.506010 -2.551021 0.214917 -1.354915 -0.313516 0.750300 0.968732 -0.771019
wb_dma_de/always_6/if_1/stmt_1 1.594779 0.620725 -0.498112 1.413182 3.624012 1.317927 -0.333536 1.800567 -1.398136 2.028637 -2.588849 -3.960304 3.705450 -3.927780 0.195659 0.409693 1.870076 -3.391754 -0.643339 -1.662748
wb_dma_ch_rf/input_de_txsz_we 3.998644 0.790038 0.558715 2.791399 3.754730 2.732550 -0.986543 3.096140 -1.596559 -0.811612 -0.979788 -2.312524 1.726904 -0.872523 0.171240 1.927665 -2.218472 -2.443286 1.716138 1.223913
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.656567 -1.154993 -1.060129 0.124571 0.929178 -1.261418 -0.807291 0.185868 0.737356 0.125807 0.581409 1.197229 -0.934797 -1.528703 0.964507 -2.226866 -2.191252 0.754791 -0.696218 0.101109
wb_dma_wb_if/input_wb_addr_i -4.769835 1.779465 -0.191641 -1.162193 0.227403 -4.804735 0.152355 0.070206 -1.829967 -0.079483 -2.377964 -0.204759 0.680658 0.109908 2.146939 -4.774354 -1.368559 -1.835366 -2.548225 6.129184
wb_dma_ch_sel/always_7/stmt_1 2.825065 2.282453 -0.107396 -0.398731 0.472244 2.816199 0.853120 -2.836288 0.064572 -1.129170 -0.287656 0.802803 1.188121 -3.138418 -0.578481 1.926112 1.215690 0.675120 1.925995 0.822852
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -4.371843 1.772334 -3.924571 -1.655722 -2.217995 -1.973107 -0.591937 -1.005821 -2.592308 4.781384 -0.390716 0.537564 2.828839 -0.399351 -2.848500 -0.732114 0.281552 0.206170 -0.480367 -1.141628
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.826698 1.771986 -1.254763 0.545384 2.467542 2.504069 1.714144 0.376743 -2.233057 -0.504395 -3.085312 5.606447 0.521321 -3.652479 -0.303452 -2.388819 -0.260733 2.528490 1.643717 2.648683
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.876934 0.254075 -1.953912 -0.583035 -1.558401 -1.511850 1.005819 5.119594 -2.049237 -2.628458 0.939855 -1.177110 3.676441 3.623904 -1.745502 -1.943874 1.387674 0.478648 1.332846 0.687833
wb_dma_ch_rf/always_4/if_1/block_1 -4.750373 1.621995 0.587813 0.440385 -2.369323 0.156951 0.254726 -3.503762 -3.065847 1.632192 -2.265703 -0.508910 -1.833637 -3.581831 0.909805 0.095027 1.433734 -1.401235 -4.044148 1.434665
wb_dma_de/reg_dma_abort_r 4.187391 0.700013 -1.555219 -3.411070 -0.452914 -0.293905 -1.444144 2.288370 1.010247 -1.149262 0.183116 2.545346 -0.920224 0.891499 -1.204983 -1.167822 0.715018 0.265592 2.333562 -1.604711
wb_dma_ch_sel/input_ch2_txsz 2.863314 2.267917 -0.138519 -0.416871 0.493476 2.820837 0.882266 -2.868321 0.085499 -1.127732 -0.295787 0.825737 1.191141 -3.177482 -0.559530 1.895457 1.276845 0.678875 1.976347 0.820991
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.607234 -1.157790 -1.061058 0.143042 0.973632 -1.226504 -0.780658 0.145696 0.770364 0.151831 0.609196 1.194102 -0.977533 -1.559382 0.966763 -2.227311 -2.198498 0.728364 -0.705915 0.077804
wb_dma_ch_sel/input_ch5_csr -2.739666 0.410202 -1.562503 -0.320112 -2.970571 -0.158132 -0.311915 -1.223925 -4.274262 1.216390 -2.568412 -0.125934 1.075593 -1.383270 0.673408 -0.016449 1.122589 -0.273435 -4.007845 2.189247
wb_dma_ch_sel/assign_150_req_p0 3.811266 1.679547 0.067829 -0.794313 -0.748392 -1.059714 -2.094695 1.823153 -0.482416 -0.967742 -0.165854 -0.937735 0.320349 2.642952 -1.096964 0.631553 1.337010 -2.949552 0.597254 -0.185149
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.542223 -1.125504 -1.035174 0.148729 0.942478 -1.163036 -0.754947 0.156676 0.768533 0.114218 0.602963 1.165613 -0.902956 -1.502351 0.956964 -2.142972 -2.130089 0.704898 -0.659876 0.064931
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.233900 0.891459 0.339821 -1.478433 -1.783531 -0.750501 -0.126503 -0.892141 1.176473 -1.047910 1.060593 -0.016076 -1.001089 2.805577 -0.938660 1.411530 -0.305186 0.337815 0.967836 0.384423
wb_dma_ch_sel/assign_155_req_p0 3.730115 1.766589 -0.056968 -0.825686 -0.753195 -1.138528 -2.032489 1.785834 -0.647142 -0.897941 -0.362731 -0.950733 0.421663 2.450377 -1.121321 0.595157 1.394998 -2.971269 0.448783 -0.129382
wb_dma_ch_sel/always_43/case_1/stmt_4 3.456792 1.209486 0.488774 -1.518363 -0.050917 1.706467 -0.053513 -1.370155 1.511154 -0.353927 0.091621 1.708206 -0.567335 -1.121322 -0.765311 0.955348 1.887414 0.068044 1.802009 -1.066731
wb_dma_ch_sel/always_43/case_1/stmt_3 2.885771 2.289505 -0.085981 -0.393365 0.454682 2.797228 0.851769 -2.934393 0.090235 -1.204664 -0.229090 0.813028 1.258188 -3.138638 -0.572858 1.945125 1.166535 0.704638 2.030966 1.019672
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.890913 0.812362 -1.282841 -0.362718 0.544634 -0.162427 -0.157885 -3.376314 0.184104 -0.938483 0.144900 1.657287 0.623948 -3.705883 0.944619 -1.403099 -2.270910 1.332481 0.505184 3.539465
wb_dma_ch_sel/always_43/case_1/stmt_1 3.832802 1.931160 -1.000601 -1.067930 2.111110 1.038177 -1.780532 0.897873 -1.544137 0.436715 -3.527507 -2.135754 2.946994 -3.035822 0.337207 0.964625 0.194886 -3.127956 0.536204 1.625157
wb_dma_de/always_19/stmt_1/expr_1 -1.157879 -0.004578 -2.091120 -3.487694 -1.334764 -1.687063 1.976864 1.467736 2.842168 0.056807 -0.698303 -0.461749 1.700828 1.225507 -1.621999 1.658948 -0.301082 3.369524 0.346112 -2.137364
wb_dma_ch_rf/wire_ch_err_we 4.310023 0.693428 -1.613477 -3.503443 -0.362441 -0.289690 -1.505116 2.347113 1.155324 -1.164516 0.211252 2.649968 -1.004935 0.837757 -1.251974 -1.279439 0.618341 0.285285 2.438652 -1.672660
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -2.312188 2.088097 -0.738331 -1.815211 1.473499 -2.086296 1.280797 0.485635 1.523780 0.899367 -2.400909 -1.791068 -1.449170 0.220101 -1.862613 -2.152670 -1.635585 -1.387659 -2.972431 -1.132611
wb_dma_rf/wire_ch1_adr1 -1.486326 -0.561903 0.709473 1.181745 0.597101 0.024842 1.201179 -0.913879 0.675100 1.417186 0.713806 -0.758185 0.776244 -1.228091 -0.247501 -1.045827 2.212960 -0.394939 -0.581019 -1.707907
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 2.049233 -0.299865 0.459283 1.774293 -1.632618 0.787665 -1.645574 -0.782942 -5.244345 3.445351 -1.127463 4.708643 -0.527853 3.576665 -1.068346 -1.795542 2.388151 -1.530276 0.690067 1.636574
assert_wb_dma_wb_if/input_pt_sel_i -3.047317 0.994438 -1.001202 0.379086 -2.999814 -0.159944 -0.068693 -0.135130 -2.640869 0.452701 -1.883701 -1.092434 -0.592421 -3.890583 -0.211468 -1.094625 -0.169095 0.113997 -3.277226 0.956117
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 2.478500 -0.246883 -1.629261 -2.112263 -1.253221 0.263357 1.121684 5.573363 -1.409622 -1.501036 -0.372956 -0.252110 2.320111 3.462937 -1.780943 -0.870528 0.497375 1.251489 2.022473 0.036341
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.670467 -1.158160 -1.024576 0.121034 0.921048 -1.244218 -0.744368 0.186825 0.704920 0.156548 0.581180 1.154039 -0.933377 -1.527998 0.954254 -2.168273 -2.119091 0.711007 -0.731147 0.139670
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 3.501998 1.296473 0.505543 -1.588316 -0.158074 1.673132 -0.079116 -1.448225 1.533599 -0.373850 0.056672 1.753255 -0.595108 -1.093753 -0.774909 0.941664 1.941097 0.074806 1.864696 -1.001570
wb_dma_rf/input_paused -1.862970 1.013282 0.068951 1.077831 -0.152817 -1.970998 -1.361461 -0.767969 -0.178547 1.830947 0.266494 0.651331 -0.141556 -1.213793 0.216683 0.325732 -1.518538 -0.786695 0.825755 1.267130
wb_dma/wire_mast0_adr -0.159502 2.247482 -2.288842 2.946537 -1.871421 -1.271982 -1.916247 -2.839289 -4.517632 -1.194856 2.628214 -1.540240 2.470547 0.364833 -1.276717 0.478390 2.087381 -2.041603 -0.049959 0.310237
wb_dma_ch_pri_enc/inst_u8 1.536669 0.050097 -0.532132 -1.315352 0.814268 0.347447 -0.780072 -1.215687 2.125210 -0.171655 0.656106 2.793368 -1.481010 -2.564938 0.229978 -1.293745 -0.344275 0.756413 0.983530 -0.847427
wb_dma_ch_sel/assign_148_req_p0/expr_1 3.518622 1.789670 -0.059900 -0.828820 -0.825853 -1.205799 -2.057856 1.710129 -0.639919 -0.891780 -0.354028 -1.000373 0.364988 2.460773 -1.159882 0.595544 1.366668 -2.920973 0.388275 -0.121123
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.253781 -0.581869 0.923503 1.418764 1.764926 -0.436407 -1.654294 2.452325 -0.508343 0.730130 -1.124099 -1.817388 -0.488533 1.132794 0.829697 0.237598 -2.785899 -2.557970 -0.782913 1.253484
wb_dma_ch_arb/always_2/block_1 -0.407995 1.089045 -2.457464 -2.915205 -2.485780 -1.536725 3.968784 0.930562 0.539233 -0.802223 -0.860171 1.353605 3.603133 -1.923461 -2.170333 -3.194223 5.007090 3.129551 -1.061000 -1.425916
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 3.802594 1.485169 -0.577546 0.104951 1.970541 2.657776 -0.912592 1.621636 -2.276465 0.366198 -2.965084 -0.754214 1.571198 -2.568758 -0.081989 1.387658 0.123398 -1.898392 0.603765 0.491482
wb_dma_ch_sel/always_40/case_1/cond 0.522796 1.778087 1.566972 0.027837 0.045114 0.944807 2.356494 -3.026979 1.507063 2.214286 -1.205559 2.775136 -1.589208 -2.011618 -1.384660 -0.143241 3.654758 0.446938 -0.359045 -2.014728
wb_dma_ch_rf/assign_22_ch_err_we 3.990054 0.627787 -1.618688 -3.405474 -0.448798 -0.298361 -1.410205 2.313755 0.945905 -1.051495 0.083689 2.571414 -0.943237 0.760282 -1.191926 -1.297371 0.688008 0.364402 2.200498 -1.692698
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.059076 0.142725 -1.874206 -0.547673 -1.462874 -1.452991 1.011662 5.312317 -1.984147 -2.678575 1.001783 -1.152976 3.778988 3.737636 -1.731979 -1.998763 1.327709 0.462599 1.465596 0.791058
wb_dma_ch_rf/wire_pointer -2.537954 2.469512 2.409694 1.191060 -0.941384 1.444838 1.753518 -3.952373 -0.218977 4.583241 -2.334144 2.966986 -3.482697 -4.782062 -0.502465 0.774992 3.163950 -0.753422 -2.079864 -1.369275
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.709699 0.119225 -0.551313 -1.499707 0.687537 0.342518 -0.838492 -1.308622 2.165390 -0.217915 0.615160 2.854808 -1.472576 -2.544061 0.195599 -1.310209 -0.237046 0.769483 1.067010 -0.747434
wb_dma_ch_pri_enc/wire_pri19_out 1.549488 0.133183 -0.554962 -1.377838 0.665475 0.308799 -0.783486 -1.301433 2.006811 -0.172802 0.568324 2.743208 -1.405760 -2.447827 0.164507 -1.287642 -0.240176 0.706964 0.921250 -0.696876
wb_dma_ch_sel/assign_5_pri1 0.516996 -0.664643 -0.808532 0.381509 1.825331 0.648163 -0.406460 0.538299 1.247004 0.039184 0.694984 1.455734 -1.217466 -2.669649 0.441625 -0.895702 -0.815910 0.799658 0.107705 -2.257165
wb_dma_rf/inst_u26 3.983223 0.715119 -1.623004 -3.439054 -0.485359 -0.396139 -1.465441 2.124954 1.079383 -1.117025 0.167740 2.616872 -1.009445 0.740031 -1.181271 -1.329319 0.548712 0.307357 2.262450 -1.507079
wb_dma_rf/inst_u27 4.294182 0.725859 -1.612974 -3.473518 -0.476074 -0.271965 -1.494557 2.449230 1.019386 -1.213718 0.194793 2.598108 -0.896879 0.963160 -1.281114 -1.253067 0.742228 0.296901 2.432514 -1.679705
wb_dma_de/always_23/block_1/case_1/block_10 3.293380 3.391368 -0.175114 -2.969141 -0.883664 0.489842 -0.179756 -3.996006 2.053281 -2.039555 0.231024 -0.703169 1.558276 -0.748777 -1.008642 2.864508 0.873035 -0.255896 2.933744 2.150985
wb_dma_de/always_23/block_1/case_1/block_11 2.838618 3.144980 0.232644 -1.743163 -1.227451 2.062553 0.740356 -3.765513 1.182198 -2.102149 0.730136 0.711411 0.181377 -0.463848 -1.410507 3.265285 0.828207 0.987257 2.763902 1.295564
wb_dma_rf/inst_u22 4.197436 0.638796 -1.639467 -3.394686 -0.307478 -0.232513 -1.471786 2.330070 1.091598 -1.073933 0.159320 2.666406 -1.039652 0.666384 -1.158341 -1.271852 0.703366 0.332264 2.309217 -1.800824
wb_dma_rf/inst_u23 4.101830 0.656535 -1.657719 -3.470318 -0.483334 -0.277629 -1.441764 2.359930 1.005412 -1.091315 0.146208 2.559746 -0.967482 0.837605 -1.252770 -1.203176 0.783304 0.342239 2.286024 -1.838356
wb_dma_rf/inst_u20 4.057781 0.799837 -1.643191 -3.463806 -0.515327 -0.311518 -1.414854 2.223270 0.896672 -1.080856 0.056091 2.522804 -0.876448 0.797988 -1.233193 -1.202769 0.763016 0.292312 2.228886 -1.595417
wb_dma_de/assign_86_de_ack 2.206745 4.390919 0.324070 -2.512744 -1.020202 -0.057382 0.964019 -4.689694 1.730994 -0.758918 -1.728394 1.344488 -0.453915 -0.722503 -1.392430 2.832978 0.587876 0.470722 1.475776 2.344055
wb_dma_rf/inst_u28 4.075871 0.710829 -1.678918 -3.431448 -0.427009 -0.305775 -1.435001 2.340985 0.887794 -1.055694 0.099024 2.544508 -0.920382 0.751284 -1.236762 -1.307156 0.732961 0.299737 2.239284 -1.685457
wb_dma_rf/inst_u29 4.313106 0.767206 -1.621812 -3.518279 -0.440694 -0.238726 -1.460682 2.233383 1.046972 -1.145710 0.175697 2.648565 -0.978509 0.790999 -1.253515 -1.191598 0.750317 0.317113 2.398533 -1.664696
wb_dma_ch_sel/always_1/stmt_1 2.276534 4.447231 0.291292 -2.598576 -1.076504 -0.046946 0.976081 -4.730301 1.693977 -0.828251 -1.761847 1.362255 -0.394110 -0.647198 -1.381344 2.875634 0.513342 0.463900 1.499840 2.576731
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -1.811566 0.633368 0.206325 2.272104 1.595850 0.986748 -0.373326 -1.489550 -1.655768 0.806556 -1.762193 -2.288864 0.754591 -2.324598 1.151470 1.908725 -2.921683 -1.264856 -1.680931 2.735074
wb_dma_ch_sel/assign_142_req_p0/expr_1 3.886276 1.773318 -0.007519 -0.826301 -0.712629 -1.137643 -2.137722 1.774984 -0.460331 -0.990400 -0.263701 -0.886993 0.313570 2.539015 -1.142014 0.623664 1.266201 -2.966154 0.613131 -0.084853
wb_dma_rf/inst_check_wb_dma_rf -1.423778 0.952513 -0.555579 0.003731 0.410106 -2.710640 -0.917008 -2.447287 0.457568 -2.207226 -1.789157 -2.209648 0.061874 -2.900857 2.607127 -1.170958 0.955375 -0.688515 -4.352243 0.961125
wb_dma_rf/reg_wb_rf_dout -8.189248 0.472241 0.410446 -0.614838 0.054667 -7.335850 0.193319 0.651103 -1.972705 2.656707 -4.275010 -2.982353 -0.585259 -2.416996 2.929591 -3.783296 -1.802893 -2.867908 -3.730496 3.243261
wb_dma/input_dma_req_i 2.249782 4.446796 0.361325 -2.526590 -1.069530 -0.007031 1.074565 -4.686818 1.728585 -0.700507 -1.798290 1.495318 -0.505474 -0.699036 -1.446716 2.830059 0.644322 0.539983 1.451394 2.374748
wb_dma_de/input_am1 1.111400 -1.670327 -0.810368 -1.461312 -0.334374 -0.761991 -0.696830 0.245721 1.801417 0.866578 -0.562356 -0.285100 1.631800 0.127191 0.758627 2.028264 0.737155 1.021169 0.083602 -1.692664
wb_dma_de/input_am0 0.456069 -0.418245 0.280979 0.030198 0.050076 1.496873 -0.888249 0.515762 -1.813371 1.105060 -0.473867 2.096429 -1.342992 2.460498 -0.640640 -0.450177 -1.640977 -0.021421 0.834490 1.049989
wb_dma_ch_sel/reg_next_start 0.901683 0.595453 -1.954945 -2.011065 0.847412 -3.218462 -3.993481 -0.439368 1.931674 2.058457 -1.621507 -0.879474 2.245093 -2.676507 1.434690 2.516546 -2.857749 -1.416515 1.491372 1.363728
wb_dma_ch_sel/input_ch4_csr -2.771997 0.405873 -1.563090 -0.224714 -2.821662 -0.355314 -0.272513 -1.055494 -4.170820 1.148554 -2.553879 -0.313956 1.157956 -1.274690 0.643129 -0.128642 1.096928 -0.332877 -3.986010 2.125219
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.363983 0.424736 0.208211 0.186920 0.932562 1.972865 0.312528 0.490695 0.624094 -0.138627 0.169673 0.343035 -0.270105 -1.137930 -0.574497 1.297362 1.420310 0.112047 0.928070 -2.553178
wb_dma_ch_sel/assign_107_valid 4.244737 1.348408 0.225415 -2.440081 -0.447369 0.665380 -1.964265 2.078445 -0.041091 0.342709 -1.909572 -0.023489 -1.071025 2.009503 -1.131646 1.708507 0.496764 -2.260857 1.005223 -0.767239
wb_dma/wire_next_ch 2.809267 0.897951 -1.810955 -3.140515 0.876558 -1.769553 -2.092089 -0.400249 1.985607 1.666741 -4.097481 0.774891 0.699819 -1.603087 0.750860 2.696516 -1.578911 -0.098768 -0.282062 0.385668
wb_dma_rf/wire_ch2_txsz 2.897348 2.341721 -0.109720 -0.399206 0.516764 2.828315 0.807448 -2.953797 0.116521 -1.153083 -0.286847 0.809737 1.164638 -3.218302 -0.537706 1.962004 1.224223 0.659923 1.982359 0.905071
wb_dma_ch_rf/wire_ch_am0 0.478043 -0.338207 0.292701 0.059361 0.101202 1.530939 -0.918705 0.469927 -1.921907 1.121882 -0.487529 2.200583 -1.452619 2.512678 -0.709580 -0.455321 -1.731702 -0.081787 0.857783 1.104154
wb_dma_ch_rf/wire_ch_am1 -0.476289 -1.053029 -1.294471 -1.349348 -0.707331 -2.452009 -0.447934 -0.313160 1.393335 -0.575964 -1.620759 -0.610176 0.860509 -1.187989 2.105158 1.702888 0.831873 1.543788 -2.440121 -1.275673
wb_dma/wire_ch6_csr -2.809412 0.499748 -1.626775 -0.267680 -2.828268 -0.351904 -0.355160 -1.212999 -4.289093 1.160680 -2.595895 -0.318228 1.255379 -1.238952 0.570613 -0.134459 0.864325 -0.382116 -3.981102 2.399905
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.630461 0.108868 -0.593380 -1.452904 0.705632 0.305654 -0.853762 -1.305657 2.100933 -0.194144 0.591020 2.837272 -1.486287 -2.552109 0.217027 -1.362388 -0.287566 0.761535 1.038589 -0.724049
wb_dma_de/input_csr 3.553789 -1.233248 -0.046771 -2.258581 -0.858436 3.551083 2.538839 3.290549 -3.085235 0.547211 -3.432669 6.900331 0.485890 2.506771 -0.548515 -2.169791 -1.056321 4.336707 3.340769 4.912618
wb_dma_de/reg_read 2.295022 0.506605 -1.645497 0.150418 2.739236 1.516962 -1.608510 1.535061 -1.600513 0.488582 -2.397947 0.414615 0.721853 -4.143156 0.751282 -0.600721 -1.750780 -1.152293 -0.102171 0.546154
wb_dma/input_wb1_cyc_i -3.113467 0.902250 -1.046032 0.550547 -2.826928 -0.073082 0.056636 -0.091018 -2.740505 0.538293 -1.870194 -0.999439 -0.438275 -4.080274 -0.206204 -1.249557 -0.170167 0.167853 -3.263508 0.972307
wb_dma_ch_rf/wire_ch_adr0_we -3.457355 -0.415165 0.344465 -5.070740 -4.705002 -0.377213 0.162548 0.405470 -1.765948 1.002772 -1.877349 0.455572 -2.492609 4.177878 -0.724046 -1.206934 1.019889 0.269543 -2.195398 0.602840
wb_dma_ch_sel/assign_140_req_p0 3.388138 1.614987 0.004574 -0.703126 -0.647134 -1.175625 -2.087201 1.777495 -0.567823 -0.760431 -0.349147 -1.048797 0.237857 2.434246 -0.989485 0.615067 1.093977 -2.976233 0.324546 -0.130312
wb_dma_rf/wire_ch3_txsz 3.249635 1.239393 0.459508 -1.606197 -0.227137 1.522174 -0.058031 -1.482950 1.414048 -0.357965 0.030245 1.689337 -0.528044 -1.022212 -0.750407 0.797083 1.813539 0.065999 1.699570 -0.787290
wb_dma_rf/input_wb_rf_din -2.143960 1.698094 2.231758 -0.304372 -3.424703 -3.755083 -1.412018 -2.662889 -4.256993 0.339210 -0.737882 -2.577312 2.085504 3.429950 -0.293587 -4.416333 -0.282841 -5.582326 1.332327 9.839048
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -3.670521 -0.270065 0.347996 -5.048758 -4.586029 -0.510965 0.012898 0.368095 -1.660388 0.803679 -1.774151 0.330564 -2.821994 4.054594 -0.645745 -1.085547 0.725812 0.164304 -2.328187 0.489320
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.258880 0.316394 -0.272867 1.582158 -0.225621 -1.762574 -0.210397 -0.080009 -0.519890 -1.253457 1.580279 -0.940242 1.451908 0.587417 0.022104 -1.072667 0.819524 -0.760146 -0.394413 0.596213
wb_dma_pri_enc_sub/reg_pri_out_d1 1.532666 0.106925 -0.523491 -1.335790 0.770134 0.283811 -0.798269 -1.279126 2.107578 -0.199611 0.639383 2.775454 -1.472567 -2.532525 0.235369 -1.332909 -0.310411 0.755170 0.990198 -0.759408
wb_dma_ch_rf/always_19/if_1/block_1 -1.655129 -0.479230 0.831726 1.191839 0.878898 -0.335093 -1.241819 -0.016035 -0.432217 1.644952 -1.498137 -1.582425 -0.960055 -0.173305 1.000635 0.818003 -2.351576 -1.951077 -2.102157 1.016466
wb_dma_ch_rf/always_2 1.002372 1.812906 1.581112 -0.084807 0.114779 0.998343 2.156818 -3.062380 1.731101 2.070100 -1.126117 2.898770 -1.632042 -2.043037 -1.420913 -0.009330 3.596181 0.361223 -0.119354 -2.060734
wb_dma_ch_rf/always_1 -1.443294 0.394825 1.131941 -0.186243 -0.808775 -1.011129 -1.336033 -0.876269 0.734830 0.663675 -0.476995 -1.623493 -2.001800 2.489868 0.098011 2.173476 -2.691077 -1.584581 -1.195431 1.341272
wb_dma_de/input_mast0_drdy 0.401378 3.000223 -3.257561 0.028947 -1.448460 1.252483 -2.840425 -4.210536 -4.166895 0.447275 -0.474874 -0.170785 0.383192 -2.602638 -1.166176 2.509882 -0.370459 -1.354859 -0.267335 0.467066
wb_dma_ch_rf/always_6 -3.799740 1.441166 -3.042280 -0.701662 -1.442683 -0.963317 0.351578 -1.450958 -2.906002 4.453029 -0.720258 1.922523 2.853446 -0.269740 -2.462646 -1.549723 0.279189 1.135181 -0.130947 0.330687
wb_dma_ch_rf/always_5 -2.294504 0.468952 -0.325712 0.193511 -1.095413 -0.093665 0.546005 -2.145794 -1.601441 -0.688999 -0.701574 -1.079108 -0.251551 -0.933647 0.382742 -0.177299 0.972317 -0.213216 -2.542265 0.496408
wb_dma_ch_rf/always_4 -4.728734 1.534114 0.559614 0.420080 -2.343933 0.165000 0.276646 -3.411124 -2.996815 1.575034 -2.245116 -0.545552 -1.784652 -3.590720 0.926480 0.147077 1.493347 -1.341260 -4.033375 1.347781
wb_dma_ch_rf/always_9 3.986910 0.685897 -1.667541 -3.504560 -0.519972 -0.379298 -1.435893 2.379835 0.893142 -1.023942 0.024847 2.513722 -0.864560 0.859826 -1.223114 -1.328510 0.763371 0.299658 2.180267 -1.669388
wb_dma_ch_rf/always_8 -3.263670 1.923484 -0.478368 -1.431934 1.922436 -2.379370 0.376195 0.634552 0.798289 2.396189 -3.923963 -2.977721 -1.528308 0.191359 -1.454277 -1.717864 -3.108330 -2.982989 -4.420219 -0.179559
assert_wb_dma_rf/input_wb_rf_dout -1.404133 0.933239 -0.452357 0.065566 0.373031 -2.589289 -0.876570 -2.260149 0.314148 -2.033833 -1.693299 -2.034561 -0.021355 -2.622936 2.466580 -1.255181 0.723108 -0.735939 -4.093494 1.089457
wb_dma/wire_wb1_addr_o -0.133786 -0.959813 -0.565794 0.000547 -0.130832 0.893249 1.882000 2.141409 -0.418310 -0.573655 0.057869 -0.046451 1.926540 0.139540 -0.354745 -1.056412 -0.433355 1.759961 0.682173 1.009001
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.687205 0.127377 -0.499476 -1.354642 0.736271 0.366412 -0.816220 -1.304016 2.148301 -0.199278 0.638510 2.790599 -1.496982 -2.568192 0.226347 -1.240325 -0.241780 0.769281 1.077874 -0.808294
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.724944 0.629932 -1.088908 -2.160114 -1.218132 -0.564781 -0.682162 3.597476 -1.053120 -0.922232 -0.434561 -0.125855 0.492527 3.369832 -1.453366 0.058369 1.085613 -0.417903 1.381696 -0.992755
wb_dma_wb_slv/always_5/stmt_1/expr_1 3.622785 0.948199 0.163986 0.541971 -0.529539 -2.438300 -1.266564 3.115449 0.091191 -3.600387 3.051812 -1.256304 1.742546 5.528861 -1.278388 -0.968569 -0.005872 -1.793713 2.956918 1.809623
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -2.321502 -0.691475 -1.888858 -2.596249 -0.415705 -2.261785 2.242421 -3.011752 -2.407122 -2.143951 -3.521885 -1.944057 1.455453 0.487214 0.752483 -4.155266 2.151719 0.779263 -4.366054 1.303693
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 2.149041 -0.065170 -0.760054 0.688993 0.339847 -3.717524 -2.039897 3.260085 0.826666 -3.535870 3.735563 -0.213391 0.854615 4.325595 -0.367377 -2.979952 -2.204159 -1.182361 2.432419 2.028085
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.400776 0.442539 0.195526 0.163767 0.958631 1.939767 0.278927 0.427093 0.729758 -0.157985 0.221300 0.392861 -0.317824 -1.176526 -0.582934 1.297632 1.417848 0.135029 1.000894 -2.543807
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.532127 -1.102468 -1.039112 0.114570 0.900107 -1.190292 -0.739490 0.166774 0.700239 0.138882 0.583372 1.180361 -0.925365 -1.469752 0.908713 -2.100766 -2.053538 0.705667 -0.624066 0.102360
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.185843 1.663430 0.416278 -2.210531 -1.529758 1.310579 0.267874 -1.662185 0.689068 -1.717033 0.366321 0.478132 -1.756608 -1.798959 -0.569634 -0.229463 2.679295 -0.338053 -0.364914 -1.357896
wb_dma_wb_slv/reg_slv_dout -1.673661 1.745109 1.825632 -0.335696 -3.521584 -3.402466 -0.792023 -2.372954 -4.136075 -0.539433 0.276413 -1.420943 2.081312 2.902458 -0.381696 -4.709848 0.452528 -4.234525 2.406833 9.053369
wb_dma_ch_pri_enc/always_2 1.572893 0.118500 -0.559593 -1.391166 0.731839 0.317494 -0.755311 -1.264409 2.058463 -0.170438 0.515979 2.768281 -1.413065 -2.557975 0.181311 -1.286924 -0.205939 0.724780 0.945701 -0.763181
wb_dma_ch_pri_enc/always_4 1.639446 0.060579 -0.549851 -1.374669 0.753462 0.316439 -0.813552 -1.251886 2.122041 -0.195112 0.644299 2.799094 -1.492879 -2.501770 0.235207 -1.278994 -0.289710 0.754289 1.026174 -0.748980
wb_dma/inst_u3 -5.340965 2.512770 -1.482138 0.918089 -2.051857 -2.653594 0.555753 -1.470664 -4.286573 0.554530 -2.647554 -0.407130 -0.078841 -2.286790 0.334423 -2.482277 0.932671 -0.045874 -3.997529 2.331690
wb_dma_wb_slv/always_1/stmt_1 -4.348336 0.202256 1.035649 -2.311089 -0.900628 -4.797023 0.233647 0.490240 -0.846328 0.741234 -2.504442 -0.209379 0.682499 0.592823 1.956138 -6.211155 -1.993437 -1.827717 -1.280653 7.497095
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.875931 0.120561 -1.887378 -0.501427 -1.419109 -1.439045 1.029732 5.230873 -2.046170 -2.551956 0.859694 -1.196243 3.745738 3.601034 -1.663695 -1.968715 1.255264 0.515013 1.338269 0.741491
wb_dma_rf/wire_ch0_am0 0.404743 -0.328472 0.238858 0.012570 0.043216 1.444516 -0.880973 0.467806 -1.818311 1.083399 -0.493339 2.098920 -1.346682 2.428562 -0.700634 -0.458993 -1.593260 -0.039291 0.781873 1.007317
wb_dma_rf/wire_ch0_am1 -0.382088 -1.078199 -1.329985 -1.521671 -0.680304 -2.543198 -0.575495 -0.311657 1.621802 -0.538191 -1.574279 -0.606642 0.891303 -1.172117 2.093432 1.841687 0.781131 1.523392 -2.313094 -1.335589
wb_dma_wb_mast/wire_mast_drdy 2.672906 3.240830 -3.811799 -0.440627 -1.441210 1.104725 -1.914769 -1.956306 -4.125684 -1.844904 1.214581 0.621955 1.623455 -1.384489 -1.989823 1.110102 1.145134 -0.246367 2.322060 -0.103023
wb_dma_wb_if/wire_mast_pt_out -2.347678 3.398744 -1.813124 0.900971 1.464299 -1.570526 0.335732 -0.832933 -1.766598 -1.221959 -0.930364 -0.240893 -0.355621 -1.979907 0.198071 -0.025044 -0.271407 -0.613622 -2.389344 0.053335
wb_dma_ch_sel/assign_95_valid/expr_1 1.469019 -2.322380 -3.035019 -2.032630 -3.430376 -0.371618 -3.495502 -0.149280 -4.360716 0.757712 -0.491270 -1.659214 5.326975 2.832498 0.936693 1.525810 0.507787 -0.815391 0.874666 3.165028
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.499678 0.096259 -0.529418 -1.387739 0.731452 0.275985 -0.822712 -1.333959 2.132831 -0.153490 0.597250 2.817746 -1.487957 -2.595011 0.246686 -1.336016 -0.355897 0.764874 0.936671 -0.679456
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.602376 0.012491 -0.538687 -1.338099 0.791698 0.305524 -0.819579 -1.229090 2.186772 -0.211721 0.663687 2.832745 -1.511900 -2.565840 0.224583 -1.305149 -0.359447 0.800109 1.025202 -0.822413
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.769109 0.089462 -0.499747 -1.394119 0.799156 0.398872 -0.839953 -1.174270 2.179466 -0.240336 0.659263 2.814224 -1.486610 -2.531712 0.194047 -1.232558 -0.283632 0.745631 1.131513 -0.858325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.432464 1.219303 -0.639823 -1.402963 -2.291100 -0.398529 2.307411 2.597717 -0.554362 -3.010390 2.200482 -1.497397 2.530951 0.801358 -2.306845 -3.288649 5.601023 -0.400760 0.454207 -1.943408
wb_dma/constraint_slv0_din -1.621888 1.572736 1.017106 -0.258784 0.019916 -4.516859 -1.046663 -0.726349 1.276719 -0.006291 -0.985447 -0.596707 -1.808617 -0.177429 0.638740 -1.230739 -1.492262 -2.094090 -0.410459 1.826686
wb_dma_de/always_4/if_1/if_1 2.461270 -0.673374 -1.036124 -0.623136 2.326912 0.275784 -2.589392 3.252431 -0.430435 1.325337 -2.094449 1.095065 -1.012546 -2.059911 0.679825 -1.741325 -1.444490 -1.889423 -0.496886 -1.099322
wb_dma_rf/always_2 -0.124044 2.395458 0.922589 -1.377386 0.102277 -4.488019 -1.802634 0.157062 1.588192 1.004057 -3.085331 2.267911 -5.172414 0.292950 0.021764 -1.167280 -2.608756 -2.104467 -1.220007 1.106398
wb_dma_rf/inst_u24 4.104209 0.709685 -1.652892 -3.429035 -0.355797 -0.208648 -1.429658 2.293596 0.964169 -1.049786 0.031471 2.579026 -0.942272 0.617080 -1.174648 -1.244916 0.780319 0.305918 2.193248 -1.766963
wb_dma_rf/always_1 -8.162127 0.645258 0.360805 -0.518926 -0.058361 -7.279646 0.169213 0.499785 -2.061963 2.745264 -4.145619 -2.821814 -0.510378 -2.554122 2.863356 -3.543188 -1.880232 -2.820688 -3.475468 3.441953
wb_dma_ch_sel/always_38 0.651216 1.106083 -2.158521 -0.580525 0.620724 -4.893713 -4.203329 -0.751717 1.590801 1.053040 -0.176657 -1.438898 3.419808 -2.354245 1.354610 1.499592 -2.061641 -2.081438 1.178361 1.870967
wb_dma_ch_sel/always_39 4.875102 0.181726 -1.248634 -0.645271 1.422156 2.020823 -0.289838 5.039090 -1.588237 -0.151403 -1.309283 0.284797 1.223840 -0.385640 -1.141500 -0.118734 2.755919 -0.645004 1.470026 -3.802876
wb_dma_ch_sel/always_37 -3.213686 -0.275349 -0.646606 -4.915020 -0.396968 -1.211749 1.662826 1.168742 1.420943 3.248249 -4.828214 -1.182539 -0.454283 0.585939 -0.907633 -1.862096 -1.081554 -0.160398 -3.588819 -0.082396
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.651624 0.680857 -1.137416 -2.214612 -1.257548 -0.640523 -0.669618 3.635192 -1.102047 -0.924258 -0.523442 -0.175705 0.545756 3.397413 -1.480742 0.037857 1.064715 -0.473612 1.317098 -0.929057
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 0.923150 -3.563181 -0.834050 -1.585744 1.977098 2.425204 1.534834 3.911662 -1.316827 3.862399 -3.983536 2.942804 3.379360 -1.096542 0.540278 -2.432284 -0.159706 2.490009 1.105501 0.674746
wb_dma_ch_sel/assign_10_pri3 2.342688 0.438680 0.215245 0.193225 0.956659 1.917050 0.325741 0.492409 0.628957 -0.177149 0.186469 0.307416 -0.248762 -1.109366 -0.568003 1.280712 1.413774 0.107405 0.954192 -2.519193
wb_dma_rf/inst_u21 4.114554 0.702290 -1.714239 -3.519368 -0.410976 -0.351635 -1.486972 2.346693 1.061736 -1.095223 0.052429 2.651618 -0.957706 0.664757 -1.209499 -1.354045 0.648128 0.294888 2.230554 -1.695534
wb_dma_rf/wire_ch3_adr0 -4.062382 2.112918 -1.200060 -1.680025 -0.708982 -0.988475 1.269430 -0.066634 -0.398173 -0.428696 -1.023457 -0.981931 -1.990846 -2.431767 -1.068759 -1.627940 0.800884 0.141037 -3.251430 -2.639452
wb_dma_ch_rf/input_dma_busy -3.188612 1.826758 -0.354330 -1.362987 1.928325 -2.400413 0.368972 0.531632 0.912638 2.235724 -3.911239 -2.926441 -1.619103 0.106827 -1.314951 -1.757960 -3.119338 -2.915060 -4.443945 -0.044807
wb_dma_ch_sel/assign_134_req_p0 0.451285 0.609423 0.387165 -0.297145 -1.386920 -0.160927 1.176205 2.479000 -0.643545 -1.456683 1.002032 -2.649231 1.472103 0.744334 -1.467717 -2.190994 3.566844 -1.951417 -1.084777 -1.239947
wb_dma/wire_wb0m_data_o -6.085193 -1.436408 -0.591621 0.841071 0.802419 -1.423888 3.099864 2.845355 -1.968233 2.145008 0.419867 -1.968569 1.279965 1.134602 -1.184743 -2.491658 -2.561232 0.381321 0.118311 0.153103
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.871436 0.594456 -1.139611 -2.179316 -1.128402 -0.524160 -0.718815 3.779254 -1.125146 -0.941857 -0.519271 -0.142365 0.593967 3.372797 -1.499704 0.035911 1.135867 -0.454283 1.444720 -1.002133
wb_dma_ch_rf/always_6/if_1 -3.790979 1.620421 -3.248389 -0.885222 -1.494014 -1.161521 0.169307 -1.465237 -2.919055 4.551331 -0.882046 2.029533 2.747777 -0.268346 -2.543889 -1.450636 0.054219 1.050389 -0.087310 0.323934
wb_dma -5.163412 2.586483 -1.208515 0.987938 -2.252620 -2.283020 0.829078 -1.019139 -4.353561 0.132415 -3.282861 -0.820455 -0.122237 -2.813572 0.567763 -2.300255 0.363986 -0.419014 -5.214597 3.340795
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.567784 -0.127866 -0.863106 1.355435 3.211069 1.427945 -0.411805 0.566333 -0.917717 1.894071 -1.593849 -0.397656 1.364595 -5.174197 0.573813 -1.677868 0.320400 -1.500925 -0.738841 -1.043346
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.655100 -0.469569 0.810720 1.259543 1.010219 -0.297645 -1.293135 0.006669 -0.405933 1.651236 -1.452688 -1.559697 -1.029599 -0.276448 1.009660 0.807276 -2.475520 -1.896702 -2.076376 0.962186
assert_wb_dma_rf/input_wb_rf_adr -1.435783 0.964572 -0.471739 0.010334 0.362468 -2.530550 -0.838252 -2.355939 0.336168 -2.104232 -1.700897 -2.069305 0.039287 -2.740437 2.481220 -1.241321 0.904353 -0.623764 -4.133770 1.001907
wb_dma_ch_rf/always_6/if_1/if_1 -3.608966 1.758468 -3.184295 -0.768905 -1.480818 -0.939153 0.166945 -1.707656 -2.666739 4.403297 -0.454711 1.896955 2.990010 -0.386968 -2.662665 -1.097851 0.191007 1.115303 0.254224 0.204606
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.687830 0.102261 -0.494773 -1.328606 0.834956 0.435078 -0.792913 -1.246354 2.204931 -0.210779 0.619158 2.837225 -1.543453 -2.618182 0.180614 -1.251758 -0.257901 0.799454 1.081301 -0.930054
wb_dma_ch_arb/wire_gnt -0.160311 1.173246 -2.260080 -2.892703 -2.410101 -1.421541 4.014347 0.832363 0.798785 -0.923074 -0.712314 1.239144 3.618042 -1.884820 -2.231557 -3.065756 5.129056 3.084024 -0.883012 -1.454785
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 4.152545 0.767013 -1.565027 -3.547990 -0.541009 -0.307802 -1.452156 2.172223 1.092058 -1.168244 0.195633 2.577896 -0.977331 0.934094 -1.258770 -1.137222 0.771578 0.320156 2.362925 -1.620673
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.827376 0.939348 0.108646 1.125942 -0.157043 -1.924706 -1.348802 -0.859294 -0.114264 1.787742 0.357733 0.654043 -0.120473 -1.246502 0.272101 0.376792 -1.512587 -0.740332 0.896592 1.301090
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 4.787086 0.183958 -1.226559 -0.576617 1.436181 2.007013 -0.263434 4.906688 -1.565868 -0.156079 -1.263439 0.237775 1.239866 -0.397013 -1.118662 -0.069571 2.703609 -0.668015 1.451195 -3.688371
wb_dma_rf/always_1/case_1/cond -8.096997 0.664824 0.349248 -0.514696 0.147150 -7.297800 0.129753 0.497483 -1.910275 2.702717 -4.245871 -2.868436 -0.712624 -2.735077 2.905470 -3.517201 -1.887699 -2.852515 -3.638329 3.162573
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.701912 0.092138 -0.480099 -1.376661 0.678346 0.383627 -0.824498 -1.297193 2.103117 -0.215041 0.639456 2.758105 -1.421884 -2.414481 0.194643 -1.205391 -0.273750 0.740554 1.077351 -0.725505
wb_dma_wb_slv/assign_4/expr_1 -7.143364 2.193188 -2.439947 1.116499 1.805759 -2.644507 3.273196 1.704505 -3.810147 0.684209 -0.777102 -1.683841 1.348158 -0.705741 -1.131876 -2.501677 -2.135947 -0.157202 -1.769880 0.694384
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.893309 2.340416 -0.131177 -0.321532 0.513425 2.880760 0.893586 -3.015145 0.026659 -1.201103 -0.273551 0.801856 1.297464 -3.266428 -0.538748 1.973178 1.156423 0.688272 2.029183 1.047423
wb_dma_de/always_3/if_1/stmt_1 -0.529231 0.388022 -0.249020 1.627296 -0.250997 -1.853969 -0.160095 -0.293321 -0.566392 -1.222681 1.485991 -1.005208 1.444416 0.394258 0.085272 -1.114707 0.778084 -0.758496 -0.551894 0.745158
wb_dma_ch_sel/assign_104_valid 3.851881 1.341202 0.151677 -2.328759 -0.483607 0.542053 -1.864096 2.084395 -0.268679 0.446402 -1.976331 -0.182487 -1.009944 1.981280 -1.148027 1.683916 0.463305 -2.238286 0.755250 -0.784782
wb_dma_ch_rf/always_9/stmt_1 3.934569 0.756788 -1.593260 -3.549070 -0.579488 -0.436183 -1.471788 2.109876 1.087059 -1.104594 0.180015 2.604998 -1.043125 0.930956 -1.232457 -1.278508 0.614526 0.318513 2.248270 -1.499009
wb_dma_wb_if/input_mast_adr -0.459054 -0.557283 -0.871986 1.551690 -0.289953 -0.954090 1.562031 1.959669 -0.979048 -1.807799 1.507552 -0.987434 3.273549 0.627940 -0.313639 -2.132415 0.323937 0.894897 0.189447 1.658054
assert_wb_dma_ch_arb/input_req 2.514861 -0.278161 -1.422261 -0.676139 0.557953 0.168202 -0.554448 4.571220 -2.278677 0.005770 -1.485264 -0.128818 1.549889 0.717515 -0.537739 -1.366649 1.383512 -0.759723 0.532148 -1.301677
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.196099 1.723388 0.452134 -2.233886 -1.552383 1.412042 0.267574 -1.632740 0.624564 -1.729765 0.361184 0.481321 -1.858167 -1.832876 -0.593214 -0.155950 2.739125 -0.391997 -0.344997 -1.414723
wb_dma_wb_if/input_wbm_data_i -1.823818 1.645712 1.805383 -0.176704 -3.527987 -3.517199 -0.875337 -2.342221 -4.167906 -0.552458 0.338184 -1.662309 2.120283 2.914896 -0.286911 -4.687819 0.482895 -4.283745 2.252612 9.019384
wb_dma_de/wire_tsz_cnt_is_0_d 0.744641 -0.110001 -0.818940 1.297153 3.187597 1.432928 -0.438977 0.587581 -0.908919 1.827814 -1.507900 -0.375375 1.416698 -5.000330 0.545041 -1.610350 0.372242 -1.567146 -0.594541 -1.023836
wb_dma/wire_dma_err 4.140194 0.708793 -1.585006 -3.398294 -0.424409 -0.299306 -1.470346 2.384190 1.006015 -1.159604 0.185752 2.555676 -0.950691 0.895554 -1.210082 -1.251803 0.662389 0.270254 2.324508 -1.611936
wb_dma_ch_sel_checker/input_ch_sel_r 1.086332 0.828045 0.328767 -1.762722 -1.089711 -0.304318 -0.357056 -1.955859 0.890250 -0.210618 -0.132282 1.391543 -0.315427 0.085066 -0.206676 -0.387047 0.509626 -0.062101 0.897091 1.544797
wb_dma_ch_sel/assign_119_valid 3.990599 1.337543 0.252620 -2.335651 -0.442923 0.636788 -1.938869 2.086066 -0.139353 0.423286 -1.952171 -0.135353 -1.013350 2.034883 -1.110377 1.682566 0.491351 -2.300441 0.826139 -0.759566
wb_dma_inc30r/input_in -2.950835 -1.084995 -0.386895 -3.948503 -3.601595 -1.347586 1.554943 -1.825161 1.617943 1.219327 -0.775510 -2.254844 2.254323 -1.114517 -0.221354 -1.252593 5.740907 0.399121 -3.293070 -2.465165
wb_dma_ch_pri_enc/inst_u15 1.789486 0.117266 -0.427399 -1.293761 0.764199 0.465473 -0.798082 -1.261898 2.138867 -0.208305 0.604179 2.697492 -1.435786 -2.479485 0.186075 -1.091242 -0.207932 0.679794 1.089646 -0.861638
wb_dma_ch_pri_enc/inst_u14 1.577762 0.113209 -0.568267 -1.406512 0.664277 0.258883 -0.824143 -1.284370 2.073020 -0.201427 0.563419 2.815112 -1.453539 -2.535683 0.202146 -1.336187 -0.307504 0.758435 0.959191 -0.693983
wb_dma_ch_pri_enc/inst_u17 1.432674 0.086003 -0.536546 -1.336618 0.720099 0.259321 -0.781466 -1.288824 2.095433 -0.186789 0.598014 2.776106 -1.479922 -2.579377 0.220940 -1.340520 -0.333125 0.754638 0.921710 -0.756440
wb_dma_de/wire_dma_err 4.284499 0.714199 -1.579969 -3.475274 -0.436144 -0.278007 -1.485164 2.386645 1.093341 -1.174106 0.188363 2.566008 -0.964933 0.937504 -1.271631 -1.193464 0.727845 0.294534 2.382326 -1.719044
wb_dma_ch_pri_enc/inst_u11 1.635055 0.098867 -0.528345 -1.347182 0.809031 0.345353 -0.854204 -1.324977 2.195760 -0.206727 0.652292 2.839071 -1.513594 -2.564703 0.247025 -1.254729 -0.332043 0.733348 1.036018 -0.742317
wb_dma_ch_pri_enc/inst_u10 1.771042 0.143255 -0.537326 -1.478521 0.700355 0.407996 -0.790761 -1.326687 2.177192 -0.205157 0.651345 2.869907 -1.463762 -2.572224 0.187612 -1.244605 -0.168466 0.759075 1.082224 -0.842804
wb_dma_ch_pri_enc/inst_u13 1.585876 0.111445 -0.467643 -1.298513 0.752843 0.389134 -0.772672 -1.379385 2.140027 -0.203701 0.627339 2.769695 -1.505636 -2.552008 0.200043 -1.210582 -0.274665 0.747381 1.024705 -0.775865
wb_dma_ch_pri_enc/inst_u12 1.700045 0.073761 -0.484381 -1.318255 0.847579 0.363157 -0.850755 -1.272171 2.213833 -0.247274 0.722938 2.788931 -1.519215 -2.577418 0.230757 -1.254641 -0.336603 0.752774 1.092486 -0.831456
wb_dma_ch_pri_enc/inst_u19 1.626202 0.126074 -0.479952 -1.279749 0.766331 0.362640 -0.811635 -1.293399 2.164303 -0.209027 0.635706 2.787672 -1.515924 -2.580867 0.212979 -1.242913 -0.283060 0.741133 1.041990 -0.802222
wb_dma_ch_pri_enc/inst_u18 1.529954 0.042281 -0.570468 -1.370734 0.788850 0.276740 -0.809957 -1.272046 2.153272 -0.174136 0.639273 2.825233 -1.525068 -2.643056 0.246848 -1.359408 -0.376192 0.775722 0.964354 -0.825474
wb_dma_ch_sel/assign_110_valid 3.993508 1.402202 0.251425 -2.552662 -0.619850 0.485033 -1.957416 1.826040 -0.001357 0.336742 -1.888215 0.004299 -1.103464 2.109781 -1.159497 1.678982 0.426892 -2.255880 0.894908 -0.584748
wb_dma_rf/inst_u30 4.011748 0.757914 -1.624505 -3.555909 -0.609637 -0.372470 -1.420658 2.125012 1.007863 -1.094582 0.093255 2.594697 -0.929262 0.828031 -1.228958 -1.297452 0.740574 0.293532 2.230473 -1.537151
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 4.200614 2.441785 0.468185 -4.108276 -1.355181 -0.572181 -1.178433 -2.538075 3.620495 -1.326261 0.632653 0.186917 -0.130232 1.203900 -1.212020 2.001326 1.658261 -0.939599 2.952911 0.082154
wb_dma/wire_pointer3 2.355125 2.366939 0.990998 -1.124251 -0.443593 1.148081 1.215485 -2.205478 1.044819 0.843186 -1.937720 3.792405 -2.492555 -0.934399 -1.185905 0.933650 1.600435 0.862545 0.363677 -0.467789
wb_dma_ch_pri_enc/wire_pri6_out 1.566885 0.090680 -0.575488 -1.390852 0.724305 0.268506 -0.800030 -1.301833 2.167275 -0.220324 0.612196 2.836075 -1.513416 -2.567318 0.231021 -1.349329 -0.313718 0.782729 1.012130 -0.730310
wb_dma_rf/assign_6_csr_we 1.961934 1.772831 0.849836 -2.636971 0.422147 -3.025393 -1.013997 1.057364 1.894816 -0.485800 -3.759128 1.931033 -5.612727 1.645286 -0.274195 -1.437344 -1.662247 -1.778009 -1.904745 -0.058439
wb_dma_de/assign_82_rd_ack 2.053319 0.482002 -1.682778 0.228781 2.728737 1.414735 -1.610811 1.547012 -1.796335 0.517756 -2.482313 0.361109 0.796967 -4.130684 0.809295 -0.739473 -1.859490 -1.195042 -0.181089 0.768297
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.408771 2.402023 1.046545 -1.164417 -0.486311 1.254140 1.235716 -2.545829 1.210000 0.787000 -1.830070 3.860168 -2.532512 -1.105305 -1.193688 1.120433 1.715537 0.937241 0.458385 -0.590316
wb_dma_ch_sel/assign_96_valid 1.482832 -2.296243 -2.130471 -2.335018 -3.982622 -1.718375 -3.252902 0.414959 -3.446510 2.710413 -1.994112 0.955846 2.495905 4.327921 0.538759 0.970510 1.054340 -0.689553 -0.427558 1.860940
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.527169 0.068883 -0.623527 -1.406550 0.751465 0.258796 -0.781819 -1.224515 2.073844 -0.142744 0.572450 2.808556 -1.443641 -2.593321 0.242409 -1.355964 -0.300046 0.785033 0.924800 -0.769484
wb_dma_de/reg_next_ch 2.340896 0.957725 -1.828276 -2.964733 0.835757 -1.818131 -1.926623 -0.550315 1.775631 1.618761 -4.198721 0.551675 0.768013 -1.689479 0.834636 2.722906 -1.734679 -0.076568 -0.557150 0.631025
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.534504 -1.152465 -1.042160 0.131854 0.951196 -1.183425 -0.804186 0.189274 0.813343 0.099591 0.610654 1.275585 -0.951114 -1.576456 0.933314 -2.171207 -2.160158 0.785767 -0.594603 0.026075
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.629757 -1.099873 -0.991397 0.178765 0.916645 -1.207829 -0.725060 0.158104 0.670754 0.146611 0.551659 1.126175 -0.877626 -1.448189 0.956761 -2.101065 -2.134231 0.704784 -0.720395 0.126475
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.559034 2.376604 0.977257 -1.170318 -0.376888 1.291677 1.203887 -2.278974 1.228969 0.712634 -1.768192 3.817652 -2.502484 -1.137501 -1.238216 1.053864 1.753823 0.892745 0.542361 -0.690796
wb_dma_ch_rf/assign_24_ch_txsz_dewe 4.079257 0.744263 0.545610 2.886917 3.926631 2.772698 -1.046107 3.168232 -1.526750 -0.820987 -0.930309 -2.337273 1.693377 -0.886262 0.197509 1.964888 -2.348461 -2.490677 1.793107 1.203224
assert_wb_dma_ch_arb 2.732021 -0.217644 -1.425533 -0.743993 0.610557 0.101931 -0.637239 4.682306 -2.213667 -0.074944 -1.417052 -0.110606 1.545117 0.835111 -0.588156 -1.372519 1.283912 -0.830498 0.698521 -1.209954
wb_dma/wire_csr -0.827372 0.023757 0.765540 -0.156011 -1.440479 1.830998 1.463060 2.577877 -3.121090 0.135193 -4.129407 2.624076 -2.371138 0.068755 1.004346 -0.385384 -2.865826 1.207526 -2.748935 4.862772
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.598033 -1.102991 -0.997307 0.153231 0.914650 -1.186899 -0.741957 0.130406 0.736811 0.142814 0.570507 1.173326 -0.931750 -1.512181 0.944059 -2.153603 -2.104099 0.695470 -0.687224 0.118929
wb_dma_wb_if/input_mast_din 1.376602 0.856687 0.034268 2.068344 1.683849 2.875262 1.870622 -1.848485 -1.957670 -1.427019 -0.565282 1.299960 2.672334 -2.166640 0.433730 0.041815 -0.857053 1.880966 1.866239 4.355830
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.324364 0.842537 0.306431 -1.449388 -1.677801 -0.661806 -0.144855 -0.805824 1.211731 -0.997890 1.069108 -0.039829 -0.956685 2.736036 -0.946082 1.417146 -0.295656 0.312574 0.991885 0.343337
wb_dma_ch_rf/reg_sw_pointer_r 1.142921 1.138729 -2.180384 -1.126740 0.357541 -4.581853 -1.832382 -0.936043 1.568104 -1.103962 -2.847632 -0.298910 1.257611 -1.959207 2.170026 1.643486 -0.636814 0.106071 -2.667802 0.887477
wb_dma_ch_sel/assign_142_req_p0 3.493859 1.773917 -0.154402 -0.789447 -0.777461 -1.234886 -2.053433 1.718580 -0.757300 -0.750129 -0.504050 -0.973437 0.429062 2.229519 -1.104983 0.512007 1.403593 -2.969618 0.219862 -0.176667
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.800816 0.103290 -1.961877 -0.480984 -1.477211 -1.494151 1.038077 5.233765 -2.124872 -2.577175 0.916909 -1.202147 3.828912 3.624596 -1.672282 -2.054874 1.360097 0.502290 1.292555 0.833123
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.295345 0.415320 0.168113 0.200079 0.944340 1.903324 0.309016 0.487641 0.639956 -0.131641 0.194668 0.335508 -0.300374 -1.122350 -0.561325 1.296834 1.387867 0.131688 0.922515 -2.485428
wb_dma_rf -4.788904 1.142625 -0.702764 -0.931984 -1.866079 -2.366486 0.839229 -1.849985 -3.404566 1.543903 -3.307613 -1.711359 0.422053 -1.422223 0.229369 -2.201220 0.163050 -1.735771 -4.209027 2.894207
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.910446 -2.222864 0.203434 -0.579079 0.403657 -0.545793 -0.780404 2.461617 -0.626041 1.836877 -1.678008 0.105420 -0.810928 0.849907 1.665957 0.474149 -0.890013 -0.025459 -0.600840 -0.797417
wb_dma_de/reg_chunk_cnt 2.660617 -0.568397 -1.075504 -0.895010 2.100550 0.273090 -2.560014 3.198870 -0.465758 1.325573 -2.180875 1.102987 -0.938118 -1.998950 0.590597 -1.656019 -1.190367 -1.885142 -0.412381 -1.119727
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.775665 -3.498944 -0.945911 -1.439242 2.095764 2.421547 1.446444 3.894444 -1.520815 4.000090 -4.227158 2.953837 3.341199 -1.312273 0.610401 -2.400192 -0.496256 2.461990 0.940100 0.866129
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.585888 -3.173160 -1.155192 -0.026716 1.942601 0.886467 1.270418 3.782357 -1.919067 2.912235 -2.687287 2.282607 4.554063 -0.840196 0.537108 -3.512915 0.441277 1.765365 0.590259 1.146229
wb_dma/input_wb0m_data_i -1.813293 1.422342 2.021301 -0.181955 -3.455166 -3.460582 -0.903114 -2.251360 -4.148468 -0.396443 0.328745 -1.527804 2.121979 3.165373 -0.230144 -4.831278 0.328359 -4.310970 2.443872 9.202501
wb_dma_de/always_15/stmt_1 3.529216 1.587245 -0.674267 0.086767 1.796790 2.559333 -0.827583 1.361629 -2.507875 0.380189 -3.061001 -0.797692 1.672942 -2.710534 -0.103156 1.349513 0.157115 -1.883675 0.435301 0.750425
wb_dma/wire_ch7_csr -2.984420 0.411711 -1.745396 -0.400723 -3.046313 -0.378925 -0.317435 -1.140522 -4.420577 1.302539 -2.602498 -0.381299 1.180890 -1.302563 0.538915 -0.067280 1.115209 -0.338556 -4.147338 2.083984
wb_dma/input_wb0_ack_i -3.688678 4.445547 -3.348145 1.047661 -1.067870 -2.440051 -0.630371 -3.961947 -5.580520 0.672207 -3.522504 0.976785 0.254036 -2.951290 0.033515 -1.001525 0.927358 -0.209079 -4.028328 2.828652
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.787366 0.204502 -1.956416 -0.590401 -1.525801 -1.516238 0.999975 5.125232 -2.064774 -2.572250 0.901257 -1.172149 3.678936 3.557550 -1.674021 -1.982117 1.322401 0.495823 1.286242 0.773388
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.853925 0.105308 -1.952088 -0.503534 -1.515159 -1.499833 1.022496 5.236996 -2.055363 -2.610784 0.982208 -1.199193 3.771904 3.590119 -1.640371 -1.992192 1.393388 0.499636 1.297857 0.666691
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.828190 0.107699 -1.940854 -0.543047 -1.515080 -1.457237 1.104892 5.141446 -1.991012 -2.604247 0.957572 -1.172397 3.818455 3.581064 -1.694574 -1.980459 1.344059 0.564857 1.304495 0.784598
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 4.011511 -0.323984 0.111587 0.318563 1.385228 0.028939 -0.970724 4.329697 -0.448641 -1.519177 0.661768 -0.223917 1.314419 2.582516 -0.456136 -1.208166 -0.559110 -1.289922 2.693886 0.739837
wb_dma_ch_sel/assign_125_de_start 0.443029 0.839275 -2.276249 -0.581887 0.563862 -5.008591 -4.185914 -0.620556 1.511823 1.148671 -0.153464 -1.551342 3.627604 -2.336951 1.477264 1.462488 -1.958011 -1.979759 1.062332 1.771490
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.344717 2.420526 0.978017 -1.152941 -0.412157 1.175759 1.225543 -2.311638 1.173676 0.788356 -1.904834 3.802074 -2.563834 -1.079646 -1.190017 1.053249 1.634716 0.920949 0.368974 -0.640613
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.547288 -1.120350 -0.957579 0.179003 0.916321 -1.154166 -0.718360 0.125141 0.739843 0.152889 0.606932 1.160155 -0.937764 -1.538270 0.926003 -2.078964 -2.079897 0.706557 -0.670153 0.060993
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 3.233854 3.337640 -0.232819 -2.943980 -0.817084 0.323569 -0.259837 -3.843951 2.058648 -1.994382 0.187725 -0.767012 1.659487 -0.729162 -0.948178 2.754051 0.803325 -0.386300 2.879250 2.165146
wb_dma_ch_sel/input_dma_busy 2.234323 0.412819 0.205075 0.210230 0.920303 1.880765 0.288819 0.452798 0.592080 -0.145117 0.181509 0.290526 -0.259819 -1.138901 -0.541002 1.261393 1.343347 0.120392 0.880720 -2.446057
wb_dma_inc30r -4.009920 -3.589278 -0.571328 -4.046468 -3.155150 -0.292267 1.720665 2.098329 -1.050200 2.993600 -2.394903 -0.582661 1.935052 1.517274 0.307357 -2.213430 2.673717 1.651310 -2.630111 -1.061561
wb_dma_ch_sel/always_45/case_1 -1.693406 -0.153747 0.470714 2.667246 0.297924 -1.815688 0.938522 -1.008899 0.185781 0.040965 2.312937 -1.683320 2.155256 -0.571621 -0.197488 -2.114297 2.978068 -1.176622 -0.975705 -1.043319
wb_dma_ch_sel/assign_117_valid 3.978302 1.311204 0.179529 -2.391527 -0.472254 0.660704 -1.890206 2.026218 -0.102626 0.405420 -1.919623 -0.059030 -1.041237 1.886374 -1.129873 1.660150 0.544903 -2.225096 0.833064 -0.850059
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 3.447797 3.345486 -0.157345 -3.035108 -0.762930 0.374666 -0.325068 -3.947664 2.180852 -2.021547 0.259301 -0.758960 1.640072 -0.798878 -0.954129 2.801394 0.917560 -0.381704 3.003664 2.070082
wb_dma/wire_ch3_adr0 -4.094731 2.090562 -1.163543 -1.719547 -0.740842 -1.061360 1.316512 -0.123159 -0.374509 -0.388025 -1.039144 -0.995408 -2.026521 -2.390281 -1.067828 -1.628119 0.871249 0.160254 -3.319820 -2.670605
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.167817 0.292624 -0.215692 1.544048 -0.229238 -1.721416 -0.289312 -0.025726 -0.452843 -1.272713 1.587661 -0.915105 1.401028 0.669867 0.014425 -0.998186 0.769082 -0.766887 -0.319628 0.617957
wb_dma_de/always_6/if_1/if_1/cond 0.571556 0.432226 -1.232069 1.581833 2.109358 1.087237 -0.893148 2.972410 -3.874760 0.737420 -3.141216 -2.342431 2.228309 -1.644477 0.591344 0.529510 -1.666915 -1.934321 -1.160311 1.501809
wb_dma/wire_mast1_pt_out -2.402694 3.230560 -1.687589 0.851263 1.377287 -1.688382 0.283469 -0.763212 -1.654988 -1.218388 -0.830406 -0.303707 -0.380429 -1.674411 0.250352 -0.136747 -0.397631 -0.698607 -2.335238 0.249266
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.845265 0.567460 -1.086796 -2.152491 -1.184683 -0.568443 -0.710095 3.794494 -1.102666 -1.000059 -0.433623 -0.179966 0.569852 3.509543 -1.466465 0.017527 1.004847 -0.455409 1.497255 -0.915297
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.243417 0.896933 0.328372 -1.470860 -1.727251 -0.747049 -0.131931 -0.837461 1.181135 -1.035947 1.051292 -0.045271 -1.038407 2.793891 -0.965758 1.390554 -0.279513 0.316158 0.954844 0.376115
wb_dma_ch_sel/always_48 -0.240527 0.947543 -2.217013 -3.037182 -2.630431 -1.447195 4.025399 0.887901 0.796115 -0.963604 -0.599738 1.342399 3.568895 -1.726725 -2.186466 -3.272576 5.131406 3.158194 -0.914412 -1.335974
wb_dma_ch_sel/always_43 1.154775 0.273986 -1.124769 0.034414 3.494051 -0.081650 -1.433187 0.185435 0.072088 1.824848 -1.983696 -1.788563 2.686101 -5.232449 0.963752 -1.844162 0.333439 -2.823096 -0.407501 -0.154944
wb_dma_ch_sel/always_42 -0.891802 0.001280 0.886571 -0.130922 -1.439480 1.996237 1.322927 2.237693 -3.138927 0.382296 -4.256338 2.866790 -2.572034 -0.052675 1.150264 -0.319129 -3.035535 1.223174 -2.775488 5.089061
wb_dma_ch_sel/always_40 0.939215 1.833238 1.546226 0.017315 0.139604 1.065379 2.244981 -2.954534 1.565521 2.158277 -1.224375 2.896708 -1.627547 -2.048802 -1.431588 -0.005778 3.567790 0.374906 -0.195822 -2.063793
wb_dma_ch_sel/always_47 1.170240 -1.768119 -0.829732 -1.541495 -0.361055 -0.858177 -0.736685 0.233093 1.960616 0.880245 -0.564397 -0.336282 1.743393 0.201892 0.804614 2.138860 0.790686 1.082954 0.081851 -1.790078
wb_dma_ch_sel/always_46 0.402022 -0.441184 0.300020 0.008010 -0.054764 1.499000 -0.873311 0.472946 -1.857328 1.140604 -0.420865 2.154424 -1.438518 2.673673 -0.691500 -0.430647 -1.637722 -0.012336 0.870794 0.981316
wb_dma_ch_sel/always_45 -1.781796 -0.199941 0.455850 2.721649 0.372536 -1.770688 0.988009 -1.076901 0.175727 0.118207 2.318637 -1.649674 2.166629 -0.647724 -0.175359 -2.133281 3.000610 -1.123683 -1.000933 -1.064204
wb_dma_ch_sel/always_44 -2.840421 1.678299 0.147955 -4.942289 -5.463332 -1.093166 1.414823 -1.998312 0.434281 -1.622169 0.135669 -1.418497 -0.904354 2.164829 -1.657191 -1.019135 3.063082 0.237553 -2.198413 0.595888
wb_dma_ch_sel/assign_152_req_p0/expr_1 3.733452 1.737270 0.015103 -0.685887 -0.671678 -1.078657 -2.096232 1.792784 -0.494989 -0.957044 -0.206940 -0.990350 0.290531 2.492431 -1.076021 0.769173 1.293445 -2.955151 0.517910 -0.210865
wb_dma_ch_rf/input_ndnr 3.549293 1.470156 -0.792003 -0.062321 1.448572 2.764033 1.508287 0.458113 -1.348145 0.198109 -0.940133 -0.028710 3.260330 -3.553473 -1.290639 -0.387677 4.532866 -0.367599 1.797028 -1.968663
wb_dma_de/always_4/if_1/stmt_1 3.891934 0.453432 -0.123330 -0.986355 1.235041 1.330714 -1.782651 2.996341 -1.211921 1.290880 -2.825340 -0.039790 -0.093039 -0.587677 -0.241926 0.344758 0.757528 -2.561197 0.029042 -1.225444
wb_dma_wb_if/wire_wb_addr_o -0.473979 -0.565411 -0.867914 1.600221 -0.297157 -0.870789 1.608626 1.976830 -1.035094 -1.791265 1.543082 -0.988448 3.339596 0.592581 -0.295799 -2.115607 0.320432 0.943613 0.207533 1.639104
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.297764 0.328248 -0.244627 1.634752 -0.258877 -1.821954 -0.234780 -0.111143 -0.549132 -1.285617 1.580861 -0.943302 1.457700 0.574626 0.058678 -1.103565 0.802208 -0.794501 -0.414455 0.686851
wb_dma_ch_sel/assign_111_valid 4.241789 1.471141 0.244090 -2.561653 -0.575007 0.565794 -2.015664 1.991774 -0.011022 0.270848 -1.852538 -0.084049 -1.081367 2.187027 -1.189913 1.820940 0.407115 -2.354080 1.006955 -0.637950
wb_dma_wb_slv/assign_2_pt_sel -8.766912 2.516503 -3.824995 1.147743 -0.693864 -1.337899 3.787007 1.326038 -6.275174 0.139600 -3.052041 -1.774827 1.790240 -5.363840 -0.983513 -4.486784 -2.818823 1.478369 -4.441126 3.437217
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 4.220826 1.185130 -1.622819 -2.249901 -0.160970 -2.249815 -2.599643 0.076084 0.904331 -0.712727 -1.552311 -3.427000 4.843049 0.425369 0.341757 3.270211 1.294378 -2.333814 0.865832 0.867112
wb_dma_ch_sel/assign_144_req_p0 3.600255 1.871502 -0.106223 -0.879850 -0.852550 -1.268541 -2.058467 1.660520 -0.623545 -0.934845 -0.395001 -0.964024 0.448965 2.451856 -1.135787 0.535389 1.305774 -2.941175 0.451987 0.031189
wb_dma_de/input_pointer 0.825638 1.831874 1.614310 0.055832 0.125139 1.019211 2.249482 -3.044736 1.619509 2.184500 -1.171929 2.898433 -1.635491 -2.066675 -1.366456 -0.096425 3.623817 0.374995 -0.212900 -2.055829
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 3.026484 3.120973 0.235233 -1.862463 -1.280248 2.019971 0.737374 -3.750802 1.219995 -2.146846 0.748020 0.761514 0.227766 -0.304840 -1.481493 3.266289 0.872789 1.016645 2.883678 1.373513
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 3.041888 3.412535 0.954246 -3.585703 -1.567163 -0.936409 0.142360 -3.308074 3.196715 -0.112992 -1.258055 2.269161 -2.081929 1.196134 -1.638467 2.017083 1.407336 -0.063710 1.508842 0.454107
wb_dma_ch_rf/input_wb_rf_adr 3.519396 -0.155259 0.666498 -3.140653 -0.402882 -0.912378 -1.971606 -1.742371 1.218693 -2.537422 -0.855090 -0.553540 3.241962 3.867852 0.440524 -5.866700 -1.323202 -2.223085 -0.269159 8.906609
wb_dma_ch_sel/input_pointer0 1.655967 0.649434 1.147250 -0.339669 0.401206 1.421315 1.055371 -2.244837 1.974802 0.991478 0.782513 0.785769 0.266271 -2.045235 -0.917908 -0.215480 3.828413 -0.387156 1.087018 -2.392078
wb_dma_ch_sel/input_pointer1 3.305073 1.273947 0.476413 -1.586128 -0.181550 1.579569 -0.049860 -1.512986 1.448863 -0.336665 0.030992 1.712351 -0.554545 -1.059149 -0.764690 0.904319 1.876692 0.078308 1.747783 -0.918265
wb_dma_ch_sel/input_pointer2 1.088425 0.794940 0.302689 -1.731859 -1.085399 -0.297327 -0.350269 -1.920863 0.874651 -0.248956 -0.097303 1.389265 -0.269418 0.106942 -0.174550 -0.367987 0.515070 -0.080424 0.898970 1.539984
wb_dma_ch_sel/input_pointer3 2.340523 2.482152 0.917740 -1.250465 -0.537020 1.165609 1.222789 -2.403792 1.057666 0.835580 -1.999035 3.832898 -2.460624 -1.101372 -1.253814 0.995952 1.750249 0.932809 0.330595 -0.510017
wb_dma_de/reg_chunk_0 2.551486 -0.574844 -1.064693 -0.872283 2.125788 0.243295 -2.518871 3.036071 -0.367262 1.303118 -2.093345 1.244720 -0.976125 -2.003682 0.632877 -1.752050 -1.263227 -1.773163 -0.337419 -1.055586
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.300082 0.473724 0.170209 0.163354 0.936762 1.897788 0.337432 0.478177 0.581474 -0.128115 0.150594 0.310183 -0.278766 -1.155741 -0.601470 1.291600 1.388892 0.088730 0.893479 -2.486926
wb_dma_ch_sel/assign_151_req_p0/expr_1 3.418978 1.757379 0.016230 -0.685100 -0.773196 -1.232558 -2.008165 1.543959 -0.567657 -0.908694 -0.239338 -1.046207 0.336114 2.401706 -1.068552 0.650356 1.333853 -2.945333 0.369664 -0.090622
wb_dma_ch_sel/assign_138_req_p0/expr_1 3.400525 1.789280 -0.099743 -0.696629 -0.699910 -1.194421 -2.027145 1.736316 -0.701901 -0.809950 -0.486839 -1.079776 0.376810 2.291148 -1.040858 0.617499 1.258468 -3.003549 0.244989 -0.156170
wb_dma_ch_sel/reg_am0 0.475814 -0.381229 0.294671 -0.032765 0.025662 1.539409 -0.897159 0.497112 -1.874850 1.079107 -0.487059 2.158844 -1.372238 2.527520 -0.708518 -0.517328 -1.602713 -0.031901 0.822759 0.993136
wb_dma/assign_2_dma_req 2.499840 4.424359 0.317317 -2.613070 -1.045405 0.031797 0.958799 -4.737426 1.880409 -0.907234 -1.607386 1.283357 -0.264095 -0.688947 -1.410657 2.970699 0.626724 0.484394 1.702126 2.396532
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -1.478829 0.052634 0.000064 -1.084950 -0.016462 0.151147 0.475230 -2.161271 1.912881 -0.259064 1.549975 0.933617 -1.847954 -4.356398 0.138894 -3.329205 2.576184 -0.055857 -1.425158 -2.843834
wb_dma_ch_rf/wire_ch_csr -5.022099 1.439529 -1.903299 -1.374697 -1.554474 -2.759892 1.719052 0.231263 -3.493179 2.642506 -3.193199 -1.458018 1.146483 0.314654 -1.833672 -2.001431 -1.522507 -1.147999 -2.910996 2.324780
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.696873 -1.294060 1.072778 -2.011216 -3.626174 0.458776 0.464100 -1.373470 -0.148083 -0.600017 0.525440 -0.548771 1.924338 2.266625 0.215692 -0.631842 2.887848 -0.000165 0.062792 2.711503
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.584738 -1.118553 -1.017952 0.157034 0.942299 -1.188824 -0.741951 0.157517 0.718684 0.145463 0.571733 1.158782 -0.934634 -1.502205 0.965637 -2.136762 -2.165573 0.717254 -0.686522 0.105076
wb_dma_ch_sel/assign_118_valid 4.245523 1.364646 0.198651 -2.458750 -0.510201 0.637599 -1.920090 2.166929 -0.051044 0.265270 -1.816153 -0.046846 -0.947329 2.155482 -1.247238 1.679810 0.548805 -2.240437 1.025445 -0.810227
wb_dma_ch_rf/input_de_adr1_we -0.333680 0.372821 -0.237393 1.622143 -0.234519 -1.834399 -0.252657 -0.138325 -0.543912 -1.268818 1.600254 -0.999627 1.458470 0.559248 0.054395 -1.118365 0.783049 -0.829304 -0.458709 0.685341
wb_dma_wb_mast/input_mast_din 1.387288 0.776445 0.046548 1.952175 1.713617 2.858097 1.798589 -1.811800 -1.873039 -1.301992 -0.668652 1.385043 2.581970 -2.210137 0.436095 -0.001892 -0.830997 1.896458 1.812968 4.166570
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -1.881191 0.036935 -0.887307 -2.282181 -0.614034 -1.704177 2.734917 -3.345933 -2.547575 -2.173294 -4.099964 -2.808330 1.506918 1.210459 0.526196 -2.522720 2.809333 0.229325 -4.366382 1.547343
wb_dma_de/always_2/if_1/stmt_1 -2.862086 1.684745 0.097958 -4.859359 -5.440233 -1.156618 1.329499 -2.064964 0.385691 -1.628885 0.091684 -1.434011 -0.854388 2.177553 -1.641798 -1.023377 2.988585 0.208914 -2.193149 0.766339
wb_dma_de/assign_65_done/expr_1 2.071071 0.472132 -1.695758 0.178297 2.698673 1.359859 -1.645680 1.587493 -1.708896 0.555760 -2.462971 0.371094 0.792277 -4.132521 0.816561 -0.750775 -1.888845 -1.148182 -0.180865 0.764643
wb_dma_ch_sel/reg_de_start_r 2.947476 0.263017 -2.538446 -2.033243 0.835058 -3.234971 -3.382417 0.199699 1.539775 -0.671104 -0.978952 -2.272506 3.937166 -1.059241 1.232214 1.324201 -0.742176 -1.717432 0.333096 1.051213
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.580796 -1.140051 -0.995900 0.169609 0.983178 -1.194656 -0.782368 0.107005 0.790266 0.116665 0.614926 1.197296 -1.021263 -1.579530 0.978587 -2.143333 -2.179551 0.764938 -0.639943 0.071143
wb_dma_ch_rf/input_dma_rest -0.880234 1.288424 0.488117 0.372557 -0.286835 -0.337057 1.305314 -1.010293 -0.299346 1.208376 -2.014151 2.228650 -2.036240 -0.084360 -0.517703 0.231996 -0.143064 0.896790 -1.388590 0.314424
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.962544 1.882707 1.593846 0.078830 0.268189 1.115139 2.296752 -3.069811 1.783941 2.133739 -1.168310 2.915187 -1.627616 -2.213806 -1.416441 0.052204 3.684776 0.459359 -0.161648 -2.260245
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.334569 1.674194 0.462095 -2.247613 -1.538208 1.465346 0.248623 -1.599086 0.730626 -1.859485 0.489113 0.491922 -1.861019 -1.845701 -0.586170 -0.152156 2.732583 -0.381271 -0.251808 -1.539015
wb_dma_de/wire_de_csr 1.887403 3.426761 0.363264 -0.084221 0.196404 2.322955 2.049727 -3.728132 -0.205406 0.061308 -2.283828 2.901437 -0.822274 -3.136496 -0.987721 2.047547 0.983588 1.481021 0.558958 1.177434
wb_dma_ch_sel/reg_ndnr 3.658875 1.351591 -0.620236 0.106589 1.572469 2.761893 1.499160 0.663220 -1.236805 0.206876 -0.725825 -0.072998 3.284331 -3.344988 -1.278377 -0.585287 4.560334 -0.512326 1.965878 -2.006246
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.241809 0.359773 -0.236066 1.511847 -0.221649 -1.762683 -0.252798 -0.116731 -0.527250 -1.236096 1.483070 -0.918897 1.413838 0.519710 0.065952 -1.049453 0.746740 -0.795451 -0.411956 0.671173
wb_dma_ch_sel/reg_txsz 0.980768 0.234751 -1.216085 0.035735 3.426924 -0.107224 -1.367976 0.306989 -0.129865 1.831460 -2.018962 -1.641351 2.560617 -5.199624 0.926803 -2.070674 0.278548 -2.707288 -0.496550 -0.162186
wb_dma_rf/always_1/case_1/stmt_10 -0.333042 0.607959 0.169386 0.507106 0.715331 -1.006923 -1.071428 -2.291753 0.393885 -1.153448 -0.429672 -1.915350 0.449944 -1.627801 1.353317 -1.080274 0.703676 -1.305540 -1.968590 0.967794
wb_dma_ch_pri_enc/inst_u28 1.540823 0.120173 -0.522319 -1.394728 0.654463 0.284791 -0.798983 -1.375568 2.112118 -0.207008 0.619908 2.802242 -1.502180 -2.515125 0.230168 -1.302720 -0.302029 0.769428 0.977442 -0.693003
wb_dma_ch_pri_enc/inst_u29 1.784470 0.098963 -0.534146 -1.493234 0.763265 0.340435 -0.863612 -1.312345 2.259656 -0.233627 0.691490 2.948039 -1.526682 -2.606752 0.192493 -1.336271 -0.308002 0.774844 1.135659 -0.781304
wb_dma/wire_de_adr1 -1.433782 -0.541650 0.708999 1.188273 0.636313 0.059600 1.229315 -0.992519 0.727659 1.425042 0.768951 -0.747324 0.799196 -1.282578 -0.224697 -1.040755 2.260606 -0.353647 -0.570806 -1.782162
wb_dma_ch_arb/always_2/block_1/case_1 0.074107 1.056056 -2.287213 -3.032550 -2.450116 -1.489700 3.849789 1.141112 0.726212 -0.860527 -0.848454 1.367489 3.586881 -1.703708 -2.215177 -3.161169 4.991714 2.970250 -0.812840 -1.342415
wb_dma_de/always_18/stmt_1/expr_1 -0.346046 2.224002 -2.361306 2.999026 -1.865912 -1.289531 -1.869412 -2.785233 -4.581674 -1.122079 2.496823 -1.692802 2.485756 0.230669 -1.226147 0.483907 2.181738 -2.026601 -0.284292 0.183772
wb_dma_ch_arb/always_1/if_1 -0.282001 1.173524 -2.229722 -2.962139 -2.503738 -1.466202 3.890121 0.762008 0.649604 -0.850486 -0.796328 1.343495 3.458555 -1.750420 -2.182634 -3.094861 4.940769 3.003495 -0.978173 -1.269550
wb_dma_ch_pri_enc/inst_u20 1.532357 0.077237 -0.559126 -1.385920 0.683915 0.290051 -0.759600 -1.250994 1.989754 -0.193134 0.529386 2.743741 -1.379028 -2.485547 0.210150 -1.289624 -0.268768 0.723419 0.925241 -0.717478
wb_dma_ch_pri_enc/inst_u21 1.620193 0.084949 -0.490054 -1.323904 0.728293 0.350253 -0.806114 -1.270709 2.112833 -0.197211 0.591711 2.775995 -1.451720 -2.500870 0.212822 -1.261893 -0.332446 0.709671 1.003094 -0.747349
wb_dma_ch_pri_enc/inst_u22 1.756835 0.119458 -0.525770 -1.470860 0.676973 0.365996 -0.845548 -1.358044 2.226859 -0.249181 0.631411 2.889613 -1.479676 -2.495805 0.194242 -1.251159 -0.240160 0.788653 1.128420 -0.756664
wb_dma_ch_pri_enc/inst_u23 1.767991 0.149446 -0.526051 -1.434316 0.742139 0.401234 -0.801440 -1.344483 2.206291 -0.207380 0.631237 2.894978 -1.520121 -2.596390 0.168631 -1.246325 -0.235011 0.749678 1.106381 -0.840326
wb_dma_ch_pri_enc/inst_u24 1.663716 0.084787 -0.524219 -1.454634 0.743881 0.303397 -0.828685 -1.248639 2.173640 -0.220872 0.596754 2.890916 -1.491538 -2.584153 0.205643 -1.381385 -0.320224 0.774429 1.047213 -0.785801
wb_dma_ch_pri_enc/inst_u25 1.553982 0.056038 -0.576900 -1.359269 0.738867 0.248312 -0.834051 -1.209158 2.056348 -0.171689 0.599031 2.772867 -1.452181 -2.483963 0.245014 -1.344688 -0.328740 0.722916 0.960943 -0.702726
wb_dma_ch_pri_enc/inst_u26 1.543608 0.082434 -0.523750 -1.374297 0.755191 0.276038 -0.801759 -1.295640 2.140288 -0.145649 0.558985 2.809741 -1.473907 -2.632430 0.224888 -1.346033 -0.349467 0.743308 0.946826 -0.737282
wb_dma_ch_pri_enc/inst_u27 1.665292 0.026559 -0.587181 -1.380975 0.757545 0.294564 -0.832297 -1.155840 2.111196 -0.236830 0.628953 2.808154 -1.438116 -2.526114 0.250479 -1.334545 -0.353857 0.750948 1.056259 -0.789377
wb_dma/wire_dma_busy -1.375629 2.037716 0.020400 -0.740608 2.817754 -0.588861 0.718744 0.954482 1.496122 1.909364 -3.176221 -2.923249 -1.876278 -0.666885 -1.771867 -0.518597 -2.025549 -2.832957 -3.540331 -2.316398
wb_dma_ch_sel/reg_ack_o 2.350609 4.455815 0.352070 -2.409324 -1.003827 0.143665 1.081463 -4.703988 1.674650 -0.820801 -1.740157 1.476453 -0.398480 -0.750246 -1.402268 2.878671 0.636472 0.561371 1.561730 2.411221
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.357808 0.422131 0.177504 0.193370 0.935639 1.956888 0.312077 0.464923 0.629057 -0.130690 0.199865 0.310562 -0.306928 -1.175641 -0.583120 1.304113 1.402235 0.121347 0.936079 -2.544697
wb_dma_rf/reg_csr_r 0.157483 2.601063 0.919420 -1.415598 0.099551 -4.619605 -2.045599 0.136871 1.583891 0.995666 -3.164811 2.433579 -5.294791 0.502653 -0.013715 -0.960984 -2.780648 -2.183565 -0.988078 1.274032
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.734814 0.624316 -1.096390 -2.183381 -1.276325 -0.598498 -0.711442 3.681525 -1.084845 -0.960362 -0.427721 -0.200302 0.545468 3.577421 -1.511983 0.073797 1.068966 -0.503684 1.416553 -0.902820
assert_wb_dma_ch_sel 2.389836 0.425857 0.201280 0.217692 0.989312 1.986417 0.298917 0.497717 0.684634 -0.189706 0.211238 0.317944 -0.290724 -1.136320 -0.553535 1.326581 1.398617 0.133008 0.965163 -2.526747
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.611309 1.190174 -1.914574 -1.522632 0.593547 -3.498500 -2.126936 -0.317815 1.487416 0.429042 -2.572416 0.028137 1.926854 -0.627358 0.674857 1.604703 -0.712256 -0.792694 -0.626152 0.924206
wb_dma_ch_sel/inst_ch2 1.069496 0.822007 0.339222 -1.797863 -1.158540 -0.309174 -0.341421 -1.952347 0.879834 -0.243447 -0.117262 1.374208 -0.269278 0.140904 -0.179033 -0.425341 0.530431 -0.057298 0.905702 1.605616
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.371710 0.447232 0.190678 0.207437 0.940887 1.958776 0.309931 0.529680 0.622195 -0.146251 0.177811 0.348222 -0.288654 -1.182225 -0.579320 1.323471 1.453487 0.118340 0.940748 -2.566206
wb_dma_ch_sel/assign_122_valid 4.132187 1.388861 0.229973 -2.434351 -0.514452 0.575397 -1.934895 2.046350 -0.004775 0.294135 -1.826335 -0.088207 -1.060659 2.177447 -1.169921 1.749493 0.463786 -2.248827 0.990700 -0.757294
wb_dma_rf/wire_dma_abort 4.051709 0.709500 -1.656087 -3.492595 -0.548555 -0.266179 -1.430748 2.257999 1.002118 -1.073706 0.100188 2.551503 -0.934961 0.727045 -1.200064 -1.192006 0.797865 0.369451 2.198292 -1.785429
wb_dma_de/assign_67_dma_done_all/expr_1 3.471514 1.577818 -0.707197 0.047889 1.799720 2.513000 -0.899617 1.420239 -2.488094 0.458687 -3.174796 -0.799996 1.634496 -2.690358 -0.066189 1.264122 0.153332 -1.912550 0.336715 0.719504
wb_dma_de/always_4/if_1/cond 2.668088 -0.539422 -1.126587 -1.024950 2.030564 0.223338 -2.506571 3.143950 -0.412684 1.269751 -2.151250 1.247322 -0.898505 -1.965821 0.573436 -1.823161 -1.130676 -1.809378 -0.339251 -1.093377
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.581165 -3.110994 -0.635103 -0.432898 0.124208 -0.012214 2.249615 1.397828 1.967337 1.716396 0.116537 -1.051152 4.172847 -0.787896 0.203885 -0.085600 2.323868 2.272958 0.129553 -2.179782
wb_dma_wb_slv/always_3/stmt_1/expr_1 -2.181974 -0.798237 -1.907841 -2.701010 -0.508102 -2.157343 2.045499 -3.024823 -2.588217 -2.264930 -3.690349 -1.996799 1.490294 0.482014 0.941879 -3.905457 2.075892 0.677139 -4.406026 1.548548
wb_dma_ch_sel/assign_156_req_p0 3.746913 1.781562 -0.019181 -0.882301 -0.793225 -1.126260 -2.145300 1.744616 -0.549430 -0.833002 -0.403932 -0.958993 0.343384 2.470774 -1.133974 0.665614 1.324257 -2.989159 0.446688 -0.145131
assert_wb_dma_ch_arb/input_advance 2.529528 -0.230152 -1.553089 -0.788429 0.471290 0.144450 -0.564173 4.518971 -2.326350 0.093533 -1.618391 -0.059182 1.592741 0.607841 -0.587522 -1.338537 1.445876 -0.790631 0.411044 -1.339324
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.264815 0.865873 0.386583 -1.488185 -1.793345 -0.752599 -0.158179 -0.831196 1.219548 -1.061281 1.077000 -0.017868 -1.028469 2.893437 -0.992018 1.402662 -0.287806 0.338947 0.983725 0.359383
wb_dma_ch_rf/reg_ch_tot_sz_r 1.738387 0.695227 -0.537231 1.433780 3.664296 1.144442 -0.316729 1.953001 -1.399574 1.869761 -2.528898 -4.085104 3.875966 -3.863011 0.184782 0.305365 1.861477 -3.443841 -0.507791 -1.511890
wb_dma_ch_rf/wire_ch_adr0 -3.341518 -0.426910 0.420547 -5.101164 -4.690077 -0.345295 -0.025341 0.440472 -1.761055 0.937491 -1.906259 0.542450 -2.636554 4.342310 -0.652970 -1.103589 0.790210 0.169489 -2.097142 0.780932
wb_dma_ch_rf/wire_ch_adr1 -1.437810 0.655471 0.338078 2.719372 0.958298 -2.619171 -0.370579 -3.045560 0.372933 -0.949446 1.298299 -3.172119 2.430325 -2.277054 1.059150 -2.828449 3.417767 -2.387167 -2.859099 -0.081457
wb_dma/wire_ch0_adr0 1.508481 -0.467171 1.425813 -3.432859 -4.947963 1.142379 -0.613710 -1.814481 -0.811499 -0.498172 0.822583 1.469303 -0.270996 6.759623 -1.402405 0.183309 0.959650 0.134614 1.712079 3.981463
wb_dma/wire_ch0_adr1 -0.423925 0.420453 -0.263520 1.650990 -0.229603 -1.888839 -0.239679 -0.250902 -0.567003 -1.295078 1.522151 -1.005864 1.473405 0.497497 0.078767 -1.129060 0.782237 -0.838815 -0.545603 0.716026
wb_dma_ch_pri_enc/wire_pri24_out 1.620230 0.121336 -0.491967 -1.378649 0.735800 0.321520 -0.806045 -1.358685 2.159459 -0.184965 0.633419 2.826892 -1.528314 -2.571648 0.216813 -1.267065 -0.299356 0.744396 1.011754 -0.718154
wb_dma/input_dma_rest_i -0.715534 1.274173 0.515554 0.389401 -0.250902 -0.189307 1.317450 -1.133446 -0.257480 1.187257 -1.956830 2.327352 -2.020274 -0.138426 -0.495235 0.336715 -0.082323 0.931999 -1.252287 0.306536
wb_dma_inc30r/assign_1_out 0.446567 -0.310871 0.228939 0.054986 0.120304 1.441291 -0.898278 0.458300 -1.843139 1.069454 -0.509637 2.063296 -1.300585 2.314572 -0.640888 -0.503602 -1.630322 -0.088719 0.787405 1.041891
wb_dma_ch_sel/assign_133_req_p0 0.372513 0.653720 0.177670 -0.433466 -1.547818 -0.193376 1.234578 2.627376 -0.797658 -1.516725 0.935519 -2.733809 1.605667 0.619486 -1.548796 -2.251562 3.836156 -1.890839 -1.202563 -1.481340
wb_dma_ch_rf/always_23 -1.632839 -0.090382 0.476629 2.587731 0.320888 -1.679837 0.867856 -1.123821 0.180720 0.132865 2.169962 -1.507725 1.951509 -0.669812 -0.195694 -1.982744 2.850063 -1.081759 -0.983058 -1.015217
wb_dma_inc30r/reg_out_r -0.729637 -5.622338 0.422841 -2.572052 -2.756611 -0.386793 1.647661 2.096256 0.905232 2.610944 -1.125135 -1.562065 4.969063 1.727816 1.892080 -0.304616 3.861881 1.759012 -0.535148 -0.002085
wb_dma/wire_pointer2 1.062037 0.830514 0.282090 -1.769358 -1.127565 -0.315929 -0.358944 -1.950562 0.833485 -0.214216 -0.097357 1.365732 -0.279561 0.117267 -0.178611 -0.394292 0.496970 -0.071542 0.863410 1.577289
wb_dma_ch_rf/always_20 -3.766626 -0.380089 0.394561 -5.122383 -4.809921 -0.575633 0.050067 0.366333 -1.808417 0.944750 -1.911067 0.415141 -2.713200 4.429118 -0.662723 -1.159735 0.701941 0.173528 -2.341476 0.786937
wb_dma/wire_pointer0 1.582759 0.580439 1.195418 -0.376568 0.382491 1.376089 1.098378 -2.352437 2.074909 1.043003 0.811808 0.833408 0.265347 -2.088197 -0.910667 -0.292788 3.855203 -0.346307 1.121825 -2.399321
wb_dma/wire_pointer1 3.369581 1.213138 0.483442 -1.558655 -0.206326 1.616287 -0.048501 -1.468821 1.484648 -0.378134 0.080116 1.712548 -0.555823 -1.024920 -0.769810 0.904362 1.896003 0.053784 1.811568 -0.924562
wb_dma/wire_mast0_err 4.262733 0.800137 -1.585481 -3.467939 -0.416579 -0.294532 -1.505274 2.280329 1.043651 -1.180884 0.171171 2.575321 -0.934843 0.874943 -1.246945 -1.209245 0.681770 0.265397 2.371667 -1.556796
wb_dma_ch_rf/always_26 0.931377 1.257445 -2.060084 -1.200661 0.252520 -4.581874 -1.649132 -1.096077 1.413453 -0.841277 -3.089784 -0.273026 1.252990 -1.844327 2.052297 1.552519 -0.522545 0.046437 -2.776438 1.086643
wb_dma_de/always_23/block_1/case_1/block_5 -0.617439 -1.299179 -0.717924 -0.096670 3.790708 1.023560 0.236469 1.525754 -1.332590 5.678357 -6.068194 4.959993 -1.392079 -2.234777 0.818222 -0.444696 -2.268039 1.925157 -1.077084 -1.194183
wb_dma_ch_sel/assign_144_req_p0/expr_1 3.591389 1.675524 0.009992 -0.701830 -0.659935 -1.142730 -2.084503 1.829114 -0.598547 -0.874596 -0.284464 -1.061727 0.351224 2.508574 -1.033521 0.672558 1.225699 -3.017402 0.436235 -0.148236
wb_dma_ch_rf/wire_ch_am0_we 0.495078 -0.324476 0.272859 -0.010731 0.040335 1.497573 -0.902099 0.429490 -1.860236 1.061111 -0.445613 2.115391 -1.380414 2.468773 -0.712456 -0.492486 -1.611164 -0.070397 0.834917 0.997055
wb_dma_ch_rf/always_25 -0.321159 -1.164284 -1.284111 -1.535975 -0.648930 -2.544638 -0.535178 -0.333288 1.712545 -0.553533 -1.599478 -0.549134 0.896662 -1.151391 2.145046 1.797745 0.802966 1.530451 -2.342987 -1.349851
wb_dma/wire_dma_rest -0.635747 1.260390 0.510341 0.268989 -0.306017 -0.225924 1.242152 -1.113156 -0.187741 1.168580 -1.918178 2.331174 -2.077438 -0.053070 -0.529155 0.332845 -0.052741 0.892150 -1.191103 0.287148
wb_dma_wb_mast/input_mast_adr -0.364849 -0.543153 -0.864444 1.559567 -0.295821 -0.921937 1.627166 2.017150 -0.955578 -1.835647 1.551489 -0.973415 3.393149 0.614946 -0.330415 -2.105392 0.310667 0.967635 0.306192 1.661248
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.227160 1.719949 0.438098 -2.246042 -1.558588 1.294389 0.164775 -1.532180 0.522123 -1.817805 0.380077 0.346166 -1.776644 -1.742862 -0.571110 -0.242568 2.659128 -0.499685 -0.385375 -1.337883
wb_dma_ch_sel/always_44/case_1 -2.757161 1.703546 0.087741 -4.957140 -5.489298 -1.121728 1.476419 -2.074015 0.523882 -1.635675 0.147089 -1.366614 -0.783486 2.164245 -1.685611 -0.979240 3.200437 0.298173 -2.139001 0.623301
wb_dma/wire_ch0_am0 0.524399 -0.319283 0.256408 -0.019151 0.027675 1.515531 -0.899579 0.500584 -1.881825 1.060973 -0.443475 2.160194 -1.357904 2.481774 -0.705237 -0.471925 -1.611246 -0.053787 0.885620 1.063365
wb_dma/wire_ch0_am1 1.063496 -1.720284 -0.841736 -1.508034 -0.298593 -0.888964 -0.750251 0.235377 1.849204 0.913040 -0.599104 -0.372744 1.719010 0.124582 0.819183 2.108761 0.715677 1.036762 0.064381 -1.639363
wb_dma_ch_rf/always_19/if_1 -1.614264 -0.487165 0.821023 1.226143 0.936381 -0.297869 -1.274570 0.082678 -0.442217 1.614410 -1.507556 -1.581296 -1.018688 -0.227026 1.017069 0.835934 -2.373758 -1.946411 -2.097533 0.969240
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -3.536310 -0.548276 0.426672 -5.054083 -4.737087 -0.485535 -0.028952 0.538982 -1.828958 1.028152 -1.918270 0.388195 -2.636621 4.425879 -0.608945 -1.123774 0.818687 0.118092 -2.215088 0.657713
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 1.829786 -0.229327 0.394214 1.789037 -1.699829 0.610813 -1.723069 -0.965942 -5.374862 3.545111 -1.214774 4.746207 -0.486683 3.615158 -1.129003 -2.025362 2.354345 -1.630195 0.529428 1.784748
wb_dma_de/always_18/stmt_1/expr_1/expr_1 0.113633 1.970626 -2.097057 1.463153 -1.716391 0.446204 -1.685399 -2.866835 -4.079840 0.002536 1.184490 -0.768851 1.232456 -0.163417 -1.347265 1.620837 1.468552 -1.313519 0.341540 -0.296277
wb_dma_de/always_3/if_1 -0.541093 -2.691183 -0.973808 0.830206 -0.094371 -1.739227 1.835314 1.317661 1.601148 0.543024 1.377690 -1.813721 5.484838 -0.326448 0.271118 -0.959219 2.936632 1.509933 -0.188644 -1.574018
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.621261 -1.103398 -1.044631 0.139585 0.919643 -1.226606 -0.768741 0.106596 0.703852 0.133928 0.569431 1.195847 -0.962889 -1.574021 0.947915 -2.168943 -2.147728 0.728129 -0.702474 0.124341
wb_dma_ch_rf/assign_16_ch_adr1_we -1.629313 -0.189433 0.456599 2.706663 0.349452 -1.757817 0.882992 -1.003752 0.246305 0.084308 2.317139 -1.663642 2.172959 -0.635207 -0.181113 -2.064671 2.990681 -1.180705 -0.924906 -1.077046
wb_dma_wb_if/wire_wbm_data_o -5.747653 -1.492753 -0.513002 0.810392 0.934786 -1.289309 3.041977 2.936962 -1.701606 2.057192 0.612744 -1.853857 1.167319 1.169953 -1.193190 -2.455395 -2.608306 0.456049 0.359175 0.002317
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.644169 0.098113 -0.523502 -1.389412 0.734838 0.276191 -0.831294 -1.271070 2.170328 -0.226969 0.674205 2.834542 -1.513665 -2.498588 0.243695 -1.320523 -0.349286 0.753164 1.069427 -0.726337
wb_dma_ch_sel/always_2/stmt_1/expr_1 4.803943 0.182620 -1.265293 -0.567465 1.459946 2.102028 -0.219872 5.044554 -1.678232 -0.078815 -1.373392 0.243279 1.245004 -0.533926 -1.123582 -0.070917 2.820608 -0.643868 1.329427 -3.882335
wb_dma_ch_sel/always_48/case_1/stmt_1 0.617049 2.177107 -1.405113 -3.199550 -3.333401 -0.609454 4.695844 0.591599 -0.066425 -0.774891 -1.603373 0.183539 4.296428 -0.683067 -2.931598 -1.351786 6.839018 2.389598 -0.698923 -1.320370
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.556166 -1.130423 -1.013139 0.114173 0.915001 -1.167806 -0.773016 0.149089 0.707310 0.113068 0.591100 1.166515 -0.893161 -1.495053 0.942374 -2.120816 -2.075849 0.695665 -0.668080 0.109208
assert_wb_dma_ch_arb/input_grant0 2.547476 -0.285054 -1.513280 -0.739206 0.541570 0.128451 -0.553221 4.639721 -2.310928 0.062660 -1.544220 -0.073302 1.560295 0.664634 -0.547015 -1.365530 1.386338 -0.778358 0.483767 -1.345688
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.456074 -1.062485 -0.985002 0.147458 0.899714 -1.097702 -0.749692 0.190061 0.705296 0.087337 0.592654 1.145062 -0.877301 -1.423928 0.903345 -2.029508 -2.006997 0.669673 -0.610652 0.087684
wb_dma_ch_pri_enc/wire_pri18_out 1.786596 0.144396 -0.495512 -1.429538 0.652155 0.373984 -0.819025 -1.283886 2.123977 -0.260065 0.594206 2.783559 -1.452375 -2.441900 0.176614 -1.185137 -0.197521 0.713313 1.115867 -0.767672
wb_dma_de/assign_6_adr0_cnt_next -0.938008 -2.141025 0.231179 -0.465824 0.405317 -0.607896 -0.776304 2.359996 -0.622663 1.810273 -1.640431 0.048666 -0.758052 0.701951 1.693769 0.427675 -0.904980 -0.023878 -0.627286 -0.755014
wb_dma_ch_rf/reg_ch_err 4.254894 0.700708 -1.561279 -3.520461 -0.482357 -0.296542 -1.500539 2.343746 1.173652 -1.201457 0.239741 2.643985 -1.015337 0.937795 -1.232420 -1.250966 0.688795 0.329068 2.402102 -1.678318
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.298413 0.467938 0.161598 0.189749 0.920751 1.877945 0.303605 0.457078 0.634267 -0.140047 0.140900 0.355022 -0.293471 -1.165038 -0.550003 1.290701 1.366589 0.136207 0.928084 -2.480256
wb_dma_wb_slv/input_wb_addr_i -4.875000 1.711275 -0.135253 -1.065694 0.107699 -4.814423 0.282152 -0.084176 -1.924901 -0.148838 -2.297034 -0.299242 0.832135 -0.030317 2.073206 -5.028256 -1.251340 -1.870024 -2.519302 6.354001
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.566835 -1.086235 -0.991224 0.147971 0.854935 -1.177937 -0.706548 0.108275 0.680664 0.123198 0.555553 1.106542 -0.861909 -1.426190 0.911394 -2.023851 -2.061124 0.687557 -0.666849 0.120041
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.629224 -1.134781 -1.010663 0.119023 0.957104 -1.232416 -0.753123 0.177672 0.758756 0.153144 0.591082 1.187987 -0.946545 -1.563961 0.988565 -2.195769 -2.160128 0.752268 -0.703519 0.086325
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.599205 -1.104321 -1.016385 0.131943 0.934453 -1.198823 -0.764511 0.137910 0.686750 0.160093 0.609925 1.140117 -0.911295 -1.483410 0.935646 -2.127867 -2.084715 0.693588 -0.686684 0.101741
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 3.662898 1.549637 -0.727139 0.102801 1.885406 2.608932 -0.910323 1.560004 -2.541226 0.454910 -3.108169 -0.852481 1.757629 -2.687791 -0.089558 1.383044 0.193304 -1.949033 0.416192 0.611285
