Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Thu Dec 16 17:51:35 2021
| Host         : DESKTOP-J45FL4K running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/mul_v2_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev
| Design State : Synthesized
----------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                               Path #1                                                                                               |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                                              |
| Path Delay                | 4.402                                                                                                                                                                                               |
| Logic Delay               | 3.150(72%)                                                                                                                                                                                          |
| Net Delay                 | 1.252(28%)                                                                                                                                                                                          |
| Clock Skew                | 0.000                                                                                                                                                                                               |
| Slack                     | 5.303                                                                                                                                                                                               |
| Clock Relationship        | Safely Timed                                                                                                                                                                                        |
| Clock Group               | 1                                                                                                                                                                                                   |
| Logic Levels              | 17                                                                                                                                                                                                  |
| Routes                    | NA                                                                                                                                                                                                  |
| Logical Path              | FDRE/C-(1)-LUT2-(1)-CARRY8-CARRY8-CARRY8-DSP_A_B_DATA-(1)-DSP_PREADD_DATA-DSP_MULTIPLIER-DSP_M_DATA-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-LUT2-(1)-CARRY8-CARRY8-LUT2-(1)-CARRY8-DSP_A_B_DATA/B[12] |
| Start Point Clock         | ap_clk                                                                                                                                                                                              |
| End Point Clock           | ap_clk                                                                                                                                                                                              |
| DSP Block                 | Seq                                                                                                                                                                                                 |
| BRAM                      | None                                                                                                                                                                                                |
| IO Crossings              | 0                                                                                                                                                                                                   |
| SLR Crossings             | 0                                                                                                                                                                                                   |
| PBlocks                   | 0                                                                                                                                                                                                   |
| High Fanout               | 1                                                                                                                                                                                                   |
| Dont Touch                | 0                                                                                                                                                                                                   |
| Mark Debug                | 0                                                                                                                                                                                                   |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                              |
| End Point Pin Primitive   | DSP_A_B_DATA/B[12]                                                                                                                                                                                  |
| Start Point Pin           | mul8_mid2_reg_1094_reg[1]__0/C                                                                                                                                                                      |
| End Point Pin             | DSP_A_B_DATA_INST/B[12]                                                                                                                                                                             |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2770, 746)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+-----+----+-----+----+-----+-----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 4 |  5  |  6  |  7 |  8  |  9 |  10 |  11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
+-----------------+-------------+---+-----+-----+----+-----+----+-----+-----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 3 | 162 | 177 | 31 | 167 | 62 | 111 | 128 | 27 | 13 | 21 | 19 | 30 | 34 |  8 |  7 |
+-----------------+-------------+---+-----+-----+----+-----+----+-----+-----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


