
bin\Debug\RP6.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000038ca  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000114  00800060  000038ca  0000395e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000ee  00800174  00800174  00003a72  2**0
                  ALLOC
  3 .debug_aranges 000001c0  00000000  00000000  00003a72  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000c51  00000000  00000000  00003c32  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000357b  00000000  00000000  00004883  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001431  00000000  00000000  00007dfe  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000029f0  00000000  00000000  0000922f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005d0  00000000  00000000  0000bc20  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000f1e  00000000  00000000  0000c1f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000852  00000000  00000000  0000d10e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 09 01 	jmp	0x212	; 0x212 <__ctors_end>
       4:	0c 94 45 04 	jmp	0x88a	; 0x88a <__vector_1>
       8:	0c 94 6b 04 	jmp	0x8d6	; 0x8d6 <__vector_2>
       c:	0c 94 83 0b 	jmp	0x1706	; 0x1706 <__vector_3>
      10:	0c 94 cf 0a 	jmp	0x159e	; 0x159e <__vector_4>
      14:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      18:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      1c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      20:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      24:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      28:	0c 94 8d 0f 	jmp	0x1f1a	; 0x1f1a <__vector_10>
      2c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      30:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      34:	0c 94 5c 15 	jmp	0x2ab8	; 0x2ab8 <__vector_13>
      38:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      3c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      40:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      44:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      48:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      4c:	0c 94 81 13 	jmp	0x2702	; 0x2702 <__vector_19>
      50:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>

00000054 <__c.2098>:
      54:	54 68 65 20 52 6f 62 6f 74 20 6e 65 65 64 73 20     The Robot needs 
      64:	74 6f 20 62 65 20 72 65 73 65 74 74 65 64 20 6e     to be resetted n
      74:	6f 77 2e 0a 0a 00                                   ow....

0000007a <__c.2096>:
      7a:	59 6f 75 20 6e 65 65 64 20 74 6f 20 63 68 65 63     You need to chec
      8a:	6b 20 4d 6f 74 6f 72 20 61 73 73 65 6d 62 6c 79     k Motor assembly
      9a:	20 28 6f 72 20 79 6f 75 72 20 73 6f 66 74 77 61      (or your softwa
      aa:	72 65 29 2e 0a 0a 00                                re)....

000000b1 <__c.2094>:
      b1:	0a 0a 28 73 2e 20 74 61 73 6b 5f 6d 6f 74 6f 72     ..(s. task_motor
      c1:	43 6f 6e 74 72 6f 6c 28 29 20 66 75 6e 63 74 69     Control() functi
      d1:	6f 6e 20 69 6e 20 52 50 36 4c 69 62 21 29 0a 00     on in RP6Lib!)..

000000e1 <__c.2092>:
      e1:	0a 0a 23 23 23 20 4d 4f 54 4f 52 20 4f 56 45 52     ..### MOTOR OVER
      f1:	43 55 52 52 45 4e 54 20 23 23 23 0a 00              CURRENT ###..

000000fe <__c.2090>:
      fe:	59 6f 75 20 6e 65 65 64 20 74 6f 20 63 68 65 63     You need to chec
     10e:	6b 20 45 6e 63 6f 64 65 72 2f 4d 6f 74 6f 72 20     k Encoder/Motor 
     11e:	61 73 73 65 6d 62 6c 79 20 28 6f 72 20 79 6f 75     assembly (or you
     12e:	72 20 73 6f 66 74 77 61 72 65 29 2e 0a 0a 00        r software)....

0000013d <__c.2088>:
     13d:	21 0a 0a 28 73 2e 20 74 61 73 6b 5f 6d 6f 74 6f     !..(s. task_moto
     14d:	72 43 6f 6e 74 72 6f 6c 28 29 20 66 75 6e 63 74     rControl() funct
     15d:	69 6f 6e 20 69 6e 20 52 50 36 4c 69 62 21 29 0a     ion in RP6Lib!).
	...

0000016e <__c.2086>:
     16e:	52 49 47 48 54 00                                   RIGHT.

00000174 <__c.2084>:
     174:	4c 45 46 54 00                                      LEFT.

00000179 <__c.2082>:
     179:	41 66 66 65 63 74 65 64 20 63 68 61 6e 6e 65 6c     Affected channel
     189:	3a 00                                               :.

0000018b <__c.2080>:
     18b:	0a 23 23 23 20 45 4e 43 4f 44 45 52 20 28 4f 52     .### ENCODER (OR
     19b:	20 4d 4f 54 4f 52 29 20 4d 41 4c 46 55 4e 43 54      MOTOR) MALFUNCT
     1ab:	49 4f 4e 21 20 23 23 23 0a 00                       ION! ###..

000001b5 <__c.2078>:
     1b5:	23 23 23 23 23 20 41 4c 4c 20 4f 50 45 52 41 54     ##### ALL OPERAT
     1c5:	49 4f 4e 53 20 53 54 4f 50 50 45 44 20 54 4f 20     IONS STOPPED TO 
     1d5:	50 52 45 56 45 4e 54 20 41 4e 59 20 44 41 4d 41     PREVENT ANY DAMA
     1e5:	47 45 21 20 23 23 23 23 23 0a 00                    GE! #####..

000001f0 <__c.2076>:
     1f0:	0a 0a 23 23 23 23 23 20 45 4d 45 52 47 45 4e 43     ..##### EMERGENC
     200:	59 20 53 48 55 54 44 4f 57 4e 20 23 23 23 23 23     Y SHUTDOWN #####
     210:	0a 00                                               ..

00000212 <__ctors_end>:
     212:	11 24       	eor	r1, r1
     214:	1f be       	out	0x3f, r1	; 63
     216:	cf e5       	ldi	r28, 0x5F	; 95
     218:	d8 e0       	ldi	r29, 0x08	; 8
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	cd bf       	out	0x3d, r28	; 61

0000021e <__do_copy_data>:
     21e:	11 e0       	ldi	r17, 0x01	; 1
     220:	a0 e6       	ldi	r26, 0x60	; 96
     222:	b0 e0       	ldi	r27, 0x00	; 0
     224:	ea ec       	ldi	r30, 0xCA	; 202
     226:	f8 e3       	ldi	r31, 0x38	; 56
     228:	02 c0       	rjmp	.+4      	; 0x22e <.do_copy_data_start>

0000022a <.do_copy_data_loop>:
     22a:	05 90       	lpm	r0, Z+
     22c:	0d 92       	st	X+, r0

0000022e <.do_copy_data_start>:
     22e:	a4 37       	cpi	r26, 0x74	; 116
     230:	b1 07       	cpc	r27, r17
     232:	d9 f7       	brne	.-10     	; 0x22a <.do_copy_data_loop>

00000234 <__do_clear_bss>:
     234:	12 e0       	ldi	r17, 0x02	; 2
     236:	a4 e7       	ldi	r26, 0x74	; 116
     238:	b1 e0       	ldi	r27, 0x01	; 1
     23a:	01 c0       	rjmp	.+2      	; 0x23e <.do_clear_bss_start>

0000023c <.do_clear_bss_loop>:
     23c:	1d 92       	st	X+, r1

0000023e <.do_clear_bss_start>:
     23e:	a2 36       	cpi	r26, 0x62	; 98
     240:	b1 07       	cpc	r27, r17
     242:	e1 f7       	brne	.-8      	; 0x23c <.do_clear_bss_loop>
     244:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <main>
     248:	0c 94 63 1c 	jmp	0x38c6	; 0x38c6 <_exit>

0000024c <__bad_interrupt>:
     24c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000250 <bumperActive>:
    MOVE_TO_DESTINATION,
} state;


void bumperActive(void)
{
     250:	df 93       	push	r29
     252:	cf 93       	push	r28
     254:	cd b7       	in	r28, 0x3d	; 61
     256:	de b7       	in	r29, 0x3e	; 62
    if (bumper_left)
     258:	80 91 98 01 	lds	r24, 0x0198
     25c:	88 23       	and	r24, r24
     25e:	31 f0       	breq	.+12     	; 0x26c <bumperActive+0x1c>
    {
        state = BUMPER_LEFT;
     260:	81 e0       	ldi	r24, 0x01	; 1
     262:	90 e0       	ldi	r25, 0x00	; 0
     264:	90 93 96 01 	sts	0x0196, r25
     268:	80 93 95 01 	sts	0x0195, r24
    }
    if (bumper_right)
     26c:	80 91 f5 01 	lds	r24, 0x01F5
     270:	88 23       	and	r24, r24
     272:	31 f0       	breq	.+12     	; 0x280 <bumperActive+0x30>
    {
        state = BUMPER_RIGHT;
     274:	82 e0       	ldi	r24, 0x02	; 2
     276:	90 e0       	ldi	r25, 0x00	; 0
     278:	90 93 96 01 	sts	0x0196, r25
     27c:	80 93 95 01 	sts	0x0195, r24
    }
}
     280:	cf 91       	pop	r28
     282:	df 91       	pop	r29
     284:	08 95       	ret

00000286 <stateModel>:

void stateModel(void)
{
     286:	df 93       	push	r29
     288:	cf 93       	push	r28
     28a:	00 d0       	rcall	.+0      	; 0x28c <stateModel+0x6>
     28c:	cd b7       	in	r28, 0x3d	; 61
     28e:	de b7       	in	r29, 0x3e	; 62
	switch(state)
     290:	80 91 95 01 	lds	r24, 0x0195
     294:	90 91 96 01 	lds	r25, 0x0196
     298:	9a 83       	std	Y+2, r25	; 0x02
     29a:	89 83       	std	Y+1, r24	; 0x01
     29c:	89 81       	ldd	r24, Y+1	; 0x01
     29e:	9a 81       	ldd	r25, Y+2	; 0x02
     2a0:	81 30       	cpi	r24, 0x01	; 1
     2a2:	91 05       	cpc	r25, r1
     2a4:	09 f4       	brne	.+2      	; 0x2a8 <stateModel+0x22>
     2a6:	42 c0       	rjmp	.+132    	; 0x32c <stateModel+0xa6>
     2a8:	89 81       	ldd	r24, Y+1	; 0x01
     2aa:	9a 81       	ldd	r25, Y+2	; 0x02
     2ac:	81 30       	cpi	r24, 0x01	; 1
     2ae:	91 05       	cpc	r25, r1
     2b0:	60 f0       	brcs	.+24     	; 0x2ca <stateModel+0x44>
     2b2:	89 81       	ldd	r24, Y+1	; 0x01
     2b4:	9a 81       	ldd	r25, Y+2	; 0x02
     2b6:	82 30       	cpi	r24, 0x02	; 2
     2b8:	91 05       	cpc	r25, r1
     2ba:	09 f4       	brne	.+2      	; 0x2be <stateModel+0x38>
     2bc:	5a c0       	rjmp	.+180    	; 0x372 <stateModel+0xec>
     2be:	89 81       	ldd	r24, Y+1	; 0x01
     2c0:	9a 81       	ldd	r25, Y+2	; 0x02
     2c2:	83 30       	cpi	r24, 0x03	; 3
     2c4:	91 05       	cpc	r25, r1
     2c6:	21 f0       	breq	.+8      	; 0x2d0 <stateModel+0x4a>
     2c8:	68 c0       	rjmp	.+208    	; 0x39a <stateModel+0x114>
	{
		case IDLE:
		    stop();
     2ca:	0e 94 9a 08 	call	0x1134	; 0x1134 <stop>
     2ce:	65 c0       	rjmp	.+202    	; 0x39a <stateModel+0x114>
		break;

		case MOVE_TO_DESTINATION:
            move(200, FWD, DIST_MM(destination),true);
     2d0:	80 91 60 00 	lds	r24, 0x0060
     2d4:	90 91 61 00 	lds	r25, 0x0061
     2d8:	aa 27       	eor	r26, r26
     2da:	97 fd       	sbrc	r25, 7
     2dc:	a0 95       	com	r26
     2de:	ba 2f       	mov	r27, r26
     2e0:	bc 01       	movw	r22, r24
     2e2:	cd 01       	movw	r24, r26
     2e4:	0e 94 f6 18 	call	0x31ec	; 0x31ec <__floatsisf>
     2e8:	dc 01       	movw	r26, r24
     2ea:	cb 01       	movw	r24, r22
     2ec:	bc 01       	movw	r22, r24
     2ee:	cd 01       	movw	r24, r26
     2f0:	2f e8       	ldi	r18, 0x8F	; 143
     2f2:	32 ec       	ldi	r19, 0xC2	; 194
     2f4:	45 e7       	ldi	r20, 0x75	; 117
     2f6:	5e e3       	ldi	r21, 0x3E	; 62
     2f8:	0e 94 1a 18 	call	0x3034	; 0x3034 <__divsf3>
     2fc:	dc 01       	movw	r26, r24
     2fe:	cb 01       	movw	r24, r22
     300:	bc 01       	movw	r22, r24
     302:	cd 01       	movw	r24, r26
     304:	0e 94 44 16 	call	0x2c88	; 0x2c88 <__fixunssfsi>
     308:	dc 01       	movw	r26, r24
     30a:	cb 01       	movw	r24, r22
     30c:	9c 01       	movw	r18, r24
     30e:	88 ec       	ldi	r24, 0xC8	; 200
     310:	60 e0       	ldi	r22, 0x00	; 0
     312:	a9 01       	movw	r20, r18
     314:	21 e0       	ldi	r18, 0x01	; 1
     316:	0e 94 c4 08 	call	0x1188	; 0x1188 <move>
            if(isMovementComplete())
     31a:	0e 94 7e 08 	call	0x10fc	; 0x10fc <isMovementComplete>
     31e:	88 23       	and	r24, r24
     320:	e1 f1       	breq	.+120    	; 0x39a <stateModel+0x114>
			{
                state = IDLE;
     322:	10 92 96 01 	sts	0x0196, r1
     326:	10 92 95 01 	sts	0x0195, r1
     32a:	37 c0       	rjmp	.+110    	; 0x39a <stateModel+0x114>
			}
        break;

		case BUMPER_LEFT:
            move(150, BWD, DIST_CM(10), true);
     32c:	86 e9       	ldi	r24, 0x96	; 150
     32e:	61 e0       	ldi	r22, 0x01	; 1
     330:	40 ea       	ldi	r20, 0xA0	; 160
     332:	51 e0       	ldi	r21, 0x01	; 1
     334:	21 e0       	ldi	r18, 0x01	; 1
     336:	0e 94 c4 08 	call	0x1188	; 0x1188 <move>
            rotate(150, RIGHT, 90, true); // um 180° nach links drehen
     33a:	86 e9       	ldi	r24, 0x96	; 150
     33c:	63 e0       	ldi	r22, 0x03	; 3
     33e:	4a e5       	ldi	r20, 0x5A	; 90
     340:	50 e0       	ldi	r21, 0x00	; 0
     342:	21 e0       	ldi	r18, 0x01	; 1
     344:	0e 94 8f 09 	call	0x131e	; 0x131e <rotate>
            move(150, FWD, DIST_CM(10), true);
     348:	86 e9       	ldi	r24, 0x96	; 150
     34a:	60 e0       	ldi	r22, 0x00	; 0
     34c:	40 ea       	ldi	r20, 0xA0	; 160
     34e:	51 e0       	ldi	r21, 0x01	; 1
     350:	21 e0       	ldi	r18, 0x01	; 1
     352:	0e 94 c4 08 	call	0x1188	; 0x1188 <move>
            rotate(150, LEFT, 90, true); // um 180° nach links drehen
     356:	86 e9       	ldi	r24, 0x96	; 150
     358:	62 e0       	ldi	r22, 0x02	; 2
     35a:	4a e5       	ldi	r20, 0x5A	; 90
     35c:	50 e0       	ldi	r21, 0x00	; 0
     35e:	21 e0       	ldi	r18, 0x01	; 1
     360:	0e 94 8f 09 	call	0x131e	; 0x131e <rotate>
            state = MOVE_TO_DESTINATION;
     364:	83 e0       	ldi	r24, 0x03	; 3
     366:	90 e0       	ldi	r25, 0x00	; 0
     368:	90 93 96 01 	sts	0x0196, r25
     36c:	80 93 95 01 	sts	0x0195, r24
     370:	14 c0       	rjmp	.+40     	; 0x39a <stateModel+0x114>
		break;

        case BUMPER_RIGHT:
            move(150, BWD, DIST_CM(10), true);
     372:	86 e9       	ldi	r24, 0x96	; 150
     374:	61 e0       	ldi	r22, 0x01	; 1
     376:	40 ea       	ldi	r20, 0xA0	; 160
     378:	51 e0       	ldi	r21, 0x01	; 1
     37a:	21 e0       	ldi	r18, 0x01	; 1
     37c:	0e 94 c4 08 	call	0x1188	; 0x1188 <move>
            rotate(150, LEFT, 90, true); // um 180° nach links drehen
     380:	86 e9       	ldi	r24, 0x96	; 150
     382:	62 e0       	ldi	r22, 0x02	; 2
     384:	4a e5       	ldi	r20, 0x5A	; 90
     386:	50 e0       	ldi	r21, 0x00	; 0
     388:	21 e0       	ldi	r18, 0x01	; 1
     38a:	0e 94 8f 09 	call	0x131e	; 0x131e <rotate>
            state = MOVE_TO_DESTINATION;
     38e:	83 e0       	ldi	r24, 0x03	; 3
     390:	90 e0       	ldi	r25, 0x00	; 0
     392:	90 93 96 01 	sts	0x0196, r25
     396:	80 93 95 01 	sts	0x0195, r24
		break;

	}
}
     39a:	0f 90       	pop	r0
     39c:	0f 90       	pop	r0
     39e:	cf 91       	pop	r28
     3a0:	df 91       	pop	r29
     3a2:	08 95       	ret

000003a4 <main>:

int main(void)
{
     3a4:	df 93       	push	r29
     3a6:	cf 93       	push	r28
     3a8:	cd b7       	in	r28, 0x3d	; 61
     3aa:	de b7       	in	r29, 0x3e	; 62
	initRobotBase();
     3ac:	0e 94 cb 12 	call	0x2596	; 0x2596 <initRobotBase>
	mSleep(1000);
     3b0:	88 ee       	ldi	r24, 0xE8	; 232
     3b2:	93 e0       	ldi	r25, 0x03	; 3
     3b4:	0e 94 52 12 	call	0x24a4	; 0x24a4 <mSleep>
	powerON();
     3b8:	0e 94 51 0f 	call	0x1ea2	; 0x1ea2 <powerON>
	//initial value
    state = MOVE_TO_DESTINATION;
     3bc:	83 e0       	ldi	r24, 0x03	; 3
     3be:	90 e0       	ldi	r25, 0x00	; 0
     3c0:	90 93 96 01 	sts	0x0196, r25
     3c4:	80 93 95 01 	sts	0x0195, r24


	BUMPERS_setStateChangedHandler(bumperActive);
     3c8:	88 e2       	ldi	r24, 0x28	; 40
     3ca:	91 e0       	ldi	r25, 0x01	; 1
     3cc:	0e 94 16 03 	call	0x62c	; 0x62c <BUMPERS_setStateChangedHandler>
	while(true)
	{
		stateModel();
     3d0:	0e 94 43 01 	call	0x286	; 0x286 <stateModel>
		task_RP6System();
     3d4:	0e 94 bc 12 	call	0x2578	; 0x2578 <task_RP6System>
     3d8:	fb cf       	rjmp	.-10     	; 0x3d0 <main+0x2c>

000003da <enablePowerOnWarning>:
	 * no active LEDs. This is to ensure that you don't forget
	 * to turn of the Robot if your program does not use
	 * any LEDs for a long time! 
	 */
	void enablePowerOnWarning(void) 
	{ 
     3da:	df 93       	push	r29
     3dc:	cf 93       	push	r28
     3de:	cd b7       	in	r28, 0x3d	; 61
     3e0:	de b7       	in	r29, 0x3e	; 62
		if(leds_on > 3)
     3e2:	80 91 ac 01 	lds	r24, 0x01AC
     3e6:	84 30       	cpi	r24, 0x04	; 4
     3e8:	10 f0       	brcs	.+4      	; 0x3ee <enablePowerOnWarning+0x14>
			leds_on = 0; 
     3ea:	10 92 ac 01 	sts	0x01AC, r1
	}
     3ee:	cf 91       	pop	r28
     3f0:	df 91       	pop	r29
     3f2:	08 95       	ret

000003f4 <disablePowerOnWarning>:
	/**
	 * This disables the power on warning. 
	 * also see RP6Config.h for #define POWER_ON_WARNING
	 */
	void disablePowerOnWarning(void) 
	{ 
     3f4:	df 93       	push	r29
     3f6:	cf 93       	push	r28
     3f8:	cd b7       	in	r28, 0x3d	; 61
     3fa:	de b7       	in	r29, 0x3e	; 62
		leds_on = 4; 
     3fc:	84 e0       	ldi	r24, 0x04	; 4
     3fe:	80 93 ac 01 	sts	0x01AC, r24
	}
     402:	cf 91       	pop	r28
     404:	df 91       	pop	r29
     406:	08 95       	ret

00000408 <updateStatusLEDs>:
 *			statusLEDs.LED2=true;
 *			updateStatusLEDs();
 *			// This sets LED2 and does not affect any other LED!
 */
void updateStatusLEDs(void)
{
     408:	df 93       	push	r29
     40a:	cf 93       	push	r28
     40c:	00 d0       	rcall	.+0      	; 0x40e <updateStatusLEDs+0x6>
     40e:	cd b7       	in	r28, 0x3d	; 61
     410:	de b7       	in	r29, 0x3e	; 62
	DDRB &= ~0x83;
     412:	a7 e3       	ldi	r26, 0x37	; 55
     414:	b0 e0       	ldi	r27, 0x00	; 0
     416:	e7 e3       	ldi	r30, 0x37	; 55
     418:	f0 e0       	ldi	r31, 0x00	; 0
     41a:	80 81       	ld	r24, Z
     41c:	8c 77       	andi	r24, 0x7C	; 124
     41e:	8c 93       	st	X, r24
	PORTB &= ~0x83;
     420:	a8 e3       	ldi	r26, 0x38	; 56
     422:	b0 e0       	ldi	r27, 0x00	; 0
     424:	e8 e3       	ldi	r30, 0x38	; 56
     426:	f0 e0       	ldi	r31, 0x00	; 0
     428:	80 81       	ld	r24, Z
     42a:	8c 77       	andi	r24, 0x7C	; 124
     42c:	8c 93       	st	X, r24
	if(statusLEDs.LED4){ DDRB |= SL4; PORTB |= SL4; }
     42e:	80 91 97 01 	lds	r24, 0x0197
     432:	88 70       	andi	r24, 0x08	; 8
     434:	88 23       	and	r24, r24
     436:	71 f0       	breq	.+28     	; 0x454 <updateStatusLEDs+0x4c>
     438:	a7 e3       	ldi	r26, 0x37	; 55
     43a:	b0 e0       	ldi	r27, 0x00	; 0
     43c:	e7 e3       	ldi	r30, 0x37	; 55
     43e:	f0 e0       	ldi	r31, 0x00	; 0
     440:	80 81       	ld	r24, Z
     442:	80 68       	ori	r24, 0x80	; 128
     444:	8c 93       	st	X, r24
     446:	a8 e3       	ldi	r26, 0x38	; 56
     448:	b0 e0       	ldi	r27, 0x00	; 0
     44a:	e8 e3       	ldi	r30, 0x38	; 56
     44c:	f0 e0       	ldi	r31, 0x00	; 0
     44e:	80 81       	ld	r24, Z
     450:	80 68       	ori	r24, 0x80	; 128
     452:	8c 93       	st	X, r24
	if(statusLEDs.LED5){ DDRB |= SL5; PORTB |= SL5; }
     454:	80 91 97 01 	lds	r24, 0x0197
     458:	80 71       	andi	r24, 0x10	; 16
     45a:	88 23       	and	r24, r24
     45c:	71 f0       	breq	.+28     	; 0x47a <updateStatusLEDs+0x72>
     45e:	a7 e3       	ldi	r26, 0x37	; 55
     460:	b0 e0       	ldi	r27, 0x00	; 0
     462:	e7 e3       	ldi	r30, 0x37	; 55
     464:	f0 e0       	ldi	r31, 0x00	; 0
     466:	80 81       	ld	r24, Z
     468:	82 60       	ori	r24, 0x02	; 2
     46a:	8c 93       	st	X, r24
     46c:	a8 e3       	ldi	r26, 0x38	; 56
     46e:	b0 e0       	ldi	r27, 0x00	; 0
     470:	e8 e3       	ldi	r30, 0x38	; 56
     472:	f0 e0       	ldi	r31, 0x00	; 0
     474:	80 81       	ld	r24, Z
     476:	82 60       	ori	r24, 0x02	; 2
     478:	8c 93       	st	X, r24
	if(statusLEDs.LED6){ DDRB |= SL6; PORTB |= SL6; }
     47a:	80 91 97 01 	lds	r24, 0x0197
     47e:	80 72       	andi	r24, 0x20	; 32
     480:	88 23       	and	r24, r24
     482:	71 f0       	breq	.+28     	; 0x4a0 <updateStatusLEDs+0x98>
     484:	a7 e3       	ldi	r26, 0x37	; 55
     486:	b0 e0       	ldi	r27, 0x00	; 0
     488:	e7 e3       	ldi	r30, 0x37	; 55
     48a:	f0 e0       	ldi	r31, 0x00	; 0
     48c:	80 81       	ld	r24, Z
     48e:	81 60       	ori	r24, 0x01	; 1
     490:	8c 93       	st	X, r24
     492:	a8 e3       	ldi	r26, 0x38	; 56
     494:	b0 e0       	ldi	r27, 0x00	; 0
     496:	e8 e3       	ldi	r30, 0x38	; 56
     498:	f0 e0       	ldi	r31, 0x00	; 0
     49a:	80 81       	ld	r24, Z
     49c:	81 60       	ori	r24, 0x01	; 1
     49e:	8c 93       	st	X, r24
	DDRC &= ~0x70;
     4a0:	a4 e3       	ldi	r26, 0x34	; 52
     4a2:	b0 e0       	ldi	r27, 0x00	; 0
     4a4:	e4 e3       	ldi	r30, 0x34	; 52
     4a6:	f0 e0       	ldi	r31, 0x00	; 0
     4a8:	80 81       	ld	r24, Z
     4aa:	8f 78       	andi	r24, 0x8F	; 143
     4ac:	8c 93       	st	X, r24
	PORTC &= ~0x70;
     4ae:	a5 e3       	ldi	r26, 0x35	; 53
     4b0:	b0 e0       	ldi	r27, 0x00	; 0
     4b2:	e5 e3       	ldi	r30, 0x35	; 53
     4b4:	f0 e0       	ldi	r31, 0x00	; 0
     4b6:	80 81       	ld	r24, Z
     4b8:	8f 78       	andi	r24, 0x8F	; 143
     4ba:	8c 93       	st	X, r24
	DDRC |= ((statusLEDs.byte << 4) & 0x70);
     4bc:	a4 e3       	ldi	r26, 0x34	; 52
     4be:	b0 e0       	ldi	r27, 0x00	; 0
     4c0:	e4 e3       	ldi	r30, 0x34	; 52
     4c2:	f0 e0       	ldi	r31, 0x00	; 0
     4c4:	80 81       	ld	r24, Z
     4c6:	28 2f       	mov	r18, r24
     4c8:	80 91 97 01 	lds	r24, 0x0197
     4cc:	88 2f       	mov	r24, r24
     4ce:	90 e0       	ldi	r25, 0x00	; 0
     4d0:	82 95       	swap	r24
     4d2:	92 95       	swap	r25
     4d4:	90 7f       	andi	r25, 0xF0	; 240
     4d6:	98 27       	eor	r25, r24
     4d8:	80 7f       	andi	r24, 0xF0	; 240
     4da:	98 27       	eor	r25, r24
     4dc:	80 77       	andi	r24, 0x70	; 112
     4de:	82 2b       	or	r24, r18
     4e0:	8c 93       	st	X, r24
	PORTC |= ((statusLEDs.byte << 4) & 0x70);
     4e2:	a5 e3       	ldi	r26, 0x35	; 53
     4e4:	b0 e0       	ldi	r27, 0x00	; 0
     4e6:	e5 e3       	ldi	r30, 0x35	; 53
     4e8:	f0 e0       	ldi	r31, 0x00	; 0
     4ea:	80 81       	ld	r24, Z
     4ec:	28 2f       	mov	r18, r24
     4ee:	80 91 97 01 	lds	r24, 0x0197
     4f2:	88 2f       	mov	r24, r24
     4f4:	90 e0       	ldi	r25, 0x00	; 0
     4f6:	82 95       	swap	r24
     4f8:	92 95       	swap	r25
     4fa:	90 7f       	andi	r25, 0xF0	; 240
     4fc:	98 27       	eor	r25, r24
     4fe:	80 7f       	andi	r24, 0xF0	; 240
     500:	98 27       	eor	r25, r24
     502:	80 77       	andi	r24, 0x70	; 112
     504:	82 2b       	or	r24, r18
     506:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		leds_on = (leds_on ? leds_on : (statusLEDs.byte && 1));
     508:	80 91 ac 01 	lds	r24, 0x01AC
     50c:	88 23       	and	r24, r24
     50e:	59 f4       	brne	.+22     	; 0x526 <updateStatusLEDs+0x11e>
     510:	80 91 97 01 	lds	r24, 0x0197
     514:	8a 83       	std	Y+2, r24	; 0x02
     516:	8a 81       	ldd	r24, Y+2	; 0x02
     518:	88 23       	and	r24, r24
     51a:	11 f0       	breq	.+4      	; 0x520 <updateStatusLEDs+0x118>
     51c:	81 e0       	ldi	r24, 0x01	; 1
     51e:	8a 83       	std	Y+2, r24	; 0x02
     520:	8a 81       	ldd	r24, Y+2	; 0x02
     522:	89 83       	std	Y+1, r24	; 0x01
     524:	03 c0       	rjmp	.+6      	; 0x52c <updateStatusLEDs+0x124>
     526:	80 91 ac 01 	lds	r24, 0x01AC
     52a:	89 83       	std	Y+1, r24	; 0x01
     52c:	89 81       	ldd	r24, Y+1	; 0x01
     52e:	80 93 ac 01 	sts	0x01AC, r24
	#endif
}
     532:	0f 90       	pop	r0
     534:	0f 90       	pop	r0
     536:	cf 91       	pop	r28
     538:	df 91       	pop	r29
     53a:	08 95       	ret

0000053c <setLEDs>:
 *			setLEDs(0b101001);
 *			// this clears all LEDs and sets the LEDs STATUS1,
 *			// STATUS6 and STATUS4!
 */
void setLEDs(uint8_t leds)
{
     53c:	df 93       	push	r29
     53e:	cf 93       	push	r28
     540:	0f 92       	push	r0
     542:	cd b7       	in	r28, 0x3d	; 61
     544:	de b7       	in	r29, 0x3e	; 62
     546:	89 83       	std	Y+1, r24	; 0x01
	statusLEDs.byte = leds;
     548:	89 81       	ldd	r24, Y+1	; 0x01
     54a:	80 93 97 01 	sts	0x0197, r24
	updateStatusLEDs();
     54e:	0e 94 04 02 	call	0x408	; 0x408 <updateStatusLEDs>
}
     552:	0f 90       	pop	r0
     554:	cf 91       	pop	r28
     556:	df 91       	pop	r29
     558:	08 95       	ret

0000055a <getBumperLeft>:
 *
 *		if(getBumperLeft())
 *			// do something
 */
uint8_t getBumperLeft(void)
{ 
     55a:	df 93       	push	r29
     55c:	cf 93       	push	r28
     55e:	0f 92       	push	r0
     560:	cd b7       	in	r28, 0x3d	; 61
     562:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~SL6;
     564:	a8 e3       	ldi	r26, 0x38	; 56
     566:	b0 e0       	ldi	r27, 0x00	; 0
     568:	e8 e3       	ldi	r30, 0x38	; 56
     56a:	f0 e0       	ldi	r31, 0x00	; 0
     56c:	80 81       	ld	r24, Z
     56e:	8e 7f       	andi	r24, 0xFE	; 254
     570:	8c 93       	st	X, r24
	DDRB &= ~SL6; 
     572:	a7 e3       	ldi	r26, 0x37	; 55
     574:	b0 e0       	ldi	r27, 0x00	; 0
     576:	e7 e3       	ldi	r30, 0x37	; 55
     578:	f0 e0       	ldi	r31, 0x00	; 0
     57a:	80 81       	ld	r24, Z
     57c:	8e 7f       	andi	r24, 0xFE	; 254
     57e:	8c 93       	st	X, r24
	nop();
     580:	00 00       	nop
	uint8_t tmp = PINB & SL6;
     582:	e6 e3       	ldi	r30, 0x36	; 54
     584:	f0 e0       	ldi	r31, 0x00	; 0
     586:	80 81       	ld	r24, Z
     588:	81 70       	andi	r24, 0x01	; 1
     58a:	89 83       	std	Y+1, r24	; 0x01
	if(statusLEDs.LED6) { 
     58c:	80 91 97 01 	lds	r24, 0x0197
     590:	80 72       	andi	r24, 0x20	; 32
     592:	88 23       	and	r24, r24
     594:	71 f0       	breq	.+28     	; 0x5b2 <getBumperLeft+0x58>
		DDRB |= SL6; 
     596:	a7 e3       	ldi	r26, 0x37	; 55
     598:	b0 e0       	ldi	r27, 0x00	; 0
     59a:	e7 e3       	ldi	r30, 0x37	; 55
     59c:	f0 e0       	ldi	r31, 0x00	; 0
     59e:	80 81       	ld	r24, Z
     5a0:	81 60       	ori	r24, 0x01	; 1
     5a2:	8c 93       	st	X, r24
		PORTB |= SL6; 
     5a4:	a8 e3       	ldi	r26, 0x38	; 56
     5a6:	b0 e0       	ldi	r27, 0x00	; 0
     5a8:	e8 e3       	ldi	r30, 0x38	; 56
     5aa:	f0 e0       	ldi	r31, 0x00	; 0
     5ac:	80 81       	ld	r24, Z
     5ae:	81 60       	ori	r24, 0x01	; 1
     5b0:	8c 93       	st	X, r24
	}
	return tmp;
     5b2:	89 81       	ldd	r24, Y+1	; 0x01
}
     5b4:	0f 90       	pop	r0
     5b6:	cf 91       	pop	r28
     5b8:	df 91       	pop	r29
     5ba:	08 95       	ret

000005bc <getBumperRight>:
 *
 *		if(getBumperRight())
 *			// do something
 */
uint8_t getBumperRight(void)
{
     5bc:	df 93       	push	r29
     5be:	cf 93       	push	r28
     5c0:	0f 92       	push	r0
     5c2:	cd b7       	in	r28, 0x3d	; 61
     5c4:	de b7       	in	r29, 0x3e	; 62
	PORTC &= ~SL3;
     5c6:	a5 e3       	ldi	r26, 0x35	; 53
     5c8:	b0 e0       	ldi	r27, 0x00	; 0
     5ca:	e5 e3       	ldi	r30, 0x35	; 53
     5cc:	f0 e0       	ldi	r31, 0x00	; 0
     5ce:	80 81       	ld	r24, Z
     5d0:	8f 7b       	andi	r24, 0xBF	; 191
     5d2:	8c 93       	st	X, r24
	DDRC &= ~SL3; 
     5d4:	a4 e3       	ldi	r26, 0x34	; 52
     5d6:	b0 e0       	ldi	r27, 0x00	; 0
     5d8:	e4 e3       	ldi	r30, 0x34	; 52
     5da:	f0 e0       	ldi	r31, 0x00	; 0
     5dc:	80 81       	ld	r24, Z
     5de:	8f 7b       	andi	r24, 0xBF	; 191
     5e0:	8c 93       	st	X, r24
	nop();
     5e2:	00 00       	nop
	uint8_t tmp = PINC & SL3;
     5e4:	e3 e3       	ldi	r30, 0x33	; 51
     5e6:	f0 e0       	ldi	r31, 0x00	; 0
     5e8:	80 81       	ld	r24, Z
     5ea:	80 74       	andi	r24, 0x40	; 64
     5ec:	89 83       	std	Y+1, r24	; 0x01
	if(statusLEDs.LED3) { 
     5ee:	80 91 97 01 	lds	r24, 0x0197
     5f2:	84 70       	andi	r24, 0x04	; 4
     5f4:	88 23       	and	r24, r24
     5f6:	71 f0       	breq	.+28     	; 0x614 <getBumperRight+0x58>
		DDRC |= SL3; 
     5f8:	a4 e3       	ldi	r26, 0x34	; 52
     5fa:	b0 e0       	ldi	r27, 0x00	; 0
     5fc:	e4 e3       	ldi	r30, 0x34	; 52
     5fe:	f0 e0       	ldi	r31, 0x00	; 0
     600:	80 81       	ld	r24, Z
     602:	80 64       	ori	r24, 0x40	; 64
     604:	8c 93       	st	X, r24
		PORTC |= SL3; 
     606:	a5 e3       	ldi	r26, 0x35	; 53
     608:	b0 e0       	ldi	r27, 0x00	; 0
     60a:	e5 e3       	ldi	r30, 0x35	; 53
     60c:	f0 e0       	ldi	r31, 0x00	; 0
     60e:	80 81       	ld	r24, Z
     610:	80 64       	ori	r24, 0x40	; 64
     612:	8c 93       	st	X, r24
	}
	return tmp;
     614:	89 81       	ldd	r24, Y+1	; 0x01
}
     616:	0f 90       	pop	r0
     618:	cf 91       	pop	r28
     61a:	df 91       	pop	r29
     61c:	08 95       	ret

0000061e <BUMPERS_stateChanged_DUMMY>:

// -------------------------------
// Bumpers State changed handler:

void BUMPERS_stateChanged_DUMMY(void){}
     61e:	df 93       	push	r29
     620:	cf 93       	push	r28
     622:	cd b7       	in	r28, 0x3d	; 61
     624:	de b7       	in	r29, 0x3e	; 62
     626:	cf 91       	pop	r28
     628:	df 91       	pop	r29
     62a:	08 95       	ret

0000062c <BUMPERS_setStateChangedHandler>:
/**
 * Use this function to set the Bumpers state change handler. 
 * 
 */
void BUMPERS_setStateChangedHandler(void (*bumperHandler)(void)) 
{
     62c:	df 93       	push	r29
     62e:	cf 93       	push	r28
     630:	00 d0       	rcall	.+0      	; 0x632 <BUMPERS_setStateChangedHandler+0x6>
     632:	cd b7       	in	r28, 0x3d	; 61
     634:	de b7       	in	r29, 0x3e	; 62
     636:	9a 83       	std	Y+2, r25	; 0x02
     638:	89 83       	std	Y+1, r24	; 0x01
	BUMPERS_stateChangedHandler = bumperHandler;
     63a:	89 81       	ldd	r24, Y+1	; 0x01
     63c:	9a 81       	ldd	r25, Y+2	; 0x02
     63e:	90 93 63 00 	sts	0x0063, r25
     642:	80 93 62 00 	sts	0x0062, r24
}
     646:	0f 90       	pop	r0
     648:	0f 90       	pop	r0
     64a:	cf 91       	pop	r28
     64c:	df 91       	pop	r29
     64e:	08 95       	ret

00000650 <task_Bumpers>:
 * variables are updated automatically every 50ms and can be used everywhere
 * in your program. It can also call an event handler routine, that you
 * need to register with BUMPERS_setStateChangedHandler before.
 */
void task_Bumpers(void)
{
     650:	df 93       	push	r29
     652:	cf 93       	push	r28
     654:	00 d0       	rcall	.+0      	; 0x656 <task_Bumpers+0x6>
     656:	cd b7       	in	r28, 0x3d	; 61
     658:	de b7       	in	r29, 0x3e	; 62
	if(bumper_timer > 50) { // 50ms
     65a:	80 91 e4 01 	lds	r24, 0x01E4
     65e:	83 33       	cpi	r24, 0x33	; 51
     660:	e8 f0       	brcs	.+58     	; 0x69c <task_Bumpers+0x4c>
		uint8_t left = getBumperLeft();
     662:	0e 94 ad 02 	call	0x55a	; 0x55a <getBumperLeft>
     666:	8a 83       	std	Y+2, r24	; 0x02
		uint8_t right = getBumperRight();
     668:	0e 94 de 02 	call	0x5bc	; 0x5bc <getBumperRight>
     66c:	89 83       	std	Y+1, r24	; 0x01
		if(bumper_left != left || bumper_right != right) {
     66e:	90 91 98 01 	lds	r25, 0x0198
     672:	8a 81       	ldd	r24, Y+2	; 0x02
     674:	98 17       	cp	r25, r24
     676:	29 f4       	brne	.+10     	; 0x682 <task_Bumpers+0x32>
     678:	90 91 f5 01 	lds	r25, 0x01F5
     67c:	89 81       	ldd	r24, Y+1	; 0x01
     67e:	98 17       	cp	r25, r24
     680:	59 f0       	breq	.+22     	; 0x698 <task_Bumpers+0x48>
			bumper_left = left;
     682:	8a 81       	ldd	r24, Y+2	; 0x02
     684:	80 93 98 01 	sts	0x0198, r24
			bumper_right = right;
     688:	89 81       	ldd	r24, Y+1	; 0x01
     68a:	80 93 f5 01 	sts	0x01F5, r24
			BUMPERS_stateChangedHandler();
     68e:	e0 91 62 00 	lds	r30, 0x0062
     692:	f0 91 63 00 	lds	r31, 0x0063
     696:	09 95       	icall
		}
		bumper_timer = 0;
     698:	10 92 e4 01 	sts	0x01E4, r1
	}
}
     69c:	0f 90       	pop	r0
     69e:	0f 90       	pop	r0
     6a0:	cf 91       	pop	r28
     6a2:	df 91       	pop	r29
     6a4:	08 95       	ret

000006a6 <readADC>:
 *			if(uBat < 600)
 *				writeString("WARNING: BAT IS LOW!\n");
 *
 */
uint16_t readADC(uint8_t channel)
{
     6a6:	df 93       	push	r29
     6a8:	cf 93       	push	r28
     6aa:	00 d0       	rcall	.+0      	; 0x6ac <readADC+0x6>
     6ac:	0f 92       	push	r0
     6ae:	cd b7       	in	r28, 0x3d	; 61
     6b0:	de b7       	in	r29, 0x3e	; 62
     6b2:	89 83       	std	Y+1, r24	; 0x01
	if((ADCSRA & (1<<ADSC))) return 0; // check if ADC is buisy...
     6b4:	e6 e2       	ldi	r30, 0x26	; 38
     6b6:	f0 e0       	ldi	r31, 0x00	; 0
     6b8:	80 81       	ld	r24, Z
     6ba:	88 2f       	mov	r24, r24
     6bc:	90 e0       	ldi	r25, 0x00	; 0
     6be:	80 74       	andi	r24, 0x40	; 64
     6c0:	90 70       	andi	r25, 0x00	; 0
     6c2:	00 97       	sbiw	r24, 0x00	; 0
     6c4:	19 f0       	breq	.+6      	; 0x6cc <readADC+0x26>
     6c6:	1b 82       	std	Y+3, r1	; 0x03
     6c8:	1a 82       	std	Y+2, r1	; 0x02
     6ca:	1f c0       	rjmp	.+62     	; 0x70a <readADC+0x64>
	ADMUX = (1<<REFS0) | (0<<REFS1) | (channel<<MUX0);
     6cc:	e7 e2       	ldi	r30, 0x27	; 39
     6ce:	f0 e0       	ldi	r31, 0x00	; 0
     6d0:	89 81       	ldd	r24, Y+1	; 0x01
     6d2:	80 64       	ori	r24, 0x40	; 64
     6d4:	80 83       	st	Z, r24
	ADCSRA = (0<<ADIE) | (1<<ADSC) | (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
     6d6:	e6 e2       	ldi	r30, 0x26	; 38
     6d8:	f0 e0       	ldi	r31, 0x00	; 0
     6da:	86 ed       	ldi	r24, 0xD6	; 214
     6dc:	80 83       	st	Z, r24
	while ((ADCSRA & (1<<ADSC))); 
     6de:	e6 e2       	ldi	r30, 0x26	; 38
     6e0:	f0 e0       	ldi	r31, 0x00	; 0
     6e2:	80 81       	ld	r24, Z
     6e4:	88 2f       	mov	r24, r24
     6e6:	90 e0       	ldi	r25, 0x00	; 0
     6e8:	80 74       	andi	r24, 0x40	; 64
     6ea:	90 70       	andi	r25, 0x00	; 0
     6ec:	00 97       	sbiw	r24, 0x00	; 0
     6ee:	b9 f7       	brne	.-18     	; 0x6de <readADC+0x38>
	ADCSRA |= (1<<ADIF);
     6f0:	a6 e2       	ldi	r26, 0x26	; 38
     6f2:	b0 e0       	ldi	r27, 0x00	; 0
     6f4:	e6 e2       	ldi	r30, 0x26	; 38
     6f6:	f0 e0       	ldi	r31, 0x00	; 0
     6f8:	80 81       	ld	r24, Z
     6fa:	80 61       	ori	r24, 0x10	; 16
     6fc:	8c 93       	st	X, r24
	return ADC;
     6fe:	e4 e2       	ldi	r30, 0x24	; 36
     700:	f0 e0       	ldi	r31, 0x00	; 0
     702:	80 81       	ld	r24, Z
     704:	91 81       	ldd	r25, Z+1	; 0x01
     706:	9b 83       	std	Y+3, r25	; 0x03
     708:	8a 83       	std	Y+2, r24	; 0x02
     70a:	8a 81       	ldd	r24, Y+2	; 0x02
     70c:	9b 81       	ldd	r25, Y+3	; 0x03
}
     70e:	0f 90       	pop	r0
     710:	0f 90       	pop	r0
     712:	0f 90       	pop	r0
     714:	cf 91       	pop	r28
     716:	df 91       	pop	r29
     718:	08 95       	ret

0000071a <startADC>:
 * read value! You need to poll if the conversion is complete somewhere
 * else and then read it from the ADC result register.
 * (s. task_ADC function below)
 */
void startADC(uint8_t channel)
{
     71a:	df 93       	push	r29
     71c:	cf 93       	push	r28
     71e:	0f 92       	push	r0
     720:	cd b7       	in	r28, 0x3d	; 61
     722:	de b7       	in	r29, 0x3e	; 62
     724:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = (1<<REFS0) | (0<<REFS1) | (channel<<MUX0);
     726:	e7 e2       	ldi	r30, 0x27	; 39
     728:	f0 e0       	ldi	r31, 0x00	; 0
     72a:	89 81       	ldd	r24, Y+1	; 0x01
     72c:	80 64       	ori	r24, 0x40	; 64
     72e:	80 83       	st	Z, r24
	ADCSRA = (0<<ADIE) | (1<<ADSC) | (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
     730:	e6 e2       	ldi	r30, 0x26	; 38
     732:	f0 e0       	ldi	r31, 0x00	; 0
     734:	86 ed       	ldi	r24, 0xD6	; 214
     736:	80 83       	st	Z, r24
}
     738:	0f 90       	pop	r0
     73a:	cf 91       	pop	r28
     73c:	df 91       	pop	r29
     73e:	08 95       	ret

00000740 <task_ADC>:
 *
 * Instead you can use the seven global variables you see above to
 * get the ADC values!
 */
void task_ADC(void)
{
     740:	df 93       	push	r29
     742:	cf 93       	push	r28
     744:	00 d0       	rcall	.+0      	; 0x746 <task_ADC+0x6>
     746:	cd b7       	in	r28, 0x3d	; 61
     748:	de b7       	in	r29, 0x3e	; 62
	static uint8_t current_adc_channel = 0;
	if(!(ADCSRA & (1<<ADSC))) {
     74a:	e6 e2       	ldi	r30, 0x26	; 38
     74c:	f0 e0       	ldi	r31, 0x00	; 0
     74e:	80 81       	ld	r24, Z
     750:	88 2f       	mov	r24, r24
     752:	90 e0       	ldi	r25, 0x00	; 0
     754:	80 74       	andi	r24, 0x40	; 64
     756:	90 70       	andi	r25, 0x00	; 0
     758:	00 97       	sbiw	r24, 0x00	; 0
     75a:	09 f0       	breq	.+2      	; 0x75e <task_ADC+0x1e>
     75c:	91 c0       	rjmp	.+290    	; 0x880 <__stack+0x21>
	//	ADCSRA |= (1<<ADIF);
		switch(current_adc_channel) {
     75e:	80 91 79 01 	lds	r24, 0x0179
     762:	28 2f       	mov	r18, r24
     764:	30 e0       	ldi	r19, 0x00	; 0
     766:	3a 83       	std	Y+2, r19	; 0x02
     768:	29 83       	std	Y+1, r18	; 0x01
     76a:	89 81       	ldd	r24, Y+1	; 0x01
     76c:	9a 81       	ldd	r25, Y+2	; 0x02
     76e:	83 30       	cpi	r24, 0x03	; 3
     770:	91 05       	cpc	r25, r1
     772:	09 f4       	brne	.+2      	; 0x776 <task_ADC+0x36>
     774:	4a c0       	rjmp	.+148    	; 0x80a <task_ADC+0xca>
     776:	29 81       	ldd	r18, Y+1	; 0x01
     778:	3a 81       	ldd	r19, Y+2	; 0x02
     77a:	24 30       	cpi	r18, 0x04	; 4
     77c:	31 05       	cpc	r19, r1
     77e:	7c f4       	brge	.+30     	; 0x79e <task_ADC+0x5e>
     780:	89 81       	ldd	r24, Y+1	; 0x01
     782:	9a 81       	ldd	r25, Y+2	; 0x02
     784:	81 30       	cpi	r24, 0x01	; 1
     786:	91 05       	cpc	r25, r1
     788:	41 f1       	breq	.+80     	; 0x7da <task_ADC+0x9a>
     78a:	29 81       	ldd	r18, Y+1	; 0x01
     78c:	3a 81       	ldd	r19, Y+2	; 0x02
     78e:	22 30       	cpi	r18, 0x02	; 2
     790:	31 05       	cpc	r19, r1
     792:	7c f5       	brge	.+94     	; 0x7f2 <task_ADC+0xb2>
     794:	89 81       	ldd	r24, Y+1	; 0x01
     796:	9a 81       	ldd	r25, Y+2	; 0x02
     798:	00 97       	sbiw	r24, 0x00	; 0
     79a:	99 f0       	breq	.+38     	; 0x7c2 <task_ADC+0x82>
     79c:	65 c0       	rjmp	.+202    	; 0x868 <__stack+0x9>
     79e:	29 81       	ldd	r18, Y+1	; 0x01
     7a0:	3a 81       	ldd	r19, Y+2	; 0x02
     7a2:	25 30       	cpi	r18, 0x05	; 5
     7a4:	31 05       	cpc	r19, r1
     7a6:	09 f4       	brne	.+2      	; 0x7aa <task_ADC+0x6a>
     7a8:	48 c0       	rjmp	.+144    	; 0x83a <task_ADC+0xfa>
     7aa:	89 81       	ldd	r24, Y+1	; 0x01
     7ac:	9a 81       	ldd	r25, Y+2	; 0x02
     7ae:	85 30       	cpi	r24, 0x05	; 5
     7b0:	91 05       	cpc	r25, r1
     7b2:	bc f1       	brlt	.+110    	; 0x822 <task_ADC+0xe2>
     7b4:	29 81       	ldd	r18, Y+1	; 0x01
     7b6:	3a 81       	ldd	r19, Y+2	; 0x02
     7b8:	26 30       	cpi	r18, 0x06	; 6
     7ba:	31 05       	cpc	r19, r1
     7bc:	09 f4       	brne	.+2      	; 0x7c0 <task_ADC+0x80>
     7be:	49 c0       	rjmp	.+146    	; 0x852 <task_ADC+0x112>
     7c0:	53 c0       	rjmp	.+166    	; 0x868 <__stack+0x9>
			case 0: adcBat = ADC; startADC(ADC_MCURRENT_L); break;
     7c2:	e4 e2       	ldi	r30, 0x24	; 36
     7c4:	f0 e0       	ldi	r31, 0x00	; 0
     7c6:	80 81       	ld	r24, Z
     7c8:	91 81       	ldd	r25, Z+1	; 0x01
     7ca:	90 93 f9 01 	sts	0x01F9, r25
     7ce:	80 93 f8 01 	sts	0x01F8, r24
     7d2:	86 e0       	ldi	r24, 0x06	; 6
     7d4:	0e 94 8d 03 	call	0x71a	; 0x71a <startADC>
     7d8:	47 c0       	rjmp	.+142    	; 0x868 <__stack+0x9>
			case 1: adcMotorCurrentLeft = ADC; startADC(ADC_MCURRENT_R); break;
     7da:	e4 e2       	ldi	r30, 0x24	; 36
     7dc:	f0 e0       	ldi	r31, 0x00	; 0
     7de:	80 81       	ld	r24, Z
     7e0:	91 81       	ldd	r25, Z+1	; 0x01
     7e2:	90 93 fe 01 	sts	0x01FE, r25
     7e6:	80 93 fd 01 	sts	0x01FD, r24
     7ea:	85 e0       	ldi	r24, 0x05	; 5
     7ec:	0e 94 8d 03 	call	0x71a	; 0x71a <startADC>
     7f0:	3b c0       	rjmp	.+118    	; 0x868 <__stack+0x9>
			case 2: adcMotorCurrentRight = ADC; startADC(ADC_LS_L); break;
     7f2:	e4 e2       	ldi	r30, 0x24	; 36
     7f4:	f0 e0       	ldi	r31, 0x00	; 0
     7f6:	80 81       	ld	r24, Z
     7f8:	91 81       	ldd	r25, Z+1	; 0x01
     7fa:	90 93 ef 01 	sts	0x01EF, r25
     7fe:	80 93 ee 01 	sts	0x01EE, r24
     802:	83 e0       	ldi	r24, 0x03	; 3
     804:	0e 94 8d 03 	call	0x71a	; 0x71a <startADC>
     808:	2f c0       	rjmp	.+94     	; 0x868 <__stack+0x9>
			case 3: adcLSL = ADC; startADC(ADC_LS_R); break;
     80a:	e4 e2       	ldi	r30, 0x24	; 36
     80c:	f0 e0       	ldi	r31, 0x00	; 0
     80e:	80 81       	ld	r24, Z
     810:	91 81       	ldd	r25, Z+1	; 0x01
     812:	90 93 b8 01 	sts	0x01B8, r25
     816:	80 93 b7 01 	sts	0x01B7, r24
     81a:	82 e0       	ldi	r24, 0x02	; 2
     81c:	0e 94 8d 03 	call	0x71a	; 0x71a <startADC>
     820:	23 c0       	rjmp	.+70     	; 0x868 <__stack+0x9>
			case 4: adcLSR = ADC; startADC(ADC_ADC0); break;
     822:	e4 e2       	ldi	r30, 0x24	; 36
     824:	f0 e0       	ldi	r31, 0x00	; 0
     826:	80 81       	ld	r24, Z
     828:	91 81       	ldd	r25, Z+1	; 0x01
     82a:	90 93 de 01 	sts	0x01DE, r25
     82e:	80 93 dd 01 	sts	0x01DD, r24
     832:	80 e0       	ldi	r24, 0x00	; 0
     834:	0e 94 8d 03 	call	0x71a	; 0x71a <startADC>
     838:	17 c0       	rjmp	.+46     	; 0x868 <__stack+0x9>
			case 5: adc0 = ADC; startADC(ADC_ADC1); break;
     83a:	e4 e2       	ldi	r30, 0x24	; 36
     83c:	f0 e0       	ldi	r31, 0x00	; 0
     83e:	80 81       	ld	r24, Z
     840:	91 81       	ldd	r25, Z+1	; 0x01
     842:	90 93 ec 01 	sts	0x01EC, r25
     846:	80 93 eb 01 	sts	0x01EB, r24
     84a:	81 e0       	ldi	r24, 0x01	; 1
     84c:	0e 94 8d 03 	call	0x71a	; 0x71a <startADC>
     850:	0b c0       	rjmp	.+22     	; 0x868 <__stack+0x9>
			case 6: adc1 = ADC; startADC(ADC_BAT); break;
     852:	e4 e2       	ldi	r30, 0x24	; 36
     854:	f0 e0       	ldi	r31, 0x00	; 0
     856:	80 81       	ld	r24, Z
     858:	91 81       	ldd	r25, Z+1	; 0x01
     85a:	90 93 b6 01 	sts	0x01B6, r25
     85e:	80 93 b5 01 	sts	0x01B5, r24
     862:	87 e0       	ldi	r24, 0x07	; 7
     864:	0e 94 8d 03 	call	0x71a	; 0x71a <startADC>
		}
		if(current_adc_channel == 6)
     868:	80 91 79 01 	lds	r24, 0x0179
     86c:	86 30       	cpi	r24, 0x06	; 6
     86e:	19 f4       	brne	.+6      	; 0x876 <__stack+0x17>
			current_adc_channel = 0;
     870:	10 92 79 01 	sts	0x0179, r1
     874:	05 c0       	rjmp	.+10     	; 0x880 <__stack+0x21>
		else
			current_adc_channel++;
     876:	80 91 79 01 	lds	r24, 0x0179
     87a:	8f 5f       	subi	r24, 0xFF	; 255
     87c:	80 93 79 01 	sts	0x0179, r24
	}
}
     880:	0f 90       	pop	r0
     882:	0f 90       	pop	r0
     884:	cf 91       	pop	r28
     886:	df 91       	pop	r29
     888:	08 95       	ret

0000088a <__vector_1>:
 * External Interrupt 0 ISR
 * (ENCL)
 *
 */
ISR (INT0_vect)
{
     88a:	1f 92       	push	r1
     88c:	0f 92       	push	r0
     88e:	0f b6       	in	r0, 0x3f	; 63
     890:	0f 92       	push	r0
     892:	11 24       	eor	r1, r1
     894:	8f 93       	push	r24
     896:	9f 93       	push	r25
     898:	df 93       	push	r29
     89a:	cf 93       	push	r28
     89c:	cd b7       	in	r28, 0x3d	; 61
     89e:	de b7       	in	r29, 0x3e	; 62
	mleft_dist++;
     8a0:	80 91 f3 01 	lds	r24, 0x01F3
     8a4:	90 91 f4 01 	lds	r25, 0x01F4
     8a8:	01 96       	adiw	r24, 0x01	; 1
     8aa:	90 93 f4 01 	sts	0x01F4, r25
     8ae:	80 93 f3 01 	sts	0x01F3, r24
	mleft_counter++;	
     8b2:	80 91 e9 01 	lds	r24, 0x01E9
     8b6:	90 91 ea 01 	lds	r25, 0x01EA
     8ba:	01 96       	adiw	r24, 0x01	; 1
     8bc:	90 93 ea 01 	sts	0x01EA, r25
     8c0:	80 93 e9 01 	sts	0x01E9, r24
		else {
			cycle_h_l = cycle_h_l_tmp;
			cycle_h_l_tmp = 0;
		}
	#endif
}
     8c4:	cf 91       	pop	r28
     8c6:	df 91       	pop	r29
     8c8:	9f 91       	pop	r25
     8ca:	8f 91       	pop	r24
     8cc:	0f 90       	pop	r0
     8ce:	0f be       	out	0x3f, r0	; 63
     8d0:	0f 90       	pop	r0
     8d2:	1f 90       	pop	r1
     8d4:	18 95       	reti

000008d6 <__vector_2>:
 * External Interrupt 1 ISR
 * (ENCR)
 *
 */
ISR (INT1_vect)
{
     8d6:	1f 92       	push	r1
     8d8:	0f 92       	push	r0
     8da:	0f b6       	in	r0, 0x3f	; 63
     8dc:	0f 92       	push	r0
     8de:	11 24       	eor	r1, r1
     8e0:	8f 93       	push	r24
     8e2:	9f 93       	push	r25
     8e4:	df 93       	push	r29
     8e6:	cf 93       	push	r28
     8e8:	cd b7       	in	r28, 0x3d	; 61
     8ea:	de b7       	in	r29, 0x3e	; 62
	mright_dist++;
     8ec:	80 91 e5 01 	lds	r24, 0x01E5
     8f0:	90 91 e6 01 	lds	r25, 0x01E6
     8f4:	01 96       	adiw	r24, 0x01	; 1
     8f6:	90 93 e6 01 	sts	0x01E6, r25
     8fa:	80 93 e5 01 	sts	0x01E5, r24
	mright_counter++;
     8fe:	80 91 bf 01 	lds	r24, 0x01BF
     902:	90 91 c0 01 	lds	r25, 0x01C0
     906:	01 96       	adiw	r24, 0x01	; 1
     908:	90 93 c0 01 	sts	0x01C0, r25
     90c:	80 93 bf 01 	sts	0x01BF, r24
			cycle_h_r += cycle_h_r_tmp;
			cycle_h_r >>=1;
			cycle_h_r_tmp = 0;
		}
	#endif
}
     910:	cf 91       	pop	r28
     912:	df 91       	pop	r29
     914:	9f 91       	pop	r25
     916:	8f 91       	pop	r24
     918:	0f 90       	pop	r0
     91a:	0f be       	out	0x3f, r0	; 63
     91c:	0f 90       	pop	r0
     91e:	1f 90       	pop	r1
     920:	18 95       	reti

00000922 <MOTIONCONTROL_stateChanged_DUMMY>:


// -------------------------------
// MotionControl state changed handler:

void MOTIONCONTROL_stateChanged_DUMMY(void){}
     922:	df 93       	push	r29
     924:	cf 93       	push	r28
     926:	cd b7       	in	r28, 0x3d	; 61
     928:	de b7       	in	r29, 0x3e	; 62
     92a:	cf 91       	pop	r28
     92c:	df 91       	pop	r29
     92e:	08 95       	ret

00000930 <MOTIONCONTROL_setStateChangedHandler>:
/**
 * Use this function to set the Motion Control state change handler. 
 * 
 */
void MOTIONCONTROL_setStateChangedHandler(void (*motionControlHandler)(void)) 
{
     930:	df 93       	push	r29
     932:	cf 93       	push	r28
     934:	00 d0       	rcall	.+0      	; 0x936 <MOTIONCONTROL_setStateChangedHandler+0x6>
     936:	cd b7       	in	r28, 0x3d	; 61
     938:	de b7       	in	r29, 0x3e	; 62
     93a:	9a 83       	std	Y+2, r25	; 0x02
     93c:	89 83       	std	Y+1, r24	; 0x01
	MOTIONCONTROL_stateChangedHandler = motionControlHandler;
     93e:	89 81       	ldd	r24, Y+1	; 0x01
     940:	9a 81       	ldd	r25, Y+2	; 0x02
     942:	90 93 65 00 	sts	0x0065, r25
     946:	80 93 64 00 	sts	0x0064, r24
}
     94a:	0f 90       	pop	r0
     94c:	0f 90       	pop	r0
     94e:	cf 91       	pop	r28
     950:	df 91       	pop	r29
     952:	08 95       	ret

00000954 <emergencyShutdown>:
 * called from task_motionControl (s. below) and outputs an error message and then stops
 * all operations to save the robot from damages that may occur if it continues
 * to drive around. 
 */
void emergencyShutdown(uint8_t why)
{
     954:	df 93       	push	r29
     956:	cf 93       	push	r28
     958:	00 d0       	rcall	.+0      	; 0x95a <emergencyShutdown+0x6>
     95a:	cd b7       	in	r28, 0x3d	; 61
     95c:	de b7       	in	r29, 0x3e	; 62
     95e:	8a 83       	std	Y+2, r24	; 0x02
	cli();
     960:	f8 94       	cli
	IRCOMM_OFF();
     962:	a2 e3       	ldi	r26, 0x32	; 50
     964:	b0 e0       	ldi	r27, 0x00	; 0
     966:	e2 e3       	ldi	r30, 0x32	; 50
     968:	f0 e0       	ldi	r31, 0x00	; 0
     96a:	80 81       	ld	r24, Z
     96c:	8f 77       	andi	r24, 0x7F	; 127
     96e:	8c 93       	st	X, r24
	setACSPwrOff();
     970:	0e 94 b7 0e 	call	0x1d6e	; 0x1d6e <setACSPwrOff>
	mleft_power = 0;
     974:	10 92 ae 01 	sts	0x01AE, r1
     978:	10 92 ad 01 	sts	0x01AD, r1
	mright_power = 0;
     97c:	10 92 be 01 	sts	0x01BE, r1
     980:	10 92 bd 01 	sts	0x01BD, r1
	left_i = 0;
     984:	10 92 a8 01 	sts	0x01A8, r1
     988:	10 92 a7 01 	sts	0x01A7, r1
	right_i = 0;
     98c:	10 92 e3 01 	sts	0x01E3, r1
     990:	10 92 e2 01 	sts	0x01E2, r1
	mleft_ptmp = 0;
     994:	10 92 fc 01 	sts	0x01FC, r1
	mright_ptmp = 0;
     998:	10 92 da 01 	sts	0x01DA, r1
	OCR1AL = 0;
     99c:	ea e4       	ldi	r30, 0x4A	; 74
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	10 82       	st	Z, r1
	OCR1BL = 0;
     9a2:	e8 e4       	ldi	r30, 0x48	; 72
     9a4:	f0 e0       	ldi	r31, 0x00	; 0
     9a6:	10 82       	st	Z, r1
	TCCR1A = 0;
     9a8:	ef e4       	ldi	r30, 0x4F	; 79
     9aa:	f0 e0       	ldi	r31, 0x00	; 0
     9ac:	10 82       	st	Z, r1
	powerOFF();
     9ae:	0e 94 66 0f 	call	0x1ecc	; 0x1ecc <powerOFF>
#ifdef ENABLE_OC_ERROR_MESSAGE
	writeString_P("\n\n##### EMERGENCY SHUTDOWN #####\n");
     9b2:	80 ef       	ldi	r24, 0xF0	; 240
     9b4:	91 e0       	ldi	r25, 0x01	; 1
     9b6:	0e 94 99 14 	call	0x2932	; 0x2932 <writeNStringP>
	writeString_P("##### ALL OPERATIONS STOPPED TO PREVENT ANY DAMAGE! #####\n");
     9ba:	85 eb       	ldi	r24, 0xB5	; 181
     9bc:	91 e0       	ldi	r25, 0x01	; 1
     9be:	0e 94 99 14 	call	0x2932	; 0x2932 <writeNStringP>
	if(why == ENCODER_MALFUNCTION_LEFT || why == ENCODER_MALFUNCTION_RIGHT) {
     9c2:	8a 81       	ldd	r24, Y+2	; 0x02
     9c4:	81 30       	cpi	r24, 0x01	; 1
     9c6:	19 f0       	breq	.+6      	; 0x9ce <emergencyShutdown+0x7a>
     9c8:	8a 81       	ldd	r24, Y+2	; 0x02
     9ca:	82 30       	cpi	r24, 0x02	; 2
     9cc:	e9 f4       	brne	.+58     	; 0xa08 <emergencyShutdown+0xb4>
		
		writeString_P("\n### ENCODER (OR MOTOR) MALFUNCTION! ###\n");
     9ce:	8b e8       	ldi	r24, 0x8B	; 139
     9d0:	91 e0       	ldi	r25, 0x01	; 1
     9d2:	0e 94 99 14 	call	0x2932	; 0x2932 <writeNStringP>
		writeString_P("Affected channel:"); 	
     9d6:	89 e7       	ldi	r24, 0x79	; 121
     9d8:	91 e0       	ldi	r25, 0x01	; 1
     9da:	0e 94 99 14 	call	0x2932	; 0x2932 <writeNStringP>
		if(why == ENCODER_MALFUNCTION_LEFT)
     9de:	8a 81       	ldd	r24, Y+2	; 0x02
     9e0:	81 30       	cpi	r24, 0x01	; 1
     9e2:	29 f4       	brne	.+10     	; 0x9ee <emergencyShutdown+0x9a>
			writeString_P("LEFT");
     9e4:	84 e7       	ldi	r24, 0x74	; 116
     9e6:	91 e0       	ldi	r25, 0x01	; 1
     9e8:	0e 94 99 14 	call	0x2932	; 0x2932 <writeNStringP>
     9ec:	04 c0       	rjmp	.+8      	; 0x9f6 <emergencyShutdown+0xa2>
		else
			writeString_P("RIGHT");
     9ee:	8e e6       	ldi	r24, 0x6E	; 110
     9f0:	91 e0       	ldi	r25, 0x01	; 1
     9f2:	0e 94 99 14 	call	0x2932	; 0x2932 <writeNStringP>
		writeString_P("!\n\n(s. task_motorControl() function in RP6Lib!)\n");
     9f6:	8d e3       	ldi	r24, 0x3D	; 61
     9f8:	91 e0       	ldi	r25, 0x01	; 1
     9fa:	0e 94 99 14 	call	0x2932	; 0x2932 <writeNStringP>
		writeString_P("You need to check Encoder/Motor assembly (or your software).\n\n");
     9fe:	8e ef       	ldi	r24, 0xFE	; 254
     a00:	90 e0       	ldi	r25, 0x00	; 0
     a02:	0e 94 99 14 	call	0x2932	; 0x2932 <writeNStringP>
     a06:	0f c0       	rjmp	.+30     	; 0xa26 <emergencyShutdown+0xd2>
	}
	else if(why == OVERCURRENT)
     a08:	8a 81       	ldd	r24, Y+2	; 0x02
     a0a:	83 30       	cpi	r24, 0x03	; 3
     a0c:	61 f4       	brne	.+24     	; 0xa26 <emergencyShutdown+0xd2>
	{
		writeString_P("\n\n### MOTOR OVERCURRENT ###\n");
     a0e:	81 ee       	ldi	r24, 0xE1	; 225
     a10:	90 e0       	ldi	r25, 0x00	; 0
     a12:	0e 94 99 14 	call	0x2932	; 0x2932 <writeNStringP>
		writeString_P("\n\n(s. task_motorControl() function in RP6Lib!)\n");
     a16:	81 eb       	ldi	r24, 0xB1	; 177
     a18:	90 e0       	ldi	r25, 0x00	; 0
     a1a:	0e 94 99 14 	call	0x2932	; 0x2932 <writeNStringP>
		writeString_P("You need to check Motor assembly (or your software).\n\n");
     a1e:	8a e7       	ldi	r24, 0x7A	; 122
     a20:	90 e0       	ldi	r25, 0x00	; 0
     a22:	0e 94 99 14 	call	0x2932	; 0x2932 <writeNStringP>
	}
	writeString_P("The Robot needs to be resetted now.\n\n");
     a26:	84 e5       	ldi	r24, 0x54	; 84
     a28:	90 e0       	ldi	r25, 0x00	; 0
     a2a:	0e 94 99 14 	call	0x2932	; 0x2932 <writeNStringP>
#endif
	while(true) // Rest In Peace
	{
		setLEDs(0b110110);
     a2e:	86 e3       	ldi	r24, 0x36	; 54
     a30:	0e 94 9e 02 	call	0x53c	; 0x53c <setLEDs>
		uint8_t dly;
		for(dly = 10; dly; dly--)
     a34:	8a e0       	ldi	r24, 0x0A	; 10
     a36:	89 83       	std	Y+1, r24	; 0x01
     a38:	07 c0       	rjmp	.+14     	; 0xa48 <emergencyShutdown+0xf4>
			delayCycles(32768);
     a3a:	80 e0       	ldi	r24, 0x00	; 0
     a3c:	90 e8       	ldi	r25, 0x80	; 128
     a3e:	0e 94 73 12 	call	0x24e6	; 0x24e6 <delayCycles>
#endif
	while(true) // Rest In Peace
	{
		setLEDs(0b110110);
		uint8_t dly;
		for(dly = 10; dly; dly--)
     a42:	89 81       	ldd	r24, Y+1	; 0x01
     a44:	81 50       	subi	r24, 0x01	; 1
     a46:	89 83       	std	Y+1, r24	; 0x01
     a48:	89 81       	ldd	r24, Y+1	; 0x01
     a4a:	88 23       	and	r24, r24
     a4c:	b1 f7       	brne	.-20     	; 0xa3a <emergencyShutdown+0xe6>
			delayCycles(32768);
		setLEDs(0b000000);
     a4e:	80 e0       	ldi	r24, 0x00	; 0
     a50:	0e 94 9e 02 	call	0x53c	; 0x53c <setLEDs>
		for(dly = 10; dly; dly--)
     a54:	8a e0       	ldi	r24, 0x0A	; 10
     a56:	89 83       	std	Y+1, r24	; 0x01
     a58:	07 c0       	rjmp	.+14     	; 0xa68 <emergencyShutdown+0x114>
			delayCycles(65535);
     a5a:	8f ef       	ldi	r24, 0xFF	; 255
     a5c:	9f ef       	ldi	r25, 0xFF	; 255
     a5e:	0e 94 73 12 	call	0x24e6	; 0x24e6 <delayCycles>
		setLEDs(0b110110);
		uint8_t dly;
		for(dly = 10; dly; dly--)
			delayCycles(32768);
		setLEDs(0b000000);
		for(dly = 10; dly; dly--)
     a62:	89 81       	ldd	r24, Y+1	; 0x01
     a64:	81 50       	subi	r24, 0x01	; 1
     a66:	89 83       	std	Y+1, r24	; 0x01
     a68:	89 81       	ldd	r24, Y+1	; 0x01
     a6a:	88 23       	and	r24, r24
     a6c:	b1 f7       	brne	.-20     	; 0xa5a <emergencyShutdown+0x106>
     a6e:	df cf       	rjmp	.-66     	; 0xa2e <emergencyShutdown+0xda>

00000a70 <task_motionControl>:
 *
 * You need to consider this Soft-PWM when changing/tuning this function!
 *
 */
void task_motionControl(void)
{
     a70:	df 93       	push	r29
     a72:	cf 93       	push	r28
     a74:	cd b7       	in	r28, 0x3d	; 61
     a76:	de b7       	in	r29, 0x3e	; 62
     a78:	28 97       	sbiw	r28, 0x08	; 8
     a7a:	0f b6       	in	r0, 0x3f	; 63
     a7c:	f8 94       	cli
     a7e:	de bf       	out	0x3e, r29	; 62
     a80:	0f be       	out	0x3f, r0	; 63
     a82:	cd bf       	out	0x3d, r28	; 61
	// Automatic motor overcurrent shutdown:
	if(overcurrent_timer >= 50) { // every 5ms
     a84:	80 91 d9 01 	lds	r24, 0x01D9
     a88:	82 33       	cpi	r24, 0x32	; 50
     a8a:	08 f4       	brcc	.+2      	; 0xa8e <task_motionControl+0x1e>
     a8c:	7e c0       	rjmp	.+252    	; 0xb8a <task_motionControl+0x11a>
		overcurrent_timer = 0;
     a8e:	10 92 d9 01 	sts	0x01D9, r1
		if(!overcurrent_timeout) {
     a92:	80 91 d6 01 	lds	r24, 0x01D6
     a96:	88 23       	and	r24, r24
     a98:	09 f0       	breq	.+2      	; 0xa9c <task_motionControl+0x2c>
     a9a:	43 c0       	rjmp	.+134    	; 0xb22 <task_motionControl+0xb2>
			if((adcMotorCurrentLeft > 770) || (adcMotorCurrentRight > 770)) {
     a9c:	80 91 fd 01 	lds	r24, 0x01FD
     aa0:	90 91 fe 01 	lds	r25, 0x01FE
     aa4:	23 e0       	ldi	r18, 0x03	; 3
     aa6:	83 30       	cpi	r24, 0x03	; 3
     aa8:	92 07       	cpc	r25, r18
     aaa:	40 f4       	brcc	.+16     	; 0xabc <task_motionControl+0x4c>
     aac:	80 91 ee 01 	lds	r24, 0x01EE
     ab0:	90 91 ef 01 	lds	r25, 0x01EF
     ab4:	43 e0       	ldi	r20, 0x03	; 3
     ab6:	83 30       	cpi	r24, 0x03	; 3
     ab8:	94 07       	cpc	r25, r20
     aba:	f0 f0       	brcs	.+60     	; 0xaf8 <task_motionControl+0x88>
				overcurrent_errors++;
     abc:	80 91 d8 01 	lds	r24, 0x01D8
     ac0:	8f 5f       	subi	r24, 0xFF	; 255
     ac2:	80 93 d8 01 	sts	0x01D8, r24
				overcurrent_timeout = 10; 
     ac6:	8a e0       	ldi	r24, 0x0A	; 10
     ac8:	80 93 d6 01 	sts	0x01D6, r24
				mleft_power = 0;
     acc:	10 92 ae 01 	sts	0x01AE, r1
     ad0:	10 92 ad 01 	sts	0x01AD, r1
				mright_power = 0;				
     ad4:	10 92 be 01 	sts	0x01BE, r1
     ad8:	10 92 bd 01 	sts	0x01BD, r1
				left_i = 0;
     adc:	10 92 a8 01 	sts	0x01A8, r1
     ae0:	10 92 a7 01 	sts	0x01A7, r1
				right_i = 0;
     ae4:	10 92 e3 01 	sts	0x01E3, r1
     ae8:	10 92 e2 01 	sts	0x01E2, r1
				motion_status.overcurrent = true;
     aec:	80 91 94 01 	lds	r24, 0x0194
     af0:	84 60       	ori	r24, 0x04	; 4
     af2:	80 93 94 01 	sts	0x0194, r24
     af6:	59 c2       	rjmp	.+1202   	; 0xfaa <task_motionControl+0x53a>
				return;
			}
			else
				motion_status.overcurrent = false;
     af8:	80 91 94 01 	lds	r24, 0x0194
     afc:	8b 7f       	andi	r24, 0xFB	; 251
     afe:	80 93 94 01 	sts	0x0194, r24
			
			// Emergency shutdown if there are too many (default: 3) overcurrent
			// events within ~20 seconds (100 * 200ms).
			if(overcurrent_error_clear > 100) {
     b02:	80 91 a3 01 	lds	r24, 0x01A3
     b06:	85 36       	cpi	r24, 0x65	; 101
     b08:	28 f0       	brcs	.+10     	; 0xb14 <task_motionControl+0xa4>
				overcurrent_errors = 0;
     b0a:	10 92 d8 01 	sts	0x01D8, r1
				overcurrent_error_clear = 0;
     b0e:	10 92 a3 01 	sts	0x01A3, r1
     b12:	07 c0       	rjmp	.+14     	; 0xb22 <task_motionControl+0xb2>
			}
			else if(overcurrent_errors > 2)
     b14:	80 91 d8 01 	lds	r24, 0x01D8
     b18:	83 30       	cpi	r24, 0x03	; 3
     b1a:	18 f0       	brcs	.+6      	; 0xb22 <task_motionControl+0xb2>
				emergencyShutdown(OVERCURRENT);
     b1c:	83 e0       	ldi	r24, 0x03	; 3
     b1e:	0e 94 aa 04 	call	0x954	; 0x954 <emergencyShutdown>
		}
		
		// Detect if one of the encoders or motors does not work properly and stop 
		// all operations immediately if this is the case! 
		if((adcMotorCurrentLeft < 150) && (mleft_speed == 0) 
     b22:	80 91 fd 01 	lds	r24, 0x01FD
     b26:	90 91 fe 01 	lds	r25, 0x01FE
     b2a:	86 39       	cpi	r24, 0x96	; 150
     b2c:	91 05       	cpc	r25, r1
     b2e:	98 f4       	brcc	.+38     	; 0xb56 <task_motionControl+0xe6>
     b30:	80 91 af 01 	lds	r24, 0x01AF
     b34:	90 91 b0 01 	lds	r25, 0x01B0
     b38:	00 97       	sbiw	r24, 0x00	; 0
     b3a:	69 f4       	brne	.+26     	; 0xb56 <task_motionControl+0xe6>
     b3c:	80 91 9d 01 	lds	r24, 0x019D
     b40:	90 91 9e 01 	lds	r25, 0x019E
     b44:	00 97       	sbiw	r24, 0x00	; 0
     b46:	39 f0       	breq	.+14     	; 0xb56 <task_motionControl+0xe6>
     b48:	80 91 fc 01 	lds	r24, 0x01FC
     b4c:	87 39       	cpi	r24, 0x97	; 151
     b4e:	18 f0       	brcs	.+6      	; 0xb56 <task_motionControl+0xe6>
		  && (mleft_des_speed != 0) &&  (mleft_ptmp > 150))
			emergencyShutdown(ENCODER_MALFUNCTION_LEFT);
     b50:	81 e0       	ldi	r24, 0x01	; 1
     b52:	0e 94 aa 04 	call	0x954	; 0x954 <emergencyShutdown>
		if((adcMotorCurrentRight < 150) && (mright_speed == 0) 
     b56:	80 91 ee 01 	lds	r24, 0x01EE
     b5a:	90 91 ef 01 	lds	r25, 0x01EF
     b5e:	86 39       	cpi	r24, 0x96	; 150
     b60:	91 05       	cpc	r25, r1
     b62:	98 f4       	brcc	.+38     	; 0xb8a <task_motionControl+0x11a>
     b64:	80 91 f1 01 	lds	r24, 0x01F1
     b68:	90 91 f2 01 	lds	r25, 0x01F2
     b6c:	00 97       	sbiw	r24, 0x00	; 0
     b6e:	69 f4       	brne	.+26     	; 0xb8a <task_motionControl+0x11a>
     b70:	80 91 9b 01 	lds	r24, 0x019B
     b74:	90 91 9c 01 	lds	r25, 0x019C
     b78:	00 97       	sbiw	r24, 0x00	; 0
     b7a:	39 f0       	breq	.+14     	; 0xb8a <task_motionControl+0x11a>
     b7c:	80 91 da 01 	lds	r24, 0x01DA
     b80:	87 39       	cpi	r24, 0x97	; 151
     b82:	18 f0       	brcs	.+6      	; 0xb8a <task_motionControl+0x11a>
		  && (mright_des_speed != 0) && (mright_ptmp > 150))
			emergencyShutdown(ENCODER_MALFUNCTION_RIGHT);
     b84:	82 e0       	ldi	r24, 0x02	; 2
     b86:	0e 94 aa 04 	call	0x954	; 0x954 <emergencyShutdown>
	}
	
	// Motor Control
	if(motor_control) { // Everytime after the speed has been measured. (default: 200ms)
     b8a:	80 91 ab 01 	lds	r24, 0x01AB
     b8e:	88 23       	and	r24, r24
     b90:	09 f4       	brne	.+2      	; 0xb94 <task_motionControl+0x124>
     b92:	fc c1       	rjmp	.+1016   	; 0xf8c <task_motionControl+0x51c>
		if(!overcurrent_timeout) { // No overcurrent timeout? (default is to wait 2 seconds before new try)
     b94:	80 91 d6 01 	lds	r24, 0x01D6
     b98:	88 23       	and	r24, r24
     b9a:	09 f0       	breq	.+2      	; 0xb9e <task_motionControl+0x12e>
     b9c:	f0 c1       	rjmp	.+992    	; 0xf7e <task_motionControl+0x50e>
			if(overcurrent_errors) // Overcurrent errors?
     b9e:	80 91 d8 01 	lds	r24, 0x01D8
     ba2:	88 23       	and	r24, r24
     ba4:	31 f0       	breq	.+12     	; 0xbb2 <task_motionControl+0x142>
				overcurrent_error_clear++; // Yes, Timeout to clear all error events.
     ba6:	80 91 a3 01 	lds	r24, 0x01A3
     baa:	8f 5f       	subi	r24, 0xFF	; 255
     bac:	80 93 a3 01 	sts	0x01A3, r24
     bb0:	02 c0       	rjmp	.+4      	; 0xbb6 <task_motionControl+0x146>
			else
				overcurrent_error_clear=0; // No, we set the timeout to zero.
     bb2:	10 92 a3 01 	sts	0x01A3, r1
				
			// Move Distance left:
			if(motion_status.move_R) {
     bb6:	80 91 94 01 	lds	r24, 0x0194
     bba:	82 70       	andi	r24, 0x02	; 2
     bbc:	88 23       	and	r24, r24
     bbe:	09 f4       	brne	.+2      	; 0xbc2 <task_motionControl+0x152>
     bc0:	3f c0       	rjmp	.+126    	; 0xc40 <task_motionControl+0x1d0>
				if(mleft_dist >= preStop_R) { // Stop a bit before the desired distance for ..
     bc2:	20 91 f3 01 	lds	r18, 0x01F3
     bc6:	30 91 f4 01 	lds	r19, 0x01F4
     bca:	80 91 99 01 	lds	r24, 0x0199
     bce:	90 91 9a 01 	lds	r25, 0x019A
     bd2:	28 17       	cp	r18, r24
     bd4:	39 07       	cpc	r19, r25
     bd6:	90 f0       	brcs	.+36     	; 0xbfc <task_motionControl+0x18c>
					mleft_des_speed = 0;      // ... better accurancy.
     bd8:	10 92 9e 01 	sts	0x019E, r1
     bdc:	10 92 9d 01 	sts	0x019D, r1
					left_i = 0;
     be0:	10 92 a8 01 	sts	0x01A8, r1
     be4:	10 92 a7 01 	sts	0x01A7, r1
					mleft_power = 0;		
     be8:	10 92 ae 01 	sts	0x01AE, r1
     bec:	10 92 ad 01 	sts	0x01AD, r1
					motion_status.move_R = false;
     bf0:	80 91 94 01 	lds	r24, 0x0194
     bf4:	8d 7f       	andi	r24, 0xFD	; 253
     bf6:	80 93 94 01 	sts	0x0194, r24
     bfa:	22 c0       	rjmp	.+68     	; 0xc40 <task_motionControl+0x1d0>
				}
				else if(mleft_dist >= preDecelerate_R) { // Start to decelerate?
     bfc:	20 91 f3 01 	lds	r18, 0x01F3
     c00:	30 91 f4 01 	lds	r19, 0x01F4
     c04:	80 91 b1 01 	lds	r24, 0x01B1
     c08:	90 91 b2 01 	lds	r25, 0x01B2
     c0c:	28 17       	cp	r18, r24
     c0e:	39 07       	cpc	r19, r25
     c10:	b8 f0       	brcs	.+46     	; 0xc40 <task_motionControl+0x1d0>
					mleft_des_speed /= 2;
     c12:	80 91 9d 01 	lds	r24, 0x019D
     c16:	90 91 9e 01 	lds	r25, 0x019E
     c1a:	96 95       	lsr	r25
     c1c:	87 95       	ror	r24
     c1e:	90 93 9e 01 	sts	0x019E, r25
     c22:	80 93 9d 01 	sts	0x019D, r24
					if(mleft_des_speed < 22) mleft_des_speed = 22;
     c26:	80 91 9d 01 	lds	r24, 0x019D
     c2a:	90 91 9e 01 	lds	r25, 0x019E
     c2e:	86 31       	cpi	r24, 0x16	; 22
     c30:	91 05       	cpc	r25, r1
     c32:	30 f4       	brcc	.+12     	; 0xc40 <task_motionControl+0x1d0>
     c34:	86 e1       	ldi	r24, 0x16	; 22
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	90 93 9e 01 	sts	0x019E, r25
     c3c:	80 93 9d 01 	sts	0x019D, r24
				}	
			}
			
			// Move Distance right:
			if(motion_status.move_L) {
     c40:	80 91 94 01 	lds	r24, 0x0194
     c44:	81 70       	andi	r24, 0x01	; 1
     c46:	88 23       	and	r24, r24
     c48:	09 f4       	brne	.+2      	; 0xc4c <task_motionControl+0x1dc>
     c4a:	3f c0       	rjmp	.+126    	; 0xcca <task_motionControl+0x25a>
				if(mright_dist >= preStop_L) { // Stop a bit before the desired distance for ..
     c4c:	20 91 e5 01 	lds	r18, 0x01E5
     c50:	30 91 e6 01 	lds	r19, 0x01E6
     c54:	80 91 bb 01 	lds	r24, 0x01BB
     c58:	90 91 bc 01 	lds	r25, 0x01BC
     c5c:	28 17       	cp	r18, r24
     c5e:	39 07       	cpc	r19, r25
     c60:	90 f0       	brcs	.+36     	; 0xc86 <task_motionControl+0x216>
					mright_des_speed = 0;      // ... better accurancy.
     c62:	10 92 9c 01 	sts	0x019C, r1
     c66:	10 92 9b 01 	sts	0x019B, r1
					right_i = 0;
     c6a:	10 92 e3 01 	sts	0x01E3, r1
     c6e:	10 92 e2 01 	sts	0x01E2, r1
					mright_power = 0;
     c72:	10 92 be 01 	sts	0x01BE, r1
     c76:	10 92 bd 01 	sts	0x01BD, r1
					motion_status.move_L = false;
     c7a:	80 91 94 01 	lds	r24, 0x0194
     c7e:	8e 7f       	andi	r24, 0xFE	; 254
     c80:	80 93 94 01 	sts	0x0194, r24
     c84:	22 c0       	rjmp	.+68     	; 0xcca <task_motionControl+0x25a>
				}
				else if(mright_dist >= preDecelerate_L) { // Start to decelerate?
     c86:	20 91 e5 01 	lds	r18, 0x01E5
     c8a:	30 91 e6 01 	lds	r19, 0x01E6
     c8e:	80 91 e7 01 	lds	r24, 0x01E7
     c92:	90 91 e8 01 	lds	r25, 0x01E8
     c96:	28 17       	cp	r18, r24
     c98:	39 07       	cpc	r19, r25
     c9a:	b8 f0       	brcs	.+46     	; 0xcca <task_motionControl+0x25a>
					mright_des_speed /= 2;
     c9c:	80 91 9b 01 	lds	r24, 0x019B
     ca0:	90 91 9c 01 	lds	r25, 0x019C
     ca4:	96 95       	lsr	r25
     ca6:	87 95       	ror	r24
     ca8:	90 93 9c 01 	sts	0x019C, r25
     cac:	80 93 9b 01 	sts	0x019B, r24
					if(mright_des_speed < 22) mright_des_speed = 22;
     cb0:	80 91 9b 01 	lds	r24, 0x019B
     cb4:	90 91 9c 01 	lds	r25, 0x019C
     cb8:	86 31       	cpi	r24, 0x16	; 22
     cba:	91 05       	cpc	r25, r1
     cbc:	30 f4       	brcc	.+12     	; 0xcca <task_motionControl+0x25a>
     cbe:	86 e1       	ldi	r24, 0x16	; 22
     cc0:	90 e0       	ldi	r25, 0x00	; 0
     cc2:	90 93 9c 01 	sts	0x019C, r25
     cc6:	80 93 9b 01 	sts	0x019B, r24
#else 
#ifdef CHANGE_DIRECTION_MEDIUM
			// Change direction -- Medium Version.
      // This stops before changing the motor direction but is a bit faster
      // than the original version. 
			if(mleft_des_dir != mleft_dir || mright_des_dir != mright_dir) {
     cca:	90 91 74 01 	lds	r25, 0x0174
     cce:	80 91 76 01 	lds	r24, 0x0176
     cd2:	98 17       	cp	r25, r24
     cd4:	39 f4       	brne	.+14     	; 0xce4 <task_motionControl+0x274>
     cd6:	90 91 75 01 	lds	r25, 0x0175
     cda:	80 91 77 01 	lds	r24, 0x0177
     cde:	98 17       	cp	r25, r24
     ce0:	09 f4       	brne	.+2      	; 0xce4 <task_motionControl+0x274>
     ce2:	64 c0       	rjmp	.+200    	; 0xdac <task_motionControl+0x33c>
				if(mleft_des_speed || mright_des_speed) {
     ce4:	80 91 9d 01 	lds	r24, 0x019D
     ce8:	90 91 9e 01 	lds	r25, 0x019E
     cec:	00 97       	sbiw	r24, 0x00	; 0
     cee:	31 f4       	brne	.+12     	; 0xcfc <task_motionControl+0x28c>
     cf0:	80 91 9b 01 	lds	r24, 0x019B
     cf4:	90 91 9c 01 	lds	r25, 0x019C
     cf8:	00 97       	sbiw	r24, 0x00	; 0
     cfa:	41 f1       	breq	.+80     	; 0xd4c <task_motionControl+0x2dc>
					mleft_des_speed_tmp = mleft_des_speed; // store current speed
     cfc:	80 91 9d 01 	lds	r24, 0x019D
     d00:	90 91 9e 01 	lds	r25, 0x019E
     d04:	90 93 a0 01 	sts	0x01A0, r25
     d08:	80 93 9f 01 	sts	0x019F, r24
					mright_des_speed_tmp = mright_des_speed; 
     d0c:	80 91 9b 01 	lds	r24, 0x019B
     d10:	90 91 9c 01 	lds	r25, 0x019C
     d14:	90 93 b4 01 	sts	0x01B4, r25
     d18:	80 93 b3 01 	sts	0x01B3, r24
					mleft_des_speed = 0;			
     d1c:	10 92 9e 01 	sts	0x019E, r1
     d20:	10 92 9d 01 	sts	0x019D, r1
					mright_des_speed = 0;
     d24:	10 92 9c 01 	sts	0x019C, r1
     d28:	10 92 9b 01 	sts	0x019B, r1
					mright_power=0; // Soft PWM adjust to 0
     d2c:	10 92 be 01 	sts	0x01BE, r1
     d30:	10 92 bd 01 	sts	0x01BD, r1
					mleft_power=0;
     d34:	10 92 ae 01 	sts	0x01AE, r1
     d38:	10 92 ad 01 	sts	0x01AD, r1
					left_i = 0;
     d3c:	10 92 a8 01 	sts	0x01A8, r1
     d40:	10 92 a7 01 	sts	0x01A7, r1
					right_i = 0;
     d44:	10 92 e3 01 	sts	0x01E3, r1
     d48:	10 92 e2 01 	sts	0x01E2, r1
				}
				if(!TCCR1A) {
     d4c:	ef e4       	ldi	r30, 0x4F	; 79
     d4e:	f0 e0       	ldi	r31, 0x00	; 0
     d50:	80 81       	ld	r24, Z
     d52:	88 23       	and	r24, r24
     d54:	59 f5       	brne	.+86     	; 0xdac <task_motionControl+0x33c>
					setMotorDir(mleft_des_dir,mright_des_dir);
     d56:	80 91 74 01 	lds	r24, 0x0174
     d5a:	90 91 75 01 	lds	r25, 0x0175
     d5e:	69 2f       	mov	r22, r25
     d60:	0e 94 5b 0a 	call	0x14b6	; 0x14b6 <setMotorDir>
					mleft_des_speed = mleft_des_speed_tmp;
     d64:	80 91 9f 01 	lds	r24, 0x019F
     d68:	90 91 a0 01 	lds	r25, 0x01A0
     d6c:	90 93 9e 01 	sts	0x019E, r25
     d70:	80 93 9d 01 	sts	0x019D, r24
					mright_des_speed = mright_des_speed_tmp;
     d74:	80 91 b3 01 	lds	r24, 0x01B3
     d78:	90 91 b4 01 	lds	r25, 0x01B4
     d7c:	90 93 9c 01 	sts	0x019C, r25
     d80:	80 93 9b 01 	sts	0x019B, r24
					left_i = mleft_des_speed / 2;
     d84:	80 91 9d 01 	lds	r24, 0x019D
     d88:	90 91 9e 01 	lds	r25, 0x019E
     d8c:	96 95       	lsr	r25
     d8e:	87 95       	ror	r24
     d90:	90 93 a8 01 	sts	0x01A8, r25
     d94:	80 93 a7 01 	sts	0x01A7, r24
					right_i = mright_des_speed / 2;
     d98:	80 91 9b 01 	lds	r24, 0x019B
     d9c:	90 91 9c 01 	lds	r25, 0x019C
     da0:	96 95       	lsr	r25
     da2:	87 95       	ror	r24
     da4:	90 93 e3 01 	sts	0x01E3, r25
     da8:	80 93 e2 01 	sts	0x01E2, r24
#endif
#endif


			// Left motor speed control:
			int16_t error_left = mleft_des_speed - mleft_speed;
     dac:	20 91 9d 01 	lds	r18, 0x019D
     db0:	30 91 9e 01 	lds	r19, 0x019E
     db4:	80 91 af 01 	lds	r24, 0x01AF
     db8:	90 91 b0 01 	lds	r25, 0x01B0
     dbc:	a9 01       	movw	r20, r18
     dbe:	48 1b       	sub	r20, r24
     dc0:	59 0b       	sbc	r21, r25
     dc2:	ca 01       	movw	r24, r20
     dc4:	9c 83       	std	Y+4, r25	; 0x04
     dc6:	8b 83       	std	Y+3, r24	; 0x03
			left_i = left_i + error_left;
     dc8:	20 91 a7 01 	lds	r18, 0x01A7
     dcc:	30 91 a8 01 	lds	r19, 0x01A8
     dd0:	8b 81       	ldd	r24, Y+3	; 0x03
     dd2:	9c 81       	ldd	r25, Y+4	; 0x04
     dd4:	82 0f       	add	r24, r18
     dd6:	93 1f       	adc	r25, r19
     dd8:	90 93 a8 01 	sts	0x01A8, r25
     ddc:	80 93 a7 01 	sts	0x01A7, r24
			if(left_i > MC_LEFT_IMAX) left_i = MC_LEFT_IMAX;
     de0:	80 91 a7 01 	lds	r24, 0x01A7
     de4:	90 91 a8 01 	lds	r25, 0x01A8
     de8:	51 e0       	ldi	r21, 0x01	; 1
     dea:	85 3a       	cpi	r24, 0xA5	; 165
     dec:	95 07       	cpc	r25, r21
     dee:	34 f0       	brlt	.+12     	; 0xdfc <task_motionControl+0x38c>
     df0:	84 ea       	ldi	r24, 0xA4	; 164
     df2:	91 e0       	ldi	r25, 0x01	; 1
     df4:	90 93 a8 01 	sts	0x01A8, r25
     df8:	80 93 a7 01 	sts	0x01A7, r24
			if(left_i < MC_LEFT_IMIN) left_i = MC_LEFT_IMIN;
     dfc:	80 91 a7 01 	lds	r24, 0x01A7
     e00:	90 91 a8 01 	lds	r25, 0x01A8
     e04:	2e ef       	ldi	r18, 0xFE	; 254
     e06:	8c 35       	cpi	r24, 0x5C	; 92
     e08:	92 07       	cpc	r25, r18
     e0a:	34 f4       	brge	.+12     	; 0xe18 <task_motionControl+0x3a8>
     e0c:	8c e5       	ldi	r24, 0x5C	; 92
     e0e:	9e ef       	ldi	r25, 0xFE	; 254
     e10:	90 93 a8 01 	sts	0x01A8, r25
     e14:	80 93 a7 01 	sts	0x01A7, r24
			if(mleft_speed == 0 && mleft_des_speed == 0)
     e18:	80 91 af 01 	lds	r24, 0x01AF
     e1c:	90 91 b0 01 	lds	r25, 0x01B0
     e20:	00 97       	sbiw	r24, 0x00	; 0
     e22:	51 f4       	brne	.+20     	; 0xe38 <task_motionControl+0x3c8>
     e24:	80 91 9d 01 	lds	r24, 0x019D
     e28:	90 91 9e 01 	lds	r25, 0x019E
     e2c:	00 97       	sbiw	r24, 0x00	; 0
     e2e:	21 f4       	brne	.+8      	; 0xe38 <task_motionControl+0x3c8>
				left_i = 0;
     e30:	10 92 a8 01 	sts	0x01A8, r1
     e34:	10 92 a7 01 	sts	0x01A7, r1
			mleft_power = left_i / 2; 
     e38:	80 91 a7 01 	lds	r24, 0x01A7
     e3c:	90 91 a8 01 	lds	r25, 0x01A8
     e40:	9e 83       	std	Y+6, r25	; 0x06
     e42:	8d 83       	std	Y+5, r24	; 0x05
     e44:	4d 81       	ldd	r20, Y+5	; 0x05
     e46:	5e 81       	ldd	r21, Y+6	; 0x06
     e48:	55 23       	and	r21, r21
     e4a:	2c f4       	brge	.+10     	; 0xe56 <task_motionControl+0x3e6>
     e4c:	8d 81       	ldd	r24, Y+5	; 0x05
     e4e:	9e 81       	ldd	r25, Y+6	; 0x06
     e50:	01 96       	adiw	r24, 0x01	; 1
     e52:	9e 83       	std	Y+6, r25	; 0x06
     e54:	8d 83       	std	Y+5, r24	; 0x05
     e56:	8d 81       	ldd	r24, Y+5	; 0x05
     e58:	9e 81       	ldd	r25, Y+6	; 0x06
     e5a:	95 95       	asr	r25
     e5c:	87 95       	ror	r24
     e5e:	90 93 ae 01 	sts	0x01AE, r25
     e62:	80 93 ad 01 	sts	0x01AD, r24
			if(mleft_power > 210) mleft_power = 210;
     e66:	80 91 ad 01 	lds	r24, 0x01AD
     e6a:	90 91 ae 01 	lds	r25, 0x01AE
     e6e:	83 3d       	cpi	r24, 0xD3	; 211
     e70:	91 05       	cpc	r25, r1
     e72:	34 f0       	brlt	.+12     	; 0xe80 <task_motionControl+0x410>
     e74:	82 ed       	ldi	r24, 0xD2	; 210
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	90 93 ae 01 	sts	0x01AE, r25
     e7c:	80 93 ad 01 	sts	0x01AD, r24
			if(mleft_power < 0) mleft_power = 0;
     e80:	80 91 ad 01 	lds	r24, 0x01AD
     e84:	90 91 ae 01 	lds	r25, 0x01AE
     e88:	99 23       	and	r25, r25
     e8a:	24 f4       	brge	.+8      	; 0xe94 <task_motionControl+0x424>
     e8c:	10 92 ae 01 	sts	0x01AE, r1
     e90:	10 92 ad 01 	sts	0x01AD, r1
			
			// Right motor speed control:
			int16_t error_right = mright_des_speed - mright_speed;
     e94:	20 91 9b 01 	lds	r18, 0x019B
     e98:	30 91 9c 01 	lds	r19, 0x019C
     e9c:	80 91 f1 01 	lds	r24, 0x01F1
     ea0:	90 91 f2 01 	lds	r25, 0x01F2
     ea4:	a9 01       	movw	r20, r18
     ea6:	48 1b       	sub	r20, r24
     ea8:	59 0b       	sbc	r21, r25
     eaa:	ca 01       	movw	r24, r20
     eac:	9a 83       	std	Y+2, r25	; 0x02
     eae:	89 83       	std	Y+1, r24	; 0x01
			right_i = right_i + error_right;
     eb0:	20 91 e2 01 	lds	r18, 0x01E2
     eb4:	30 91 e3 01 	lds	r19, 0x01E3
     eb8:	89 81       	ldd	r24, Y+1	; 0x01
     eba:	9a 81       	ldd	r25, Y+2	; 0x02
     ebc:	82 0f       	add	r24, r18
     ebe:	93 1f       	adc	r25, r19
     ec0:	90 93 e3 01 	sts	0x01E3, r25
     ec4:	80 93 e2 01 	sts	0x01E2, r24
			if(right_i > MC_RIGHT_IMAX) right_i = MC_RIGHT_IMAX;
     ec8:	80 91 e2 01 	lds	r24, 0x01E2
     ecc:	90 91 e3 01 	lds	r25, 0x01E3
     ed0:	51 e0       	ldi	r21, 0x01	; 1
     ed2:	85 3a       	cpi	r24, 0xA5	; 165
     ed4:	95 07       	cpc	r25, r21
     ed6:	34 f0       	brlt	.+12     	; 0xee4 <task_motionControl+0x474>
     ed8:	84 ea       	ldi	r24, 0xA4	; 164
     eda:	91 e0       	ldi	r25, 0x01	; 1
     edc:	90 93 e3 01 	sts	0x01E3, r25
     ee0:	80 93 e2 01 	sts	0x01E2, r24
			if(right_i < MC_RIGHT_IMIN) right_i = MC_RIGHT_IMIN;
     ee4:	80 91 e2 01 	lds	r24, 0x01E2
     ee8:	90 91 e3 01 	lds	r25, 0x01E3
     eec:	2e ef       	ldi	r18, 0xFE	; 254
     eee:	8c 35       	cpi	r24, 0x5C	; 92
     ef0:	92 07       	cpc	r25, r18
     ef2:	34 f4       	brge	.+12     	; 0xf00 <task_motionControl+0x490>
     ef4:	8c e5       	ldi	r24, 0x5C	; 92
     ef6:	9e ef       	ldi	r25, 0xFE	; 254
     ef8:	90 93 e3 01 	sts	0x01E3, r25
     efc:	80 93 e2 01 	sts	0x01E2, r24
			if(mright_speed == 0 && mright_des_speed == 0)
     f00:	80 91 f1 01 	lds	r24, 0x01F1
     f04:	90 91 f2 01 	lds	r25, 0x01F2
     f08:	00 97       	sbiw	r24, 0x00	; 0
     f0a:	51 f4       	brne	.+20     	; 0xf20 <task_motionControl+0x4b0>
     f0c:	80 91 9b 01 	lds	r24, 0x019B
     f10:	90 91 9c 01 	lds	r25, 0x019C
     f14:	00 97       	sbiw	r24, 0x00	; 0
     f16:	21 f4       	brne	.+8      	; 0xf20 <task_motionControl+0x4b0>
				right_i = 0;
     f18:	10 92 e3 01 	sts	0x01E3, r1
     f1c:	10 92 e2 01 	sts	0x01E2, r1
			mright_power = right_i / 2;
     f20:	80 91 e2 01 	lds	r24, 0x01E2
     f24:	90 91 e3 01 	lds	r25, 0x01E3
     f28:	98 87       	std	Y+8, r25	; 0x08
     f2a:	8f 83       	std	Y+7, r24	; 0x07
     f2c:	4f 81       	ldd	r20, Y+7	; 0x07
     f2e:	58 85       	ldd	r21, Y+8	; 0x08
     f30:	55 23       	and	r21, r21
     f32:	2c f4       	brge	.+10     	; 0xf3e <task_motionControl+0x4ce>
     f34:	8f 81       	ldd	r24, Y+7	; 0x07
     f36:	98 85       	ldd	r25, Y+8	; 0x08
     f38:	01 96       	adiw	r24, 0x01	; 1
     f3a:	98 87       	std	Y+8, r25	; 0x08
     f3c:	8f 83       	std	Y+7, r24	; 0x07
     f3e:	8f 81       	ldd	r24, Y+7	; 0x07
     f40:	98 85       	ldd	r25, Y+8	; 0x08
     f42:	95 95       	asr	r25
     f44:	87 95       	ror	r24
     f46:	90 93 be 01 	sts	0x01BE, r25
     f4a:	80 93 bd 01 	sts	0x01BD, r24
			if(mright_power > 210) mright_power = 210;
     f4e:	80 91 bd 01 	lds	r24, 0x01BD
     f52:	90 91 be 01 	lds	r25, 0x01BE
     f56:	83 3d       	cpi	r24, 0xD3	; 211
     f58:	91 05       	cpc	r25, r1
     f5a:	34 f0       	brlt	.+12     	; 0xf68 <task_motionControl+0x4f8>
     f5c:	82 ed       	ldi	r24, 0xD2	; 210
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	90 93 be 01 	sts	0x01BE, r25
     f64:	80 93 bd 01 	sts	0x01BD, r24
			if(mright_power < 0) mright_power = 0;
     f68:	80 91 bd 01 	lds	r24, 0x01BD
     f6c:	90 91 be 01 	lds	r25, 0x01BE
     f70:	99 23       	and	r25, r25
     f72:	54 f4       	brge	.+20     	; 0xf88 <task_motionControl+0x518>
     f74:	10 92 be 01 	sts	0x01BE, r1
     f78:	10 92 bd 01 	sts	0x01BD, r1
     f7c:	05 c0       	rjmp	.+10     	; 0xf88 <task_motionControl+0x518>
		}
		else
			overcurrent_timeout--;
     f7e:	80 91 d6 01 	lds	r24, 0x01D6
     f82:	81 50       	subi	r24, 0x01	; 1
     f84:	80 93 d6 01 	sts	0x01D6, r24
		motor_control = false;
     f88:	10 92 ab 01 	sts	0x01AB, r1
	}
	
	// Call event handlers if necessary:
	if(motion_status_tmp != motion_status.byte)
     f8c:	90 91 94 01 	lds	r25, 0x0194
     f90:	80 91 f7 01 	lds	r24, 0x01F7
     f94:	98 17       	cp	r25, r24
     f96:	49 f0       	breq	.+18     	; 0xfaa <task_motionControl+0x53a>
	{
		motion_status_tmp = motion_status.byte;
     f98:	80 91 94 01 	lds	r24, 0x0194
     f9c:	80 93 f7 01 	sts	0x01F7, r24
		MOTIONCONTROL_stateChangedHandler();
     fa0:	e0 91 64 00 	lds	r30, 0x0064
     fa4:	f0 91 65 00 	lds	r31, 0x0065
     fa8:	09 95       	icall
	}
}
     faa:	28 96       	adiw	r28, 0x08	; 8
     fac:	0f b6       	in	r0, 0x3f	; 63
     fae:	f8 94       	cli
     fb0:	de bf       	out	0x3e, r29	; 62
     fb2:	0f be       	out	0x3f, r0	; 63
     fb4:	cd bf       	out	0x3d, r28	; 61
     fb6:	cf 91       	pop	r28
     fb8:	df 91       	pop	r29
     fba:	08 95       	ret

00000fbc <moveAtSpeed>:
 * Also 200 leaves a bit room to the maximum possible PWM value when you 
 * put additional load onto the Robot or drive up a ramp etc.  
 *
 */
void moveAtSpeed(uint8_t desired_speed_left, uint8_t desired_speed_right)
{
     fbc:	df 93       	push	r29
     fbe:	cf 93       	push	r28
     fc0:	00 d0       	rcall	.+0      	; 0xfc2 <moveAtSpeed+0x6>
     fc2:	cd b7       	in	r28, 0x3d	; 61
     fc4:	de b7       	in	r29, 0x3e	; 62
     fc6:	89 83       	std	Y+1, r24	; 0x01
     fc8:	6a 83       	std	Y+2, r22	; 0x02
	if(desired_speed_left > 200) desired_speed_left = 200; 
     fca:	89 81       	ldd	r24, Y+1	; 0x01
     fcc:	89 3c       	cpi	r24, 0xC9	; 201
     fce:	10 f0       	brcs	.+4      	; 0xfd4 <moveAtSpeed+0x18>
     fd0:	88 ec       	ldi	r24, 0xC8	; 200
     fd2:	89 83       	std	Y+1, r24	; 0x01
	if(desired_speed_right > 200) desired_speed_right = 200;
     fd4:	8a 81       	ldd	r24, Y+2	; 0x02
     fd6:	89 3c       	cpi	r24, 0xC9	; 201
     fd8:	10 f0       	brcs	.+4      	; 0xfde <moveAtSpeed+0x22>
     fda:	88 ec       	ldi	r24, 0xC8	; 200
     fdc:	8a 83       	std	Y+2, r24	; 0x02
	mleft_des_speed = desired_speed_left;
     fde:	89 81       	ldd	r24, Y+1	; 0x01
     fe0:	88 2f       	mov	r24, r24
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	90 93 9e 01 	sts	0x019E, r25
     fe8:	80 93 9d 01 	sts	0x019D, r24
	mright_des_speed = desired_speed_right;
     fec:	8a 81       	ldd	r24, Y+2	; 0x02
     fee:	88 2f       	mov	r24, r24
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	90 93 9c 01 	sts	0x019C, r25
     ff6:	80 93 9b 01 	sts	0x019B, r24
}
     ffa:	0f 90       	pop	r0
     ffc:	0f 90       	pop	r0
     ffe:	cf 91       	pop	r28
    1000:	df 91       	pop	r29
    1002:	08 95       	ret

00001004 <changeDirection>:
 * to the previours speed (if the robot was driving... ).  
 * This is done to increase motors and gears lifetime and to avoid hard cut changes.
 *
 */
void changeDirection(uint8_t dir)
{
    1004:	df 93       	push	r29
    1006:	cf 93       	push	r28
    1008:	00 d0       	rcall	.+0      	; 0x100a <changeDirection+0x6>
    100a:	00 d0       	rcall	.+0      	; 0x100c <changeDirection+0x8>
    100c:	0f 92       	push	r0
    100e:	cd b7       	in	r28, 0x3d	; 61
    1010:	de b7       	in	r29, 0x3e	; 62
    1012:	89 83       	std	Y+1, r24	; 0x01
	drive_dir = dir;
    1014:	89 81       	ldd	r24, Y+1	; 0x01
    1016:	80 93 78 01 	sts	0x0178, r24
	mleft_des_dir = (dir == BWD || dir == LEFT);
    101a:	89 81       	ldd	r24, Y+1	; 0x01
    101c:	81 30       	cpi	r24, 0x01	; 1
    101e:	19 f0       	breq	.+6      	; 0x1026 <changeDirection+0x22>
    1020:	89 81       	ldd	r24, Y+1	; 0x01
    1022:	82 30       	cpi	r24, 0x02	; 2
    1024:	29 f4       	brne	.+10     	; 0x1030 <changeDirection+0x2c>
    1026:	81 e0       	ldi	r24, 0x01	; 1
    1028:	90 e0       	ldi	r25, 0x00	; 0
    102a:	9d 83       	std	Y+5, r25	; 0x05
    102c:	8c 83       	std	Y+4, r24	; 0x04
    102e:	02 c0       	rjmp	.+4      	; 0x1034 <changeDirection+0x30>
    1030:	1d 82       	std	Y+5, r1	; 0x05
    1032:	1c 82       	std	Y+4, r1	; 0x04
    1034:	8c 81       	ldd	r24, Y+4	; 0x04
    1036:	80 93 74 01 	sts	0x0174, r24
	mright_des_dir = (dir == BWD || dir == RIGHT);
    103a:	89 81       	ldd	r24, Y+1	; 0x01
    103c:	81 30       	cpi	r24, 0x01	; 1
    103e:	19 f0       	breq	.+6      	; 0x1046 <changeDirection+0x42>
    1040:	89 81       	ldd	r24, Y+1	; 0x01
    1042:	83 30       	cpi	r24, 0x03	; 3
    1044:	29 f4       	brne	.+10     	; 0x1050 <changeDirection+0x4c>
    1046:	81 e0       	ldi	r24, 0x01	; 1
    1048:	90 e0       	ldi	r25, 0x00	; 0
    104a:	9b 83       	std	Y+3, r25	; 0x03
    104c:	8a 83       	std	Y+2, r24	; 0x02
    104e:	02 c0       	rjmp	.+4      	; 0x1054 <changeDirection+0x50>
    1050:	1b 82       	std	Y+3, r1	; 0x03
    1052:	1a 82       	std	Y+2, r1	; 0x02
    1054:	8a 81       	ldd	r24, Y+2	; 0x02
    1056:	80 93 75 01 	sts	0x0175, r24
}
    105a:	0f 90       	pop	r0
    105c:	0f 90       	pop	r0
    105e:	0f 90       	pop	r0
    1060:	0f 90       	pop	r0
    1062:	0f 90       	pop	r0
    1064:	cf 91       	pop	r28
    1066:	df 91       	pop	r29
    1068:	08 95       	ret

0000106a <moveAtSpeedDirection>:

/**
 *
 */
void moveAtSpeedDirection(int16_t desired_speed_left, int16_t desired_speed_right)
{
    106a:	df 93       	push	r29
    106c:	cf 93       	push	r28
    106e:	cd b7       	in	r28, 0x3d	; 61
    1070:	de b7       	in	r29, 0x3e	; 62
    1072:	2a 97       	sbiw	r28, 0x0a	; 10
    1074:	0f b6       	in	r0, 0x3f	; 63
    1076:	f8 94       	cli
    1078:	de bf       	out	0x3e, r29	; 62
    107a:	0f be       	out	0x3f, r0	; 63
    107c:	cd bf       	out	0x3d, r28	; 61
    107e:	9c 83       	std	Y+4, r25	; 0x04
    1080:	8b 83       	std	Y+3, r24	; 0x03
    1082:	7e 83       	std	Y+6, r23	; 0x06
    1084:	6d 83       	std	Y+5, r22	; 0x05
	mleft_des_dir = desired_speed_left < 0;
    1086:	1a 86       	std	Y+10, r1	; 0x0a
    1088:	8b 81       	ldd	r24, Y+3	; 0x03
    108a:	9c 81       	ldd	r25, Y+4	; 0x04
    108c:	99 23       	and	r25, r25
    108e:	14 f4       	brge	.+4      	; 0x1094 <moveAtSpeedDirection+0x2a>
    1090:	81 e0       	ldi	r24, 0x01	; 1
    1092:	8a 87       	std	Y+10, r24	; 0x0a
    1094:	8a 85       	ldd	r24, Y+10	; 0x0a
    1096:	80 93 74 01 	sts	0x0174, r24
	mright_des_dir = desired_speed_right < 0;
    109a:	19 86       	std	Y+9, r1	; 0x09
    109c:	8d 81       	ldd	r24, Y+5	; 0x05
    109e:	9e 81       	ldd	r25, Y+6	; 0x06
    10a0:	99 23       	and	r25, r25
    10a2:	14 f4       	brge	.+4      	; 0x10a8 <moveAtSpeedDirection+0x3e>
    10a4:	81 e0       	ldi	r24, 0x01	; 1
    10a6:	89 87       	std	Y+9, r24	; 0x09
    10a8:	89 85       	ldd	r24, Y+9	; 0x09
    10aa:	80 93 75 01 	sts	0x0175, r24
  
  //drive_dir = ;  muss ich mir noch überlegen ist aber auch unwichtig TODO
  
  uint8_t speed_l_abs = desired_speed_left > 0 ? (uint8_t)desired_speed_left : (uint8_t)(-desired_speed_left);
    10ae:	8b 81       	ldd	r24, Y+3	; 0x03
    10b0:	9c 81       	ldd	r25, Y+4	; 0x04
    10b2:	18 16       	cp	r1, r24
    10b4:	19 06       	cpc	r1, r25
    10b6:	1c f4       	brge	.+6      	; 0x10be <moveAtSpeedDirection+0x54>
    10b8:	8b 81       	ldd	r24, Y+3	; 0x03
    10ba:	88 87       	std	Y+8, r24	; 0x08
    10bc:	03 c0       	rjmp	.+6      	; 0x10c4 <moveAtSpeedDirection+0x5a>
    10be:	8b 81       	ldd	r24, Y+3	; 0x03
    10c0:	81 95       	neg	r24
    10c2:	88 87       	std	Y+8, r24	; 0x08
    10c4:	88 85       	ldd	r24, Y+8	; 0x08
    10c6:	8a 83       	std	Y+2, r24	; 0x02
  uint8_t speed_r_abs = desired_speed_left > 0 ? (uint8_t)desired_speed_right : (uint8_t)(-desired_speed_right);
    10c8:	8b 81       	ldd	r24, Y+3	; 0x03
    10ca:	9c 81       	ldd	r25, Y+4	; 0x04
    10cc:	18 16       	cp	r1, r24
    10ce:	19 06       	cpc	r1, r25
    10d0:	1c f4       	brge	.+6      	; 0x10d8 <moveAtSpeedDirection+0x6e>
    10d2:	8d 81       	ldd	r24, Y+5	; 0x05
    10d4:	8f 83       	std	Y+7, r24	; 0x07
    10d6:	03 c0       	rjmp	.+6      	; 0x10de <moveAtSpeedDirection+0x74>
    10d8:	8d 81       	ldd	r24, Y+5	; 0x05
    10da:	81 95       	neg	r24
    10dc:	8f 83       	std	Y+7, r24	; 0x07
    10de:	8f 81       	ldd	r24, Y+7	; 0x07
    10e0:	89 83       	std	Y+1, r24	; 0x01
  moveAtSpeed(speed_l_abs, speed_r_abs);
    10e2:	8a 81       	ldd	r24, Y+2	; 0x02
    10e4:	69 81       	ldd	r22, Y+1	; 0x01
    10e6:	0e 94 de 07 	call	0xfbc	; 0xfbc <moveAtSpeed>
}
    10ea:	2a 96       	adiw	r28, 0x0a	; 10
    10ec:	0f b6       	in	r0, 0x3f	; 63
    10ee:	f8 94       	cli
    10f0:	de bf       	out	0x3e, r29	; 62
    10f2:	0f be       	out	0x3f, r0	; 63
    10f4:	cd bf       	out	0x3d, r28	; 61
    10f6:	cf 91       	pop	r28
    10f8:	df 91       	pop	r29
    10fa:	08 95       	ret

000010fc <isMovementComplete>:
/**
 * You can use this function to check if there is any movement going on or if
 * every operation like moving a specific distance or rotating has been finished. 
 */
uint8_t isMovementComplete(void)
{
    10fc:	df 93       	push	r29
    10fe:	cf 93       	push	r28
    1100:	00 d0       	rcall	.+0      	; 0x1102 <isMovementComplete+0x6>
    1102:	cd b7       	in	r28, 0x3d	; 61
    1104:	de b7       	in	r29, 0x3e	; 62
	return !(motion_status.move_L || motion_status.move_R);
    1106:	80 91 94 01 	lds	r24, 0x0194
    110a:	81 70       	andi	r24, 0x01	; 1
    110c:	88 23       	and	r24, r24
    110e:	51 f4       	brne	.+20     	; 0x1124 <isMovementComplete+0x28>
    1110:	80 91 94 01 	lds	r24, 0x0194
    1114:	82 70       	andi	r24, 0x02	; 2
    1116:	88 23       	and	r24, r24
    1118:	29 f4       	brne	.+10     	; 0x1124 <isMovementComplete+0x28>
    111a:	81 e0       	ldi	r24, 0x01	; 1
    111c:	90 e0       	ldi	r25, 0x00	; 0
    111e:	9a 83       	std	Y+2, r25	; 0x02
    1120:	89 83       	std	Y+1, r24	; 0x01
    1122:	02 c0       	rjmp	.+4      	; 0x1128 <isMovementComplete+0x2c>
    1124:	1a 82       	std	Y+2, r1	; 0x02
    1126:	19 82       	std	Y+1, r1	; 0x01
    1128:	89 81       	ldd	r24, Y+1	; 0x01
}
    112a:	0f 90       	pop	r0
    112c:	0f 90       	pop	r0
    112e:	cf 91       	pop	r28
    1130:	df 91       	pop	r29
    1132:	08 95       	ret

00001134 <stop>:
 * any motion at all, you can stop the robot with this function. 
 * This can be used for example if the Bumpers detected and obstacle during
 * movement...
 */
void stop(void)
{
    1134:	df 93       	push	r29
    1136:	cf 93       	push	r28
    1138:	cd b7       	in	r28, 0x3d	; 61
    113a:	de b7       	in	r29, 0x3e	; 62
	mleft_des_speed = 0;
    113c:	10 92 9e 01 	sts	0x019E, r1
    1140:	10 92 9d 01 	sts	0x019D, r1
	mright_des_speed = 0;
    1144:	10 92 9c 01 	sts	0x019C, r1
    1148:	10 92 9b 01 	sts	0x019B, r1
	left_i = 0;
    114c:	10 92 a8 01 	sts	0x01A8, r1
    1150:	10 92 a7 01 	sts	0x01A7, r1
	right_i = 0;
    1154:	10 92 e3 01 	sts	0x01E3, r1
    1158:	10 92 e2 01 	sts	0x01E2, r1
	motion_status.move_L = false;
    115c:	80 91 94 01 	lds	r24, 0x0194
    1160:	8e 7f       	andi	r24, 0xFE	; 254
    1162:	80 93 94 01 	sts	0x0194, r24
	motion_status.move_R = false;
    1166:	80 91 94 01 	lds	r24, 0x0194
    116a:	8d 7f       	andi	r24, 0xFD	; 253
    116c:	80 93 94 01 	sts	0x0194, r24
	motion_status_tmp = motion_status.byte;
    1170:	80 91 94 01 	lds	r24, 0x0194
    1174:	80 93 f7 01 	sts	0x01F7, r24
	MOTIONCONTROL_stateChangedHandler();
    1178:	e0 91 64 00 	lds	r30, 0x0064
    117c:	f0 91 65 00 	lds	r31, 0x0065
    1180:	09 95       	icall
}
    1182:	cf 91       	pop	r28
    1184:	df 91       	pop	r29
    1186:	08 95       	ret

00001188 <move>:
 * If you need faster reaction rather than precision then you should implement 
 * your own routine and set the distance a bit lower... 
 *
 */
void move(uint8_t desired_speed, uint8_t dir, uint16_t distance, uint8_t blocking)
{
    1188:	df 93       	push	r29
    118a:	cf 93       	push	r28
    118c:	00 d0       	rcall	.+0      	; 0x118e <move+0x6>
    118e:	00 d0       	rcall	.+0      	; 0x1190 <move+0x8>
    1190:	0f 92       	push	r0
    1192:	cd b7       	in	r28, 0x3d	; 61
    1194:	de b7       	in	r29, 0x3e	; 62
    1196:	89 83       	std	Y+1, r24	; 0x01
    1198:	6a 83       	std	Y+2, r22	; 0x02
    119a:	5c 83       	std	Y+4, r21	; 0x04
    119c:	4b 83       	std	Y+3, r20	; 0x03
    119e:	2d 83       	std	Y+5, r18	; 0x05
	motion_status.move_L = true;
    11a0:	80 91 94 01 	lds	r24, 0x0194
    11a4:	81 60       	ori	r24, 0x01	; 1
    11a6:	80 93 94 01 	sts	0x0194, r24
	motion_status.move_R = true;
    11aa:	80 91 94 01 	lds	r24, 0x0194
    11ae:	82 60       	ori	r24, 0x02	; 2
    11b0:	80 93 94 01 	sts	0x0194, r24
	preDecelerate_L = 0;
    11b4:	10 92 e8 01 	sts	0x01E8, r1
    11b8:	10 92 e7 01 	sts	0x01E7, r1
	preDecelerate_R = 0;
    11bc:	10 92 b2 01 	sts	0x01B2, r1
    11c0:	10 92 b1 01 	sts	0x01B1, r1
	if(desired_speed > 22) {
    11c4:	89 81       	ldd	r24, Y+1	; 0x01
    11c6:	87 31       	cpi	r24, 0x17	; 23
    11c8:	d0 f0       	brcs	.+52     	; 0x11fe <move+0x76>
		preDecelerate_L = distance - (20+(desired_speed*2));
    11ca:	89 81       	ldd	r24, Y+1	; 0x01
    11cc:	28 2f       	mov	r18, r24
    11ce:	30 e0       	ldi	r19, 0x00	; 0
    11d0:	86 ef       	ldi	r24, 0xF6	; 246
    11d2:	9f ef       	ldi	r25, 0xFF	; 255
    11d4:	82 1b       	sub	r24, r18
    11d6:	93 0b       	sbc	r25, r19
    11d8:	88 0f       	add	r24, r24
    11da:	99 1f       	adc	r25, r25
    11dc:	9c 01       	movw	r18, r24
    11de:	8b 81       	ldd	r24, Y+3	; 0x03
    11e0:	9c 81       	ldd	r25, Y+4	; 0x04
    11e2:	82 0f       	add	r24, r18
    11e4:	93 1f       	adc	r25, r19
    11e6:	90 93 e8 01 	sts	0x01E8, r25
    11ea:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = preDecelerate_L;
    11ee:	80 91 e7 01 	lds	r24, 0x01E7
    11f2:	90 91 e8 01 	lds	r25, 0x01E8
    11f6:	90 93 b2 01 	sts	0x01B2, r25
    11fa:	80 93 b1 01 	sts	0x01B1, r24
	}
	preStop_L = distance - 2;
    11fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1200:	9c 81       	ldd	r25, Y+4	; 0x04
    1202:	02 97       	sbiw	r24, 0x02	; 2
    1204:	90 93 bc 01 	sts	0x01BC, r25
    1208:	80 93 bb 01 	sts	0x01BB, r24
	preStop_R = preStop_L;
    120c:	80 91 bb 01 	lds	r24, 0x01BB
    1210:	90 91 bc 01 	lds	r25, 0x01BC
    1214:	90 93 9a 01 	sts	0x019A, r25
    1218:	80 93 99 01 	sts	0x0199, r24
	if(distance < 40) {
    121c:	8b 81       	ldd	r24, Y+3	; 0x03
    121e:	9c 81       	ldd	r25, Y+4	; 0x04
    1220:	88 32       	cpi	r24, 0x28	; 40
    1222:	91 05       	cpc	r25, r1
    1224:	00 f5       	brcc	.+64     	; 0x1266 <move+0xde>
		distance = 40; 
    1226:	88 e2       	ldi	r24, 0x28	; 40
    1228:	90 e0       	ldi	r25, 0x00	; 0
    122a:	9c 83       	std	Y+4, r25	; 0x04
    122c:	8b 83       	std	Y+3, r24	; 0x03
		preStop_L = 20;
    122e:	84 e1       	ldi	r24, 0x14	; 20
    1230:	90 e0       	ldi	r25, 0x00	; 0
    1232:	90 93 bc 01 	sts	0x01BC, r25
    1236:	80 93 bb 01 	sts	0x01BB, r24
		preStop_R = preStop_L;
    123a:	80 91 bb 01 	lds	r24, 0x01BB
    123e:	90 91 bc 01 	lds	r25, 0x01BC
    1242:	90 93 9a 01 	sts	0x019A, r25
    1246:	80 93 99 01 	sts	0x0199, r24
		preDecelerate_L = 10;
    124a:	8a e0       	ldi	r24, 0x0A	; 10
    124c:	90 e0       	ldi	r25, 0x00	; 0
    124e:	90 93 e8 01 	sts	0x01E8, r25
    1252:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = preDecelerate_L;
    1256:	80 91 e7 01 	lds	r24, 0x01E7
    125a:	90 91 e8 01 	lds	r25, 0x01E8
    125e:	90 93 b2 01 	sts	0x01B2, r25
    1262:	80 93 b1 01 	sts	0x01B1, r24
	}
	if(distance < 400 && desired_speed > 40) {
    1266:	8b 81       	ldd	r24, Y+3	; 0x03
    1268:	9c 81       	ldd	r25, Y+4	; 0x04
    126a:	21 e0       	ldi	r18, 0x01	; 1
    126c:	80 39       	cpi	r24, 0x90	; 144
    126e:	92 07       	cpc	r25, r18
    1270:	e0 f4       	brcc	.+56     	; 0x12aa <move+0x122>
    1272:	89 81       	ldd	r24, Y+1	; 0x01
    1274:	89 32       	cpi	r24, 0x29	; 41
    1276:	c8 f0       	brcs	.+50     	; 0x12aa <move+0x122>
		desired_speed = 40; 
    1278:	88 e2       	ldi	r24, 0x28	; 40
    127a:	89 83       	std	Y+1, r24	; 0x01
		preDecelerate_L = distance - (distance/4);
    127c:	8b 81       	ldd	r24, Y+3	; 0x03
    127e:	9c 81       	ldd	r25, Y+4	; 0x04
    1280:	9c 01       	movw	r18, r24
    1282:	36 95       	lsr	r19
    1284:	27 95       	ror	r18
    1286:	36 95       	lsr	r19
    1288:	27 95       	ror	r18
    128a:	8b 81       	ldd	r24, Y+3	; 0x03
    128c:	9c 81       	ldd	r25, Y+4	; 0x04
    128e:	82 1b       	sub	r24, r18
    1290:	93 0b       	sbc	r25, r19
    1292:	90 93 e8 01 	sts	0x01E8, r25
    1296:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = preDecelerate_L;
    129a:	80 91 e7 01 	lds	r24, 0x01E7
    129e:	90 91 e8 01 	lds	r25, 0x01E8
    12a2:	90 93 b2 01 	sts	0x01B2, r25
    12a6:	80 93 b1 01 	sts	0x01B1, r24
	}
    mleft_dist = 0; 
    12aa:	10 92 f4 01 	sts	0x01F4, r1
    12ae:	10 92 f3 01 	sts	0x01F3, r1
	mright_dist = 0;
    12b2:	10 92 e6 01 	sts	0x01E6, r1
    12b6:	10 92 e5 01 	sts	0x01E5, r1
	moveAtSpeed(desired_speed,desired_speed);
    12ba:	89 81       	ldd	r24, Y+1	; 0x01
    12bc:	69 81       	ldd	r22, Y+1	; 0x01
    12be:	0e 94 de 07 	call	0xfbc	; 0xfbc <moveAtSpeed>
	changeDirection(dir);
    12c2:	8a 81       	ldd	r24, Y+2	; 0x02
    12c4:	0e 94 02 08 	call	0x1004	; 0x1004 <changeDirection>
	
	distanceToMove_L = distance;
    12c8:	8b 81       	ldd	r24, Y+3	; 0x03
    12ca:	9c 81       	ldd	r25, Y+4	; 0x04
    12cc:	90 93 c4 01 	sts	0x01C4, r25
    12d0:	80 93 c3 01 	sts	0x01C3, r24
	distanceToMove_R = distance;
    12d4:	8b 81       	ldd	r24, Y+3	; 0x03
    12d6:	9c 81       	ldd	r25, Y+4	; 0x04
    12d8:	90 93 a5 01 	sts	0x01A5, r25
    12dc:	80 93 a4 01 	sts	0x01A4, r24

	motion_status_tmp = motion_status.byte;
    12e0:	80 91 94 01 	lds	r24, 0x0194
    12e4:	80 93 f7 01 	sts	0x01F7, r24
	
	motion_status_tmp = motion_status.byte;
    12e8:	80 91 94 01 	lds	r24, 0x0194
    12ec:	80 93 f7 01 	sts	0x01F7, r24
	MOTIONCONTROL_stateChangedHandler();
    12f0:	e0 91 64 00 	lds	r30, 0x0064
    12f4:	f0 91 65 00 	lds	r31, 0x0065
    12f8:	09 95       	icall
	
	if(blocking)
    12fa:	8d 81       	ldd	r24, Y+5	; 0x05
    12fc:	88 23       	and	r24, r24
    12fe:	39 f0       	breq	.+14     	; 0x130e <move+0x186>
    1300:	02 c0       	rjmp	.+4      	; 0x1306 <move+0x17e>
		while(!isMovementComplete())
			task_RP6System();
    1302:	0e 94 bc 12 	call	0x2578	; 0x2578 <task_RP6System>
	
	motion_status_tmp = motion_status.byte;
	MOTIONCONTROL_stateChangedHandler();
	
	if(blocking)
		while(!isMovementComplete())
    1306:	0e 94 7e 08 	call	0x10fc	; 0x10fc <isMovementComplete>
    130a:	88 23       	and	r24, r24
    130c:	d1 f3       	breq	.-12     	; 0x1302 <move+0x17a>
			task_RP6System();
}
    130e:	0f 90       	pop	r0
    1310:	0f 90       	pop	r0
    1312:	0f 90       	pop	r0
    1314:	0f 90       	pop	r0
    1316:	0f 90       	pop	r0
    1318:	cf 91       	pop	r28
    131a:	df 91       	pop	r29
    131c:	08 95       	ret

0000131e <rotate>:
 * This means that you can use external sensors for rotation in order to make it
 * more accurate. For example an electronic compass. 
 * 
 */
void rotate(uint8_t desired_speed, uint8_t dir, uint16_t angle, uint8_t blocking)
{
    131e:	df 93       	push	r29
    1320:	cf 93       	push	r28
    1322:	cd b7       	in	r28, 0x3d	; 61
    1324:	de b7       	in	r29, 0x3e	; 62
    1326:	27 97       	sbiw	r28, 0x07	; 7
    1328:	0f b6       	in	r0, 0x3f	; 63
    132a:	f8 94       	cli
    132c:	de bf       	out	0x3e, r29	; 62
    132e:	0f be       	out	0x3f, r0	; 63
    1330:	cd bf       	out	0x3d, r28	; 61
    1332:	8b 83       	std	Y+3, r24	; 0x03
    1334:	6c 83       	std	Y+4, r22	; 0x04
    1336:	5e 83       	std	Y+6, r21	; 0x06
    1338:	4d 83       	std	Y+5, r20	; 0x05
    133a:	2f 83       	std	Y+7, r18	; 0x07
	motion_status.move_L = true;
    133c:	80 91 94 01 	lds	r24, 0x0194
    1340:	81 60       	ori	r24, 0x01	; 1
    1342:	80 93 94 01 	sts	0x0194, r24
	motion_status.move_R = true;
    1346:	80 91 94 01 	lds	r24, 0x0194
    134a:	82 60       	ori	r24, 0x02	; 2
    134c:	80 93 94 01 	sts	0x0194, r24
	uint16_t distance = (uint16_t) (((uint32_t)(ROTATION_FACTOR) * (uint16_t)angle)/100);
    1350:	8d 81       	ldd	r24, Y+5	; 0x05
    1352:	9e 81       	ldd	r25, Y+6	; 0x06
    1354:	cc 01       	movw	r24, r24
    1356:	a0 e0       	ldi	r26, 0x00	; 0
    1358:	b0 e0       	ldi	r27, 0x00	; 0
    135a:	20 eb       	ldi	r18, 0xB0	; 176
    135c:	32 e0       	ldi	r19, 0x02	; 2
    135e:	40 e0       	ldi	r20, 0x00	; 0
    1360:	50 e0       	ldi	r21, 0x00	; 0
    1362:	bc 01       	movw	r22, r24
    1364:	cd 01       	movw	r24, r26
    1366:	0e 94 9d 1b 	call	0x373a	; 0x373a <__mulsi3>
    136a:	dc 01       	movw	r26, r24
    136c:	cb 01       	movw	r24, r22
    136e:	24 e6       	ldi	r18, 0x64	; 100
    1370:	30 e0       	ldi	r19, 0x00	; 0
    1372:	40 e0       	ldi	r20, 0x00	; 0
    1374:	50 e0       	ldi	r21, 0x00	; 0
    1376:	bc 01       	movw	r22, r24
    1378:	cd 01       	movw	r24, r26
    137a:	0e 94 d0 1b 	call	0x37a0	; 0x37a0 <__udivmodsi4>
    137e:	da 01       	movw	r26, r20
    1380:	c9 01       	movw	r24, r18
    1382:	9a 83       	std	Y+2, r25	; 0x02
    1384:	89 83       	std	Y+1, r24	; 0x01
	preDecelerate_L = distance - 100;
    1386:	89 81       	ldd	r24, Y+1	; 0x01
    1388:	9a 81       	ldd	r25, Y+2	; 0x02
    138a:	84 56       	subi	r24, 0x64	; 100
    138c:	90 40       	sbci	r25, 0x00	; 0
    138e:	90 93 e8 01 	sts	0x01E8, r25
    1392:	80 93 e7 01 	sts	0x01E7, r24
	preDecelerate_R = distance - 100;
    1396:	89 81       	ldd	r24, Y+1	; 0x01
    1398:	9a 81       	ldd	r25, Y+2	; 0x02
    139a:	84 56       	subi	r24, 0x64	; 100
    139c:	90 40       	sbci	r25, 0x00	; 0
    139e:	90 93 b2 01 	sts	0x01B2, r25
    13a2:	80 93 b1 01 	sts	0x01B1, r24
	preStop_L = distance;
    13a6:	89 81       	ldd	r24, Y+1	; 0x01
    13a8:	9a 81       	ldd	r25, Y+2	; 0x02
    13aa:	90 93 bc 01 	sts	0x01BC, r25
    13ae:	80 93 bb 01 	sts	0x01BB, r24
	preStop_R = distance;
    13b2:	89 81       	ldd	r24, Y+1	; 0x01
    13b4:	9a 81       	ldd	r25, Y+2	; 0x02
    13b6:	90 93 9a 01 	sts	0x019A, r25
    13ba:	80 93 99 01 	sts	0x0199, r24
	if(distance < 40) {
    13be:	89 81       	ldd	r24, Y+1	; 0x01
    13c0:	9a 81       	ldd	r25, Y+2	; 0x02
    13c2:	88 32       	cpi	r24, 0x28	; 40
    13c4:	91 05       	cpc	r25, r1
    13c6:	e0 f4       	brcc	.+56     	; 0x1400 <rotate+0xe2>
		distance = 40; 
    13c8:	88 e2       	ldi	r24, 0x28	; 40
    13ca:	90 e0       	ldi	r25, 0x00	; 0
    13cc:	9a 83       	std	Y+2, r25	; 0x02
    13ce:	89 83       	std	Y+1, r24	; 0x01
		preStop_L = 20;
    13d0:	84 e1       	ldi	r24, 0x14	; 20
    13d2:	90 e0       	ldi	r25, 0x00	; 0
    13d4:	90 93 bc 01 	sts	0x01BC, r25
    13d8:	80 93 bb 01 	sts	0x01BB, r24
		preStop_R = 20;
    13dc:	84 e1       	ldi	r24, 0x14	; 20
    13de:	90 e0       	ldi	r25, 0x00	; 0
    13e0:	90 93 9a 01 	sts	0x019A, r25
    13e4:	80 93 99 01 	sts	0x0199, r24
		preDecelerate_L = 10;
    13e8:	8a e0       	ldi	r24, 0x0A	; 10
    13ea:	90 e0       	ldi	r25, 0x00	; 0
    13ec:	90 93 e8 01 	sts	0x01E8, r25
    13f0:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = 10;
    13f4:	8a e0       	ldi	r24, 0x0A	; 10
    13f6:	90 e0       	ldi	r25, 0x00	; 0
    13f8:	90 93 b2 01 	sts	0x01B2, r25
    13fc:	80 93 b1 01 	sts	0x01B1, r24
	}
	moveAtSpeed(desired_speed,desired_speed);
    1400:	8b 81       	ldd	r24, Y+3	; 0x03
    1402:	6b 81       	ldd	r22, Y+3	; 0x03
    1404:	0e 94 de 07 	call	0xfbc	; 0xfbc <moveAtSpeed>
	changeDirection(dir);
    1408:	8c 81       	ldd	r24, Y+4	; 0x04
    140a:	0e 94 02 08 	call	0x1004	; 0x1004 <changeDirection>
	
    mleft_dist = 0; 
    140e:	10 92 f4 01 	sts	0x01F4, r1
    1412:	10 92 f3 01 	sts	0x01F3, r1
	mright_dist = 0;
    1416:	10 92 e6 01 	sts	0x01E6, r1
    141a:	10 92 e5 01 	sts	0x01E5, r1
	distanceToMove_L = distance;
    141e:	89 81       	ldd	r24, Y+1	; 0x01
    1420:	9a 81       	ldd	r25, Y+2	; 0x02
    1422:	90 93 c4 01 	sts	0x01C4, r25
    1426:	80 93 c3 01 	sts	0x01C3, r24
	distanceToMove_R = distance;
    142a:	89 81       	ldd	r24, Y+1	; 0x01
    142c:	9a 81       	ldd	r25, Y+2	; 0x02
    142e:	90 93 a5 01 	sts	0x01A5, r25
    1432:	80 93 a4 01 	sts	0x01A4, r24
	
	motion_status_tmp = motion_status.byte;
    1436:	80 91 94 01 	lds	r24, 0x0194
    143a:	80 93 f7 01 	sts	0x01F7, r24
	MOTIONCONTROL_stateChangedHandler();
    143e:	e0 91 64 00 	lds	r30, 0x0064
    1442:	f0 91 65 00 	lds	r31, 0x0065
    1446:	09 95       	icall
	if(blocking)
    1448:	8f 81       	ldd	r24, Y+7	; 0x07
    144a:	88 23       	and	r24, r24
    144c:	39 f0       	breq	.+14     	; 0x145c <rotate+0x13e>
    144e:	02 c0       	rjmp	.+4      	; 0x1454 <rotate+0x136>
		while(!isMovementComplete())
			task_RP6System();
    1450:	0e 94 bc 12 	call	0x2578	; 0x2578 <task_RP6System>
	distanceToMove_R = distance;
	
	motion_status_tmp = motion_status.byte;
	MOTIONCONTROL_stateChangedHandler();
	if(blocking)
		while(!isMovementComplete())
    1454:	0e 94 7e 08 	call	0x10fc	; 0x10fc <isMovementComplete>
    1458:	88 23       	and	r24, r24
    145a:	d1 f3       	breq	.-12     	; 0x1450 <rotate+0x132>
			task_RP6System();
}
    145c:	27 96       	adiw	r28, 0x07	; 7
    145e:	0f b6       	in	r0, 0x3f	; 63
    1460:	f8 94       	cli
    1462:	de bf       	out	0x3e, r29	; 62
    1464:	0f be       	out	0x3f, r0	; 63
    1466:	cd bf       	out	0x3d, r28	; 61
    1468:	cf 91       	pop	r28
    146a:	df 91       	pop	r29
    146c:	08 95       	ret

0000146e <setMotorPower>:
 * task_motionControl!  This will not work!
 * -------------------------------------------------------------
 *
 */
void setMotorPower(uint8_t left_power, uint8_t right_power)
{
    146e:	df 93       	push	r29
    1470:	cf 93       	push	r28
    1472:	00 d0       	rcall	.+0      	; 0x1474 <setMotorPower+0x6>
    1474:	cd b7       	in	r28, 0x3d	; 61
    1476:	de b7       	in	r29, 0x3e	; 62
    1478:	89 83       	std	Y+1, r24	; 0x01
    147a:	6a 83       	std	Y+2, r22	; 0x02
	if(left_power > 210) left_power = 210;
    147c:	89 81       	ldd	r24, Y+1	; 0x01
    147e:	83 3d       	cpi	r24, 0xD3	; 211
    1480:	10 f0       	brcs	.+4      	; 0x1486 <setMotorPower+0x18>
    1482:	82 ed       	ldi	r24, 0xD2	; 210
    1484:	89 83       	std	Y+1, r24	; 0x01
	if(right_power > 210) right_power = 210;
    1486:	8a 81       	ldd	r24, Y+2	; 0x02
    1488:	83 3d       	cpi	r24, 0xD3	; 211
    148a:	10 f0       	brcs	.+4      	; 0x1490 <setMotorPower+0x22>
    148c:	82 ed       	ldi	r24, 0xD2	; 210
    148e:	8a 83       	std	Y+2, r24	; 0x02
	mright_power = right_power;
    1490:	8a 81       	ldd	r24, Y+2	; 0x02
    1492:	88 2f       	mov	r24, r24
    1494:	90 e0       	ldi	r25, 0x00	; 0
    1496:	90 93 be 01 	sts	0x01BE, r25
    149a:	80 93 bd 01 	sts	0x01BD, r24
	mleft_power = left_power;
    149e:	89 81       	ldd	r24, Y+1	; 0x01
    14a0:	88 2f       	mov	r24, r24
    14a2:	90 e0       	ldi	r25, 0x00	; 0
    14a4:	90 93 ae 01 	sts	0x01AE, r25
    14a8:	80 93 ad 01 	sts	0x01AD, r24
}
    14ac:	0f 90       	pop	r0
    14ae:	0f 90       	pop	r0
    14b0:	cf 91       	pop	r28
    14b2:	df 91       	pop	r29
    14b4:	08 95       	ret

000014b6 <setMotorDir>:
 *			setMotorDir(FWD,BWD); // Rotate left
 *			setMotorDir(BWD,BWD); // Move backwards
 *
 */
void setMotorDir(uint8_t left_dir, uint8_t right_dir)
{
    14b6:	df 93       	push	r29
    14b8:	cf 93       	push	r28
    14ba:	00 d0       	rcall	.+0      	; 0x14bc <setMotorDir+0x6>
    14bc:	cd b7       	in	r28, 0x3d	; 61
    14be:	de b7       	in	r29, 0x3e	; 62
    14c0:	89 83       	std	Y+1, r24	; 0x01
    14c2:	6a 83       	std	Y+2, r22	; 0x02
	mleft_dir = left_dir;
    14c4:	89 81       	ldd	r24, Y+1	; 0x01
    14c6:	80 93 76 01 	sts	0x0176, r24
	mright_dir = right_dir;
    14ca:	8a 81       	ldd	r24, Y+2	; 0x02
    14cc:	80 93 77 01 	sts	0x0177, r24
	mleft_des_dir = left_dir;
    14d0:	89 81       	ldd	r24, Y+1	; 0x01
    14d2:	80 93 74 01 	sts	0x0174, r24
	mright_des_dir = right_dir;
    14d6:	8a 81       	ldd	r24, Y+2	; 0x02
    14d8:	80 93 75 01 	sts	0x0175, r24
	if(left_dir)
    14dc:	89 81       	ldd	r24, Y+1	; 0x01
    14de:	88 23       	and	r24, r24
    14e0:	41 f0       	breq	.+16     	; 0x14f2 <setMotorDir+0x3c>
		PORTC |= DIR_L;
    14e2:	a5 e3       	ldi	r26, 0x35	; 53
    14e4:	b0 e0       	ldi	r27, 0x00	; 0
    14e6:	e5 e3       	ldi	r30, 0x35	; 53
    14e8:	f0 e0       	ldi	r31, 0x00	; 0
    14ea:	80 81       	ld	r24, Z
    14ec:	84 60       	ori	r24, 0x04	; 4
    14ee:	8c 93       	st	X, r24
    14f0:	07 c0       	rjmp	.+14     	; 0x1500 <setMotorDir+0x4a>
	else
		PORTC &= ~DIR_L;
    14f2:	a5 e3       	ldi	r26, 0x35	; 53
    14f4:	b0 e0       	ldi	r27, 0x00	; 0
    14f6:	e5 e3       	ldi	r30, 0x35	; 53
    14f8:	f0 e0       	ldi	r31, 0x00	; 0
    14fa:	80 81       	ld	r24, Z
    14fc:	8b 7f       	andi	r24, 0xFB	; 251
    14fe:	8c 93       	st	X, r24
	if(right_dir)
    1500:	8a 81       	ldd	r24, Y+2	; 0x02
    1502:	88 23       	and	r24, r24
    1504:	41 f0       	breq	.+16     	; 0x1516 <setMotorDir+0x60>
		PORTC |= DIR_R;
    1506:	a5 e3       	ldi	r26, 0x35	; 53
    1508:	b0 e0       	ldi	r27, 0x00	; 0
    150a:	e5 e3       	ldi	r30, 0x35	; 53
    150c:	f0 e0       	ldi	r31, 0x00	; 0
    150e:	80 81       	ld	r24, Z
    1510:	88 60       	ori	r24, 0x08	; 8
    1512:	8c 93       	st	X, r24
    1514:	07 c0       	rjmp	.+14     	; 0x1524 <setMotorDir+0x6e>
	else
		PORTC &= ~DIR_R;
    1516:	a5 e3       	ldi	r26, 0x35	; 53
    1518:	b0 e0       	ldi	r27, 0x00	; 0
    151a:	e5 e3       	ldi	r30, 0x35	; 53
    151c:	f0 e0       	ldi	r31, 0x00	; 0
    151e:	80 81       	ld	r24, Z
    1520:	87 7f       	andi	r24, 0xF7	; 247
    1522:	8c 93       	st	X, r24
}
    1524:	0f 90       	pop	r0
    1526:	0f 90       	pop	r0
    1528:	cf 91       	pop	r28
    152a:	df 91       	pop	r29
    152c:	08 95       	ret

0000152e <IRCOMM_sendRC5>:
 *  // This is another transmission with device address 30 and 60 as data
 *  // with togglebit NOT set.
 *  
 */
void IRCOMM_sendRC5(uint8_t adr, uint8_t data)
{
    152e:	df 93       	push	r29
    1530:	cf 93       	push	r28
    1532:	00 d0       	rcall	.+0      	; 0x1534 <IRCOMM_sendRC5+0x6>
    1534:	cd b7       	in	r28, 0x3d	; 61
    1536:	de b7       	in	r29, 0x3e	; 62
    1538:	89 83       	std	Y+1, r24	; 0x01
    153a:	6a 83       	std	Y+2, r22	; 0x02
    153c:	07 c0       	rjmp	.+14     	; 0x154c <IRCOMM_sendRC5+0x1e>
	while(ircomm_send){TIMSK |= (1 << OCIE2);}
    153e:	a9 e5       	ldi	r26, 0x59	; 89
    1540:	b0 e0       	ldi	r27, 0x00	; 0
    1542:	e9 e5       	ldi	r30, 0x59	; 89
    1544:	f0 e0       	ldi	r31, 0x00	; 0
    1546:	80 81       	ld	r24, Z
    1548:	80 68       	ori	r24, 0x80	; 128
    154a:	8c 93       	st	X, r24
    154c:	80 91 a2 01 	lds	r24, 0x01A2
    1550:	88 23       	and	r24, r24
    1552:	a9 f7       	brne	.-22     	; 0x153e <IRCOMM_sendRC5+0x10>
	// Here we create the RC5 data packet:
	ircomm_data_tmp = 0x3000 | (((uint16_t)(adr & 0x3F)) << 6) | (((uint16_t)(data & 0x3F)));
    1554:	89 81       	ldd	r24, Y+1	; 0x01
    1556:	88 2f       	mov	r24, r24
    1558:	90 e0       	ldi	r25, 0x00	; 0
    155a:	8f 73       	andi	r24, 0x3F	; 63
    155c:	90 70       	andi	r25, 0x00	; 0
    155e:	9c 01       	movw	r18, r24
    1560:	00 24       	eor	r0, r0
    1562:	36 95       	lsr	r19
    1564:	27 95       	ror	r18
    1566:	07 94       	ror	r0
    1568:	36 95       	lsr	r19
    156a:	27 95       	ror	r18
    156c:	07 94       	ror	r0
    156e:	32 2f       	mov	r19, r18
    1570:	20 2d       	mov	r18, r0
    1572:	8a 81       	ldd	r24, Y+2	; 0x02
    1574:	88 2f       	mov	r24, r24
    1576:	90 e0       	ldi	r25, 0x00	; 0
    1578:	8f 73       	andi	r24, 0x3F	; 63
    157a:	90 70       	andi	r25, 0x00	; 0
    157c:	82 2b       	or	r24, r18
    157e:	93 2b       	or	r25, r19
    1580:	90 63       	ori	r25, 0x30	; 48
    1582:	90 93 c2 01 	sts	0x01C2, r25
    1586:	80 93 c1 01 	sts	0x01C1, r24
	sysStatACS.ircomm_transmit = true;
    158a:	80 91 a1 01 	lds	r24, 0x01A1
    158e:	80 64       	ori	r24, 0x40	; 64
    1590:	80 93 a1 01 	sts	0x01A1, r24
}
    1594:	0f 90       	pop	r0
    1596:	0f 90       	pop	r0
    1598:	cf 91       	pop	r28
    159a:	df 91       	pop	r29
    159c:	08 95       	ret

0000159e <__vector_4>:
 * NEVER try to control the IRCOMM by your own routines if you do not
 * know what you are doing!
 *
 */
ISR (TIMER2_COMP_vect)
{
    159e:	1f 92       	push	r1
    15a0:	0f 92       	push	r0
    15a2:	0f b6       	in	r0, 0x3f	; 63
    15a4:	0f 92       	push	r0
    15a6:	11 24       	eor	r1, r1
    15a8:	8f 93       	push	r24
    15aa:	9f 93       	push	r25
    15ac:	af 93       	push	r26
    15ae:	bf 93       	push	r27
    15b0:	ef 93       	push	r30
    15b2:	ff 93       	push	r31
    15b4:	df 93       	push	r29
    15b6:	cf 93       	push	r28
    15b8:	cd b7       	in	r28, 0x3d	; 61
    15ba:	de b7       	in	r29, 0x3e	; 62
	static uint8_t ircomm_pulse;
	if(acs_state < 2) { // If ACS is not active, perform IRCOMM transmissions
    15bc:	80 91 66 00 	lds	r24, 0x0066
    15c0:	82 30       	cpi	r24, 0x02	; 2
    15c2:	08 f0       	brcs	.+2      	; 0x15c6 <__vector_4+0x28>
    15c4:	65 c0       	rjmp	.+202    	; 0x1690 <__vector_4+0xf2>
		if(ircomm_pulse) { // Do we have IR pulses to send?
    15c6:	80 91 7a 01 	lds	r24, 0x017A
    15ca:	88 23       	and	r24, r24
    15cc:	d9 f1       	breq	.+118    	; 0x1644 <__vector_4+0xa6>
			if(ircomm_pulse < 60) { // Bi-Phase encoding...
    15ce:	80 91 7a 01 	lds	r24, 0x017A
    15d2:	8c 33       	cpi	r24, 0x3C	; 60
    15d4:	c8 f4       	brcc	.+50     	; 0x1608 <__vector_4+0x6a>
				if(ircomm_data & 0x4000) // check current bit
    15d6:	80 91 db 01 	lds	r24, 0x01DB
    15da:	90 91 dc 01 	lds	r25, 0x01DC
    15de:	80 70       	andi	r24, 0x00	; 0
    15e0:	90 74       	andi	r25, 0x40	; 64
    15e2:	00 97       	sbiw	r24, 0x00	; 0
    15e4:	49 f0       	breq	.+18     	; 0x15f8 <__vector_4+0x5a>
					PORTD ^= (1<<PIND7); // Toggle IRCOMM port
    15e6:	a2 e3       	ldi	r26, 0x32	; 50
    15e8:	b0 e0       	ldi	r27, 0x00	; 0
    15ea:	e2 e3       	ldi	r30, 0x32	; 50
    15ec:	f0 e0       	ldi	r31, 0x00	; 0
    15ee:	90 81       	ld	r25, Z
    15f0:	80 e8       	ldi	r24, 0x80	; 128
    15f2:	89 27       	eor	r24, r25
    15f4:	8c 93       	st	X, r24
    15f6:	20 c0       	rjmp	.+64     	; 0x1638 <__vector_4+0x9a>
				else
					PORTD &= ~(1<<PIND7); // deactivate IRCOMM port
    15f8:	a2 e3       	ldi	r26, 0x32	; 50
    15fa:	b0 e0       	ldi	r27, 0x00	; 0
    15fc:	e2 e3       	ldi	r30, 0x32	; 50
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	80 81       	ld	r24, Z
    1602:	8f 77       	andi	r24, 0x7F	; 127
    1604:	8c 93       	st	X, r24
    1606:	18 c0       	rjmp	.+48     	; 0x1638 <__vector_4+0x9a>
			}
			else if(ircomm_data & 0x4000) // The same as above, but the other way round:
    1608:	80 91 db 01 	lds	r24, 0x01DB
    160c:	90 91 dc 01 	lds	r25, 0x01DC
    1610:	80 70       	andi	r24, 0x00	; 0
    1612:	90 74       	andi	r25, 0x40	; 64
    1614:	00 97       	sbiw	r24, 0x00	; 0
    1616:	41 f0       	breq	.+16     	; 0x1628 <__vector_4+0x8a>
				PORTD &= ~(1<<PIND7); // deactivate IRCOMM port
    1618:	a2 e3       	ldi	r26, 0x32	; 50
    161a:	b0 e0       	ldi	r27, 0x00	; 0
    161c:	e2 e3       	ldi	r30, 0x32	; 50
    161e:	f0 e0       	ldi	r31, 0x00	; 0
    1620:	80 81       	ld	r24, Z
    1622:	8f 77       	andi	r24, 0x7F	; 127
    1624:	8c 93       	st	X, r24
    1626:	08 c0       	rjmp	.+16     	; 0x1638 <__vector_4+0x9a>
			else
				PORTD ^= (1<<PIND7); // Toggle IRCOMM port
    1628:	a2 e3       	ldi	r26, 0x32	; 50
    162a:	b0 e0       	ldi	r27, 0x00	; 0
    162c:	e2 e3       	ldi	r30, 0x32	; 50
    162e:	f0 e0       	ldi	r31, 0x00	; 0
    1630:	90 81       	ld	r25, Z
    1632:	80 e8       	ldi	r24, 0x80	; 128
    1634:	89 27       	eor	r24, r25
    1636:	8c 93       	st	X, r24
			ircomm_pulse--;
    1638:	80 91 7a 01 	lds	r24, 0x017A
    163c:	81 50       	subi	r24, 0x01	; 1
    163e:	80 93 7a 01 	sts	0x017A, r24
    1642:	54 c0       	rjmp	.+168    	; 0x16ec <__vector_4+0x14e>
		}
		else if(ircomm_send) { // Do we still have data?
    1644:	80 91 a2 01 	lds	r24, 0x01A2
    1648:	88 23       	and	r24, r24
    164a:	d1 f0       	breq	.+52     	; 0x1680 <__vector_4+0xe2>
			PORTD &= ~(1<<PIND7);
    164c:	a2 e3       	ldi	r26, 0x32	; 50
    164e:	b0 e0       	ldi	r27, 0x00	; 0
    1650:	e2 e3       	ldi	r30, 0x32	; 50
    1652:	f0 e0       	ldi	r31, 0x00	; 0
    1654:	80 81       	ld	r24, Z
    1656:	8f 77       	andi	r24, 0x7F	; 127
    1658:	8c 93       	st	X, r24
			ircomm_data <<= 1; // Next Bit!
    165a:	80 91 db 01 	lds	r24, 0x01DB
    165e:	90 91 dc 01 	lds	r25, 0x01DC
    1662:	88 0f       	add	r24, r24
    1664:	99 1f       	adc	r25, r25
    1666:	90 93 dc 01 	sts	0x01DC, r25
    166a:	80 93 db 01 	sts	0x01DB, r24
			ircomm_pulse = 120;
    166e:	88 e7       	ldi	r24, 0x78	; 120
    1670:	80 93 7a 01 	sts	0x017A, r24
			ircomm_send--;
    1674:	80 91 a2 01 	lds	r24, 0x01A2
    1678:	81 50       	subi	r24, 0x01	; 1
    167a:	80 93 a2 01 	sts	0x01A2, r24
    167e:	36 c0       	rjmp	.+108    	; 0x16ec <__vector_4+0x14e>
		}
		else 
			PORTD &= ~(1<<PIND7); // no more pulses - IR LEDs off!
    1680:	a2 e3       	ldi	r26, 0x32	; 50
    1682:	b0 e0       	ldi	r27, 0x00	; 0
    1684:	e2 e3       	ldi	r30, 0x32	; 50
    1686:	f0 e0       	ldi	r31, 0x00	; 0
    1688:	80 81       	ld	r24, Z
    168a:	8f 77       	andi	r24, 0x7F	; 127
    168c:	8c 93       	st	X, r24
    168e:	2e c0       	rjmp	.+92     	; 0x16ec <__vector_4+0x14e>
	}
	else if(acs_pulse) { // Send ACS IR pulses?
    1690:	80 91 a6 01 	lds	r24, 0x01A6
    1694:	88 23       	and	r24, r24
    1696:	e1 f0       	breq	.+56     	; 0x16d0 <__vector_4+0x132>
		if(sysStatACS.channel == ACS_CHANNEL_LEFT) // which channel?
    1698:	80 91 a1 01 	lds	r24, 0x01A1
    169c:	81 70       	andi	r24, 0x01	; 1
    169e:	88 23       	and	r24, r24
    16a0:	49 f4       	brne	.+18     	; 0x16b4 <__vector_4+0x116>
			PORTB ^= ACS_L; 
    16a2:	a8 e3       	ldi	r26, 0x38	; 56
    16a4:	b0 e0       	ldi	r27, 0x00	; 0
    16a6:	e8 e3       	ldi	r30, 0x38	; 56
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	90 81       	ld	r25, Z
    16ac:	80 e4       	ldi	r24, 0x40	; 64
    16ae:	89 27       	eor	r24, r25
    16b0:	8c 93       	st	X, r24
    16b2:	08 c0       	rjmp	.+16     	; 0x16c4 <__vector_4+0x126>
		else 			
			PORTC ^= ACS_R; 
    16b4:	a5 e3       	ldi	r26, 0x35	; 53
    16b6:	b0 e0       	ldi	r27, 0x00	; 0
    16b8:	e5 e3       	ldi	r30, 0x35	; 53
    16ba:	f0 e0       	ldi	r31, 0x00	; 0
    16bc:	90 81       	ld	r25, Z
    16be:	80 e8       	ldi	r24, 0x80	; 128
    16c0:	89 27       	eor	r24, r25
    16c2:	8c 93       	st	X, r24
		acs_pulse--;
    16c4:	80 91 a6 01 	lds	r24, 0x01A6
    16c8:	81 50       	subi	r24, 0x01	; 1
    16ca:	80 93 a6 01 	sts	0x01A6, r24
    16ce:	0e c0       	rjmp	.+28     	; 0x16ec <__vector_4+0x14e>
	}
	else { // no more pulses - IR LEDs off!
		PORTB |= ACS_L;
    16d0:	a8 e3       	ldi	r26, 0x38	; 56
    16d2:	b0 e0       	ldi	r27, 0x00	; 0
    16d4:	e8 e3       	ldi	r30, 0x38	; 56
    16d6:	f0 e0       	ldi	r31, 0x00	; 0
    16d8:	80 81       	ld	r24, Z
    16da:	80 64       	ori	r24, 0x40	; 64
    16dc:	8c 93       	st	X, r24
		PORTC |= ACS_R;
    16de:	a5 e3       	ldi	r26, 0x35	; 53
    16e0:	b0 e0       	ldi	r27, 0x00	; 0
    16e2:	e5 e3       	ldi	r30, 0x35	; 53
    16e4:	f0 e0       	ldi	r31, 0x00	; 0
    16e6:	80 81       	ld	r24, Z
    16e8:	80 68       	ori	r24, 0x80	; 128
    16ea:	8c 93       	st	X, r24
	}
}
    16ec:	cf 91       	pop	r28
    16ee:	df 91       	pop	r29
    16f0:	ff 91       	pop	r31
    16f2:	ef 91       	pop	r30
    16f4:	bf 91       	pop	r27
    16f6:	af 91       	pop	r26
    16f8:	9f 91       	pop	r25
    16fa:	8f 91       	pop	r24
    16fc:	0f 90       	pop	r0
    16fe:	0f be       	out	0x3f, r0	; 63
    1700:	0f 90       	pop	r0
    1702:	1f 90       	pop	r1
    1704:	18 95       	reti

00001706 <__vector_3>:
/**
 * External Interrupt 2 ISR (ACS)
 * Detects ACS Events.
 */
ISR (INT2_vect)
{
    1706:	1f 92       	push	r1
    1708:	0f 92       	push	r0
    170a:	0f b6       	in	r0, 0x3f	; 63
    170c:	0f 92       	push	r0
    170e:	11 24       	eor	r1, r1
    1710:	8f 93       	push	r24
    1712:	9f 93       	push	r25
    1714:	ef 93       	push	r30
    1716:	ff 93       	push	r31
    1718:	df 93       	push	r29
    171a:	cf 93       	push	r28
    171c:	0f 92       	push	r0
    171e:	cd b7       	in	r28, 0x3d	; 61
    1720:	de b7       	in	r29, 0x3e	; 62
	if(acs_state == ACS_STATE_WAIT_LEFT || acs_state == ACS_STATE_WAIT_RIGHT)
    1722:	80 91 66 00 	lds	r24, 0x0066
    1726:	83 30       	cpi	r24, 0x03	; 3
    1728:	21 f0       	breq	.+8      	; 0x1732 <__vector_3+0x2c>
    172a:	80 91 66 00 	lds	r24, 0x0066
    172e:	86 30       	cpi	r24, 0x06	; 6
    1730:	c1 f4       	brne	.+48     	; 0x1762 <__vector_3+0x5c>
		if(!sysStatACS.detect_rc5 && sysStatACS.acs_go && !(PINB & ACS))
    1732:	80 91 a1 01 	lds	r24, 0x01A1
    1736:	80 71       	andi	r24, 0x10	; 16
    1738:	88 23       	and	r24, r24
    173a:	99 f4       	brne	.+38     	; 0x1762 <__vector_3+0x5c>
    173c:	80 91 a1 01 	lds	r24, 0x01A1
    1740:	80 72       	andi	r24, 0x20	; 32
    1742:	88 23       	and	r24, r24
    1744:	71 f0       	breq	.+28     	; 0x1762 <__vector_3+0x5c>
    1746:	e6 e3       	ldi	r30, 0x36	; 54
    1748:	f0 e0       	ldi	r31, 0x00	; 0
    174a:	80 81       	ld	r24, Z
    174c:	88 2f       	mov	r24, r24
    174e:	90 e0       	ldi	r25, 0x00	; 0
    1750:	84 70       	andi	r24, 0x04	; 4
    1752:	90 70       	andi	r25, 0x00	; 0
    1754:	00 97       	sbiw	r24, 0x00	; 0
    1756:	29 f4       	brne	.+10     	; 0x1762 <__vector_3+0x5c>
			acs_event_counter++;
    1758:	80 91 f6 01 	lds	r24, 0x01F6
    175c:	8f 5f       	subi	r24, 0xFF	; 255
    175e:	80 93 f6 01 	sts	0x01F6, r24
	sysStatACS.pin = (PINB & ACS);
    1762:	e6 e3       	ldi	r30, 0x36	; 54
    1764:	f0 e0       	ldi	r31, 0x00	; 0
    1766:	80 81       	ld	r24, Z
    1768:	80 91 a1 01 	lds	r24, 0x01A1
    176c:	8d 7f       	andi	r24, 0xFD	; 253
    176e:	80 93 a1 01 	sts	0x01A1, r24
}
    1772:	0f 90       	pop	r0
    1774:	cf 91       	pop	r28
    1776:	df 91       	pop	r29
    1778:	ff 91       	pop	r31
    177a:	ef 91       	pop	r30
    177c:	9f 91       	pop	r25
    177e:	8f 91       	pop	r24
    1780:	0f 90       	pop	r0
    1782:	0f be       	out	0x3f, r0	; 63
    1784:	0f 90       	pop	r0
    1786:	1f 90       	pop	r1
    1788:	18 95       	reti

0000178a <IRCOMM_RC5dataReady_DUMMY>:

// -------------------------------
// RC5 Data reception Handler:

void IRCOMM_RC5dataReady_DUMMY(RC5data_t rc5data){}
    178a:	df 93       	push	r29
    178c:	cf 93       	push	r28
    178e:	00 d0       	rcall	.+0      	; 0x1790 <IRCOMM_RC5dataReady_DUMMY+0x6>
    1790:	cd b7       	in	r28, 0x3d	; 61
    1792:	de b7       	in	r29, 0x3e	; 62
    1794:	9a 83       	std	Y+2, r25	; 0x02
    1796:	89 83       	std	Y+1, r24	; 0x01
    1798:	0f 90       	pop	r0
    179a:	0f 90       	pop	r0
    179c:	cf 91       	pop	r28
    179e:	df 91       	pop	r29
    17a0:	08 95       	ret

000017a2 <IRCOMM_setRC5DataReadyHandler>:
 * With this setup, the function receiveRC5Data would be called everytime
 * the IRCOMM receives a RC5 Data packet.
 * 
 */
void IRCOMM_setRC5DataReadyHandler(void (*rc5Handler)(RC5data_t rc5data)) 
{
    17a2:	df 93       	push	r29
    17a4:	cf 93       	push	r28
    17a6:	00 d0       	rcall	.+0      	; 0x17a8 <IRCOMM_setRC5DataReadyHandler+0x6>
    17a8:	cd b7       	in	r28, 0x3d	; 61
    17aa:	de b7       	in	r29, 0x3e	; 62
    17ac:	9a 83       	std	Y+2, r25	; 0x02
    17ae:	89 83       	std	Y+1, r24	; 0x01
	IRCOMM_RC5dataReadyHandler = rc5Handler;
    17b0:	89 81       	ldd	r24, Y+1	; 0x01
    17b2:	9a 81       	ldd	r25, Y+2	; 0x02
    17b4:	90 93 68 00 	sts	0x0068, r25
    17b8:	80 93 67 00 	sts	0x0067, r24
}
    17bc:	0f 90       	pop	r0
    17be:	0f 90       	pop	r0
    17c0:	cf 91       	pop	r28
    17c2:	df 91       	pop	r29
    17c4:	08 95       	ret

000017c6 <ACS_stateChanged_DUMMY>:


// -------------------------------
// ACS State changed handler:

void ACS_stateChanged_DUMMY(void){}
    17c6:	df 93       	push	r29
    17c8:	cf 93       	push	r28
    17ca:	cd b7       	in	r28, 0x3d	; 61
    17cc:	de b7       	in	r29, 0x3e	; 62
    17ce:	cf 91       	pop	r28
    17d0:	df 91       	pop	r29
    17d2:	08 95       	ret

000017d4 <ACS_setStateChangedHandler>:
 * has different status - e.g. if it suddenly detects and obstacle
 * OR if the obstacle moves out of the line of sight and ACS
 * reports "Way is free" again.
 */
void ACS_setStateChangedHandler(void (*acsHandler)(void)) 
{
    17d4:	df 93       	push	r29
    17d6:	cf 93       	push	r28
    17d8:	00 d0       	rcall	.+0      	; 0x17da <ACS_setStateChangedHandler+0x6>
    17da:	cd b7       	in	r28, 0x3d	; 61
    17dc:	de b7       	in	r29, 0x3e	; 62
    17de:	9a 83       	std	Y+2, r25	; 0x02
    17e0:	89 83       	std	Y+1, r24	; 0x01
	ACS_stateChangedHandler = acsHandler;
    17e2:	89 81       	ldd	r24, Y+1	; 0x01
    17e4:	9a 81       	ldd	r25, Y+2	; 0x02
    17e6:	90 93 6a 00 	sts	0x006A, r25
    17ea:	80 93 69 00 	sts	0x0069, r24
}
    17ee:	0f 90       	pop	r0
    17f0:	0f 90       	pop	r0
    17f2:	cf 91       	pop	r28
    17f4:	df 91       	pop	r29
    17f6:	08 95       	ret

000017f8 <task_ACS>:
 *
 */
 

void task_ACS(void)
{
    17f8:	df 93       	push	r29
    17fa:	cf 93       	push	r28
    17fc:	cd b7       	in	r28, 0x3d	; 61
    17fe:	de b7       	in	r29, 0x3e	; 62
    1800:	2e 97       	sbiw	r28, 0x0e	; 14
    1802:	0f b6       	in	r0, 0x3f	; 63
    1804:	f8 94       	cli
    1806:	de bf       	out	0x3e, r29	; 62
    1808:	0f be       	out	0x3f, r0	; 63
    180a:	cd bf       	out	0x3d, r28	; 61
 	static uint8_t acs_counter;
	static uint16_t acs_detect_timeout;
	if(acs_timer >= ACS_UPDATE_INTERVAL) { 
    180c:	80 91 b9 01 	lds	r24, 0x01B9
    1810:	90 91 ba 01 	lds	r25, 0x01BA
    1814:	82 30       	cpi	r24, 0x02	; 2
    1816:	91 05       	cpc	r25, r1
    1818:	08 f4       	brcc	.+2      	; 0x181c <task_ACS+0x24>
    181a:	4d c2       	rjmp	.+1178   	; 0x1cb6 <task_ACS+0x4be>
		if(!sysStatACS.detect_rc5) {    // Any RC5 reception detected?
    181c:	80 91 a1 01 	lds	r24, 0x01A1
    1820:	80 71       	andi	r24, 0x10	; 16
    1822:	88 23       	and	r24, r24
    1824:	09 f0       	breq	.+2      	; 0x1828 <task_ACS+0x30>
    1826:	24 c2       	rjmp	.+1096   	; 0x1c70 <task_ACS+0x478>
			switch(acs_state) {       // No - perform IR Transmission and ACS tasks...
    1828:	80 91 66 00 	lds	r24, 0x0066
    182c:	28 2f       	mov	r18, r24
    182e:	30 e0       	ldi	r19, 0x00	; 0
    1830:	3e 87       	std	Y+14, r19	; 0x0e
    1832:	2d 87       	std	Y+13, r18	; 0x0d
    1834:	8d 85       	ldd	r24, Y+13	; 0x0d
    1836:	9e 85       	ldd	r25, Y+14	; 0x0e
    1838:	82 30       	cpi	r24, 0x02	; 2
    183a:	91 05       	cpc	r25, r1
    183c:	09 f4       	brne	.+2      	; 0x1840 <task_ACS+0x48>
    183e:	b9 c0       	rjmp	.+370    	; 0x19b2 <task_ACS+0x1ba>
    1840:	2d 85       	ldd	r18, Y+13	; 0x0d
    1842:	3e 85       	ldd	r19, Y+14	; 0x0e
    1844:	23 30       	cpi	r18, 0x03	; 3
    1846:	31 05       	cpc	r19, r1
    1848:	54 f4       	brge	.+20     	; 0x185e <task_ACS+0x66>
    184a:	8d 85       	ldd	r24, Y+13	; 0x0d
    184c:	9e 85       	ldd	r25, Y+14	; 0x0e
    184e:	00 97       	sbiw	r24, 0x00	; 0
    1850:	c9 f0       	breq	.+50     	; 0x1884 <task_ACS+0x8c>
    1852:	2d 85       	ldd	r18, Y+13	; 0x0d
    1854:	3e 85       	ldd	r19, Y+14	; 0x0e
    1856:	21 30       	cpi	r18, 0x01	; 1
    1858:	31 05       	cpc	r19, r1
    185a:	89 f1       	breq	.+98     	; 0x18be <task_ACS+0xc6>
    185c:	0f c2       	rjmp	.+1054   	; 0x1c7c <task_ACS+0x484>
    185e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1860:	9e 85       	ldd	r25, Y+14	; 0x0e
    1862:	85 30       	cpi	r24, 0x05	; 5
    1864:	91 05       	cpc	r25, r1
    1866:	09 f4       	brne	.+2      	; 0x186a <task_ACS+0x72>
    1868:	54 c1       	rjmp	.+680    	; 0x1b12 <task_ACS+0x31a>
    186a:	2d 85       	ldd	r18, Y+13	; 0x0d
    186c:	3e 85       	ldd	r19, Y+14	; 0x0e
    186e:	26 30       	cpi	r18, 0x06	; 6
    1870:	31 05       	cpc	r19, r1
    1872:	09 f4       	brne	.+2      	; 0x1876 <task_ACS+0x7e>
    1874:	83 c1       	rjmp	.+774    	; 0x1b7c <task_ACS+0x384>
    1876:	8d 85       	ldd	r24, Y+13	; 0x0d
    1878:	9e 85       	ldd	r25, Y+14	; 0x0e
    187a:	83 30       	cpi	r24, 0x03	; 3
    187c:	91 05       	cpc	r25, r1
    187e:	09 f4       	brne	.+2      	; 0x1882 <task_ACS+0x8a>
    1880:	cd c0       	rjmp	.+410    	; 0x1a1c <task_ACS+0x224>
    1882:	fc c1       	rjmp	.+1016   	; 0x1c7c <task_ACS+0x484>
				case ACS_STATE_IDLE: // Disable Timer2 interrupt to save processing time:
					TIMSK &= ~(1 << OCIE2);
    1884:	a9 e5       	ldi	r26, 0x59	; 89
    1886:	b0 e0       	ldi	r27, 0x00	; 0
    1888:	e9 e5       	ldi	r30, 0x59	; 89
    188a:	f0 e0       	ldi	r31, 0x00	; 0
    188c:	80 81       	ld	r24, Z
    188e:	8f 77       	andi	r24, 0x7F	; 127
    1890:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1892:	a2 e3       	ldi	r26, 0x32	; 50
    1894:	b0 e0       	ldi	r27, 0x00	; 0
    1896:	e2 e3       	ldi	r30, 0x32	; 50
    1898:	f0 e0       	ldi	r31, 0x00	; 0
    189a:	80 81       	ld	r24, Z
    189c:	8f 77       	andi	r24, 0x7F	; 127
    189e:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    18a0:	a8 e3       	ldi	r26, 0x38	; 56
    18a2:	b0 e0       	ldi	r27, 0x00	; 0
    18a4:	e8 e3       	ldi	r30, 0x38	; 56
    18a6:	f0 e0       	ldi	r31, 0x00	; 0
    18a8:	80 81       	ld	r24, Z
    18aa:	80 64       	ori	r24, 0x40	; 64
    18ac:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    18ae:	a5 e3       	ldi	r26, 0x35	; 53
    18b0:	b0 e0       	ldi	r27, 0x00	; 0
    18b2:	e5 e3       	ldi	r30, 0x35	; 53
    18b4:	f0 e0       	ldi	r31, 0x00	; 0
    18b6:	80 81       	ld	r24, Z
    18b8:	80 68       	ori	r24, 0x80	; 128
    18ba:	8c 93       	st	X, r24
    18bc:	df c1       	rjmp	.+958    	; 0x1c7c <task_ACS+0x484>
				break;
				case ACS_STATE_IRCOMM_DELAY: // Check for IRCOMM transmit data:
					if(!ircomm_send) {  // Transmission finished?
    18be:	80 91 a2 01 	lds	r24, 0x01A2
    18c2:	88 23       	and	r24, r24
    18c4:	09 f0       	breq	.+2      	; 0x18c8 <task_ACS+0xd0>
    18c6:	4d c0       	rjmp	.+154    	; 0x1962 <task_ACS+0x16a>
						if(sysStatACS.ircomm_transmit) { // New transmission?
    18c8:	80 91 a1 01 	lds	r24, 0x01A1
    18cc:	80 74       	andi	r24, 0x40	; 64
    18ce:	88 23       	and	r24, r24
    18d0:	c1 f0       	breq	.+48     	; 0x1902 <task_ACS+0x10a>
							ircomm_data = ircomm_data_tmp;
    18d2:	80 91 c1 01 	lds	r24, 0x01C1
    18d6:	90 91 c2 01 	lds	r25, 0x01C2
    18da:	90 93 dc 01 	sts	0x01DC, r25
    18de:	80 93 db 01 	sts	0x01DB, r24
							ircomm_send = 14;
    18e2:	8e e0       	ldi	r24, 0x0E	; 14
    18e4:	80 93 a2 01 	sts	0x01A2, r24
							sysStatACS.ircomm_transmit = false;
    18e8:	80 91 a1 01 	lds	r24, 0x01A1
    18ec:	8f 7b       	andi	r24, 0xBF	; 191
    18ee:	80 93 a1 01 	sts	0x01A1, r24
							TIMSK |= (1 << OCIE2);
    18f2:	a9 e5       	ldi	r26, 0x59	; 89
    18f4:	b0 e0       	ldi	r27, 0x00	; 0
    18f6:	e9 e5       	ldi	r30, 0x59	; 89
    18f8:	f0 e0       	ldi	r31, 0x00	; 0
    18fa:	80 81       	ld	r24, Z
    18fc:	80 68       	ori	r24, 0x80	; 128
    18fe:	8c 93       	st	X, r24
    1900:	1c c0       	rjmp	.+56     	; 0x193a <task_ACS+0x142>
						}
						else {
							TIMSK &= ~(1 << OCIE2);
    1902:	a9 e5       	ldi	r26, 0x59	; 89
    1904:	b0 e0       	ldi	r27, 0x00	; 0
    1906:	e9 e5       	ldi	r30, 0x59	; 89
    1908:	f0 e0       	ldi	r31, 0x00	; 0
    190a:	80 81       	ld	r24, Z
    190c:	8f 77       	andi	r24, 0x7F	; 127
    190e:	8c 93       	st	X, r24
							IRCOMM_OFF();
    1910:	a2 e3       	ldi	r26, 0x32	; 50
    1912:	b0 e0       	ldi	r27, 0x00	; 0
    1914:	e2 e3       	ldi	r30, 0x32	; 50
    1916:	f0 e0       	ldi	r31, 0x00	; 0
    1918:	80 81       	ld	r24, Z
    191a:	8f 77       	andi	r24, 0x7F	; 127
    191c:	8c 93       	st	X, r24
							PORTB |= ACS_L;
    191e:	a8 e3       	ldi	r26, 0x38	; 56
    1920:	b0 e0       	ldi	r27, 0x00	; 0
    1922:	e8 e3       	ldi	r30, 0x38	; 56
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	80 81       	ld	r24, Z
    1928:	80 64       	ori	r24, 0x40	; 64
    192a:	8c 93       	st	X, r24
							PORTC |= ACS_R;
    192c:	a5 e3       	ldi	r26, 0x35	; 53
    192e:	b0 e0       	ldi	r27, 0x00	; 0
    1930:	e5 e3       	ldi	r30, 0x35	; 53
    1932:	f0 e0       	ldi	r31, 0x00	; 0
    1934:	80 81       	ld	r24, Z
    1936:	80 68       	ori	r24, 0x80	; 128
    1938:	8c 93       	st	X, r24
						}
						if(acs_counter++ >= ACS_IRCOMM_WAIT_TIME) // Delay 
    193a:	90 91 7f 01 	lds	r25, 0x017F
    193e:	9c 87       	std	Y+12, r25	; 0x0c
    1940:	1b 86       	std	Y+11, r1	; 0x0b
    1942:	2c 85       	ldd	r18, Y+12	; 0x0c
    1944:	24 31       	cpi	r18, 0x14	; 20
    1946:	10 f0       	brcs	.+4      	; 0x194c <task_ACS+0x154>
    1948:	31 e0       	ldi	r19, 0x01	; 1
    194a:	3b 87       	std	Y+11, r19	; 0x0b
    194c:	8c 85       	ldd	r24, Y+12	; 0x0c
    194e:	8f 5f       	subi	r24, 0xFF	; 255
    1950:	80 93 7f 01 	sts	0x017F, r24
    1954:	8b 85       	ldd	r24, Y+11	; 0x0b
    1956:	88 23       	and	r24, r24
    1958:	59 f0       	breq	.+22     	; 0x1970 <task_ACS+0x178>
							acs_state=ACS_STATE_SEND_LEFT;
    195a:	82 e0       	ldi	r24, 0x02	; 2
    195c:	80 93 66 00 	sts	0x0066, r24
    1960:	07 c0       	rjmp	.+14     	; 0x1970 <task_ACS+0x178>
					}
					else
						TIMSK |= (1 << OCIE2);
    1962:	a9 e5       	ldi	r26, 0x59	; 89
    1964:	b0 e0       	ldi	r27, 0x00	; 0
    1966:	e9 e5       	ldi	r30, 0x59	; 89
    1968:	f0 e0       	ldi	r31, 0x00	; 0
    196a:	80 81       	ld	r24, Z
    196c:	80 68       	ori	r24, 0x80	; 128
    196e:	8c 93       	st	X, r24
					if(sysStatACS.rc5_data_received) { // RC5 data received? 
    1970:	80 91 a1 01 	lds	r24, 0x01A1
    1974:	88 70       	andi	r24, 0x08	; 8
    1976:	88 23       	and	r24, r24
    1978:	09 f4       	brne	.+2      	; 0x197c <task_ACS+0x184>
    197a:	80 c1       	rjmp	.+768    	; 0x1c7c <task_ACS+0x484>
						IRCOMM_RC5dataReadyHandler(IRCOMM_RC5_data_ok); // Call handler
    197c:	e0 91 67 00 	lds	r30, 0x0067
    1980:	f0 91 68 00 	lds	r31, 0x0068
    1984:	80 91 fa 01 	lds	r24, 0x01FA
    1988:	90 91 fb 01 	lds	r25, 0x01FB
    198c:	09 95       	icall
						IRCOMM_RC5_data	= IRCOMM_RC5_data_ok;
    198e:	80 91 fa 01 	lds	r24, 0x01FA
    1992:	90 91 fb 01 	lds	r25, 0x01FB
    1996:	90 93 aa 01 	sts	0x01AA, r25
    199a:	80 93 a9 01 	sts	0x01A9, r24
						IRCOMM_RC5_data_ok.data = 0;
    199e:	10 92 fb 01 	sts	0x01FB, r1
    19a2:	10 92 fa 01 	sts	0x01FA, r1
						sysStatACS.rc5_data_received = false;
    19a6:	80 91 a1 01 	lds	r24, 0x01A1
    19aa:	87 7f       	andi	r24, 0xF7	; 247
    19ac:	80 93 a1 01 	sts	0x01A1, r24
    19b0:	65 c1       	rjmp	.+714    	; 0x1c7c <task_ACS+0x484>
					}
				break;
				case ACS_STATE_SEND_LEFT:  // Prepare left channel:
					TIMSK &= ~(1 << OCIE2);
    19b2:	a9 e5       	ldi	r26, 0x59	; 89
    19b4:	b0 e0       	ldi	r27, 0x00	; 0
    19b6:	e9 e5       	ldi	r30, 0x59	; 89
    19b8:	f0 e0       	ldi	r31, 0x00	; 0
    19ba:	80 81       	ld	r24, Z
    19bc:	8f 77       	andi	r24, 0x7F	; 127
    19be:	8c 93       	st	X, r24
					IRCOMM_OFF();
    19c0:	a2 e3       	ldi	r26, 0x32	; 50
    19c2:	b0 e0       	ldi	r27, 0x00	; 0
    19c4:	e2 e3       	ldi	r30, 0x32	; 50
    19c6:	f0 e0       	ldi	r31, 0x00	; 0
    19c8:	80 81       	ld	r24, Z
    19ca:	8f 77       	andi	r24, 0x7F	; 127
    19cc:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    19ce:	a8 e3       	ldi	r26, 0x38	; 56
    19d0:	b0 e0       	ldi	r27, 0x00	; 0
    19d2:	e8 e3       	ldi	r30, 0x38	; 56
    19d4:	f0 e0       	ldi	r31, 0x00	; 0
    19d6:	80 81       	ld	r24, Z
    19d8:	80 64       	ori	r24, 0x40	; 64
    19da:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    19dc:	a5 e3       	ldi	r26, 0x35	; 53
    19de:	b0 e0       	ldi	r27, 0x00	; 0
    19e0:	e5 e3       	ldi	r30, 0x35	; 53
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	80 81       	ld	r24, Z
    19e6:	80 68       	ori	r24, 0x80	; 128
    19e8:	8c 93       	st	X, r24
					acs_pulse = 0;
    19ea:	10 92 a6 01 	sts	0x01A6, r1
					acs_event_counter = 0;
    19ee:	10 92 f6 01 	sts	0x01F6, r1
					acs_detect_timeout = 0;
    19f2:	10 92 7e 01 	sts	0x017E, r1
    19f6:	10 92 7d 01 	sts	0x017D, r1
					sysStatACS.channel = ACS_CHANNEL_LEFT;
    19fa:	80 91 a1 01 	lds	r24, 0x01A1
    19fe:	8e 7f       	andi	r24, 0xFE	; 254
    1a00:	80 93 a1 01 	sts	0x01A1, r24
					sysStatACS.acs_go = true;
    1a04:	80 91 a1 01 	lds	r24, 0x01A1
    1a08:	80 62       	ori	r24, 0x20	; 32
    1a0a:	80 93 a1 01 	sts	0x01A1, r24
					acs_counter = 3; 
    1a0e:	83 e0       	ldi	r24, 0x03	; 3
    1a10:	80 93 7f 01 	sts	0x017F, r24
					acs_state = ACS_STATE_WAIT_LEFT;
    1a14:	83 e0       	ldi	r24, 0x03	; 3
    1a16:	80 93 66 00 	sts	0x0066, r24
    1a1a:	30 c1       	rjmp	.+608    	; 0x1c7c <task_ACS+0x484>
				break;
				case ACS_STATE_WAIT_LEFT: // Wait for reception of IR pulses from Left channel
					if(!acs_pulse && acs_counter++ > 2) { 
    1a1c:	80 91 a6 01 	lds	r24, 0x01A6
    1a20:	88 23       	and	r24, r24
    1a22:	e1 f4       	brne	.+56     	; 0x1a5c <task_ACS+0x264>
    1a24:	90 91 7f 01 	lds	r25, 0x017F
    1a28:	9a 87       	std	Y+10, r25	; 0x0a
    1a2a:	19 86       	std	Y+9, r1	; 0x09
    1a2c:	2a 85       	ldd	r18, Y+10	; 0x0a
    1a2e:	23 30       	cpi	r18, 0x03	; 3
    1a30:	10 f0       	brcs	.+4      	; 0x1a36 <task_ACS+0x23e>
    1a32:	31 e0       	ldi	r19, 0x01	; 1
    1a34:	39 87       	std	Y+9, r19	; 0x09
    1a36:	8a 85       	ldd	r24, Y+10	; 0x0a
    1a38:	8f 5f       	subi	r24, 0xFF	; 255
    1a3a:	80 93 7f 01 	sts	0x017F, r24
    1a3e:	89 85       	ldd	r24, Y+9	; 0x09
    1a40:	88 23       	and	r24, r24
    1a42:	61 f0       	breq	.+24     	; 0x1a5c <task_ACS+0x264>
						TIMSK |= (1 << OCIE2); 
    1a44:	a9 e5       	ldi	r26, 0x59	; 89
    1a46:	b0 e0       	ldi	r27, 0x00	; 0
    1a48:	e9 e5       	ldi	r30, 0x59	; 89
    1a4a:	f0 e0       	ldi	r31, 0x00	; 0
    1a4c:	80 81       	ld	r24, Z
    1a4e:	80 68       	ori	r24, 0x80	; 128
    1a50:	8c 93       	st	X, r24
						acs_pulse = ACS_SEND_PULSES_LEFT;  // Send pulses! 
    1a52:	88 e2       	ldi	r24, 0x28	; 40
    1a54:	80 93 a6 01 	sts	0x01A6, r24
						acs_counter = 0;
    1a58:	10 92 7f 01 	sts	0x017F, r1
					}
					if(obstacle_left && acs_event_counter >= ACS_REC_PULSES_LEFT_THRESHOLD) {
    1a5c:	80 91 d7 01 	lds	r24, 0x01D7
    1a60:	88 23       	and	r24, r24
    1a62:	69 f0       	breq	.+26     	; 0x1a7e <task_ACS+0x286>
    1a64:	80 91 f6 01 	lds	r24, 0x01F6
    1a68:	82 30       	cpi	r24, 0x02	; 2
    1a6a:	48 f0       	brcs	.+18     	; 0x1a7e <task_ACS+0x286>
						acs_event_counter = 0;
    1a6c:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_left = true;
    1a70:	81 e0       	ldi	r24, 0x01	; 1
    1a72:	80 93 d7 01 	sts	0x01D7, r24
						acs_state = ACS_STATE_SEND_RIGHT;
    1a76:	85 e0       	ldi	r24, 0x05	; 5
    1a78:	80 93 66 00 	sts	0x0066, r24
    1a7c:	ff c0       	rjmp	.+510    	; 0x1c7c <task_ACS+0x484>
					}
					else if(acs_event_counter >= ACS_REC_PULSES_LEFT) { // receive min. ACS_REC_PULSES_LEFT pulses  
    1a7e:	80 91 f6 01 	lds	r24, 0x01F6
    1a82:	86 30       	cpi	r24, 0x06	; 6
    1a84:	48 f0       	brcs	.+18     	; 0x1a98 <task_ACS+0x2a0>
						acs_event_counter = 0;
    1a86:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_left = true;
    1a8a:	81 e0       	ldi	r24, 0x01	; 1
    1a8c:	80 93 d7 01 	sts	0x01D7, r24
						acs_state = ACS_STATE_SEND_RIGHT;
    1a90:	85 e0       	ldi	r24, 0x05	; 5
    1a92:	80 93 66 00 	sts	0x0066, r24
    1a96:	f2 c0       	rjmp	.+484    	; 0x1c7c <task_ACS+0x484>
					}
					else if(acs_detect_timeout++ >= ACS_TIMEOUT_LEFT) { // Timeout?
    1a98:	20 91 7d 01 	lds	r18, 0x017D
    1a9c:	30 91 7e 01 	lds	r19, 0x017E
    1aa0:	38 87       	std	Y+8, r19	; 0x08
    1aa2:	2f 83       	std	Y+7, r18	; 0x07
    1aa4:	1e 82       	std	Y+6, r1	; 0x06
    1aa6:	8f 81       	ldd	r24, Y+7	; 0x07
    1aa8:	98 85       	ldd	r25, Y+8	; 0x08
    1aaa:	8e 30       	cpi	r24, 0x0E	; 14
    1aac:	91 05       	cpc	r25, r1
    1aae:	10 f0       	brcs	.+4      	; 0x1ab4 <task_ACS+0x2bc>
    1ab0:	91 e0       	ldi	r25, 0x01	; 1
    1ab2:	9e 83       	std	Y+6, r25	; 0x06
    1ab4:	8f 81       	ldd	r24, Y+7	; 0x07
    1ab6:	98 85       	ldd	r25, Y+8	; 0x08
    1ab8:	01 96       	adiw	r24, 0x01	; 1
    1aba:	90 93 7e 01 	sts	0x017E, r25
    1abe:	80 93 7d 01 	sts	0x017D, r24
    1ac2:	2e 81       	ldd	r18, Y+6	; 0x06
    1ac4:	22 23       	and	r18, r18
    1ac6:	09 f4       	brne	.+2      	; 0x1aca <task_ACS+0x2d2>
    1ac8:	d9 c0       	rjmp	.+434    	; 0x1c7c <task_ACS+0x484>
						obstacle_left = false;
    1aca:	10 92 d7 01 	sts	0x01D7, r1
						acs_state = ACS_STATE_SEND_RIGHT;
    1ace:	85 e0       	ldi	r24, 0x05	; 5
    1ad0:	80 93 66 00 	sts	0x0066, r24
						TIMSK &= ~(1 << OCIE2);
    1ad4:	a9 e5       	ldi	r26, 0x59	; 89
    1ad6:	b0 e0       	ldi	r27, 0x00	; 0
    1ad8:	e9 e5       	ldi	r30, 0x59	; 89
    1ada:	f0 e0       	ldi	r31, 0x00	; 0
    1adc:	80 81       	ld	r24, Z
    1ade:	8f 77       	andi	r24, 0x7F	; 127
    1ae0:	8c 93       	st	X, r24
						IRCOMM_OFF();
    1ae2:	a2 e3       	ldi	r26, 0x32	; 50
    1ae4:	b0 e0       	ldi	r27, 0x00	; 0
    1ae6:	e2 e3       	ldi	r30, 0x32	; 50
    1ae8:	f0 e0       	ldi	r31, 0x00	; 0
    1aea:	80 81       	ld	r24, Z
    1aec:	8f 77       	andi	r24, 0x7F	; 127
    1aee:	8c 93       	st	X, r24
						PORTB |= ACS_L;
    1af0:	a8 e3       	ldi	r26, 0x38	; 56
    1af2:	b0 e0       	ldi	r27, 0x00	; 0
    1af4:	e8 e3       	ldi	r30, 0x38	; 56
    1af6:	f0 e0       	ldi	r31, 0x00	; 0
    1af8:	80 81       	ld	r24, Z
    1afa:	80 64       	ori	r24, 0x40	; 64
    1afc:	8c 93       	st	X, r24
						PORTC |= ACS_R;
    1afe:	a5 e3       	ldi	r26, 0x35	; 53
    1b00:	b0 e0       	ldi	r27, 0x00	; 0
    1b02:	e5 e3       	ldi	r30, 0x35	; 53
    1b04:	f0 e0       	ldi	r31, 0x00	; 0
    1b06:	80 81       	ld	r24, Z
    1b08:	80 68       	ori	r24, 0x80	; 128
    1b0a:	8c 93       	st	X, r24
						acs_pulse = 0;
    1b0c:	10 92 a6 01 	sts	0x01A6, r1
    1b10:	b5 c0       	rjmp	.+362    	; 0x1c7c <task_ACS+0x484>
					}
				break;
				case ACS_STATE_SEND_RIGHT:   // Prepare right channel:
					TIMSK &= ~(1 << OCIE2);
    1b12:	a9 e5       	ldi	r26, 0x59	; 89
    1b14:	b0 e0       	ldi	r27, 0x00	; 0
    1b16:	e9 e5       	ldi	r30, 0x59	; 89
    1b18:	f0 e0       	ldi	r31, 0x00	; 0
    1b1a:	80 81       	ld	r24, Z
    1b1c:	8f 77       	andi	r24, 0x7F	; 127
    1b1e:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1b20:	a2 e3       	ldi	r26, 0x32	; 50
    1b22:	b0 e0       	ldi	r27, 0x00	; 0
    1b24:	e2 e3       	ldi	r30, 0x32	; 50
    1b26:	f0 e0       	ldi	r31, 0x00	; 0
    1b28:	80 81       	ld	r24, Z
    1b2a:	8f 77       	andi	r24, 0x7F	; 127
    1b2c:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1b2e:	a8 e3       	ldi	r26, 0x38	; 56
    1b30:	b0 e0       	ldi	r27, 0x00	; 0
    1b32:	e8 e3       	ldi	r30, 0x38	; 56
    1b34:	f0 e0       	ldi	r31, 0x00	; 0
    1b36:	80 81       	ld	r24, Z
    1b38:	80 64       	ori	r24, 0x40	; 64
    1b3a:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1b3c:	a5 e3       	ldi	r26, 0x35	; 53
    1b3e:	b0 e0       	ldi	r27, 0x00	; 0
    1b40:	e5 e3       	ldi	r30, 0x35	; 53
    1b42:	f0 e0       	ldi	r31, 0x00	; 0
    1b44:	80 81       	ld	r24, Z
    1b46:	80 68       	ori	r24, 0x80	; 128
    1b48:	8c 93       	st	X, r24
					acs_pulse = 0;
    1b4a:	10 92 a6 01 	sts	0x01A6, r1
					acs_event_counter = 0;
    1b4e:	10 92 f6 01 	sts	0x01F6, r1
					acs_detect_timeout = 0;
    1b52:	10 92 7e 01 	sts	0x017E, r1
    1b56:	10 92 7d 01 	sts	0x017D, r1
					sysStatACS.channel = ACS_CHANNEL_RIGHT;
    1b5a:	80 91 a1 01 	lds	r24, 0x01A1
    1b5e:	81 60       	ori	r24, 0x01	; 1
    1b60:	80 93 a1 01 	sts	0x01A1, r24
					sysStatACS.acs_go = true;
    1b64:	80 91 a1 01 	lds	r24, 0x01A1
    1b68:	80 62       	ori	r24, 0x20	; 32
    1b6a:	80 93 a1 01 	sts	0x01A1, r24
					acs_counter = 3;
    1b6e:	83 e0       	ldi	r24, 0x03	; 3
    1b70:	80 93 7f 01 	sts	0x017F, r24
					acs_state = ACS_STATE_WAIT_RIGHT;
    1b74:	86 e0       	ldi	r24, 0x06	; 6
    1b76:	80 93 66 00 	sts	0x0066, r24
    1b7a:	80 c0       	rjmp	.+256    	; 0x1c7c <task_ACS+0x484>
				break;
				case ACS_STATE_WAIT_RIGHT:  // Wait for reception of IR pulses
					if(!acs_pulse && acs_counter++ > 2) { 
    1b7c:	80 91 a6 01 	lds	r24, 0x01A6
    1b80:	88 23       	and	r24, r24
    1b82:	e1 f4       	brne	.+56     	; 0x1bbc <task_ACS+0x3c4>
    1b84:	30 91 7f 01 	lds	r19, 0x017F
    1b88:	3d 83       	std	Y+5, r19	; 0x05
    1b8a:	1c 82       	std	Y+4, r1	; 0x04
    1b8c:	8d 81       	ldd	r24, Y+5	; 0x05
    1b8e:	83 30       	cpi	r24, 0x03	; 3
    1b90:	10 f0       	brcs	.+4      	; 0x1b96 <task_ACS+0x39e>
    1b92:	91 e0       	ldi	r25, 0x01	; 1
    1b94:	9c 83       	std	Y+4, r25	; 0x04
    1b96:	8d 81       	ldd	r24, Y+5	; 0x05
    1b98:	8f 5f       	subi	r24, 0xFF	; 255
    1b9a:	80 93 7f 01 	sts	0x017F, r24
    1b9e:	2c 81       	ldd	r18, Y+4	; 0x04
    1ba0:	22 23       	and	r18, r18
    1ba2:	61 f0       	breq	.+24     	; 0x1bbc <task_ACS+0x3c4>
						TIMSK |= (1 << OCIE2);
    1ba4:	a9 e5       	ldi	r26, 0x59	; 89
    1ba6:	b0 e0       	ldi	r27, 0x00	; 0
    1ba8:	e9 e5       	ldi	r30, 0x59	; 89
    1baa:	f0 e0       	ldi	r31, 0x00	; 0
    1bac:	80 81       	ld	r24, Z
    1bae:	80 68       	ori	r24, 0x80	; 128
    1bb0:	8c 93       	st	X, r24
						acs_pulse = ACS_SEND_PULSES_RIGHT; 	// Send pulses!
    1bb2:	88 e2       	ldi	r24, 0x28	; 40
    1bb4:	80 93 a6 01 	sts	0x01A6, r24
						acs_counter = 0;
    1bb8:	10 92 7f 01 	sts	0x017F, r1
					}
					if(obstacle_right && acs_event_counter >= ACS_REC_PULSES_RIGHT_THRESHOLD) {
    1bbc:	80 91 e0 01 	lds	r24, 0x01E0
    1bc0:	88 23       	and	r24, r24
    1bc2:	69 f0       	breq	.+26     	; 0x1bde <task_ACS+0x3e6>
    1bc4:	80 91 f6 01 	lds	r24, 0x01F6
    1bc8:	82 30       	cpi	r24, 0x02	; 2
    1bca:	48 f0       	brcs	.+18     	; 0x1bde <task_ACS+0x3e6>
						acs_event_counter = 0;
    1bcc:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_right = true;
    1bd0:	81 e0       	ldi	r24, 0x01	; 1
    1bd2:	80 93 e0 01 	sts	0x01E0, r24
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1bd6:	81 e0       	ldi	r24, 0x01	; 1
    1bd8:	80 93 66 00 	sts	0x0066, r24
    1bdc:	4f c0       	rjmp	.+158    	; 0x1c7c <task_ACS+0x484>
					}
					else if(acs_event_counter >= ACS_REC_PULSES_RIGHT) { // receive min. ACS_REC_PULSES_RIGHT pulses
    1bde:	80 91 f6 01 	lds	r24, 0x01F6
    1be2:	86 30       	cpi	r24, 0x06	; 6
    1be4:	48 f0       	brcs	.+18     	; 0x1bf8 <task_ACS+0x400>
						acs_event_counter = 0;
    1be6:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_right = true;
    1bea:	81 e0       	ldi	r24, 0x01	; 1
    1bec:	80 93 e0 01 	sts	0x01E0, r24
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1bf0:	81 e0       	ldi	r24, 0x01	; 1
    1bf2:	80 93 66 00 	sts	0x0066, r24
    1bf6:	42 c0       	rjmp	.+132    	; 0x1c7c <task_ACS+0x484>
					}
					else if(acs_detect_timeout++ >= ACS_TIMEOUT_RIGHT) { // Timeout?
    1bf8:	80 91 7d 01 	lds	r24, 0x017D
    1bfc:	90 91 7e 01 	lds	r25, 0x017E
    1c00:	9b 83       	std	Y+3, r25	; 0x03
    1c02:	8a 83       	std	Y+2, r24	; 0x02
    1c04:	19 82       	std	Y+1, r1	; 0x01
    1c06:	2a 81       	ldd	r18, Y+2	; 0x02
    1c08:	3b 81       	ldd	r19, Y+3	; 0x03
    1c0a:	2e 30       	cpi	r18, 0x0E	; 14
    1c0c:	31 05       	cpc	r19, r1
    1c0e:	10 f0       	brcs	.+4      	; 0x1c14 <task_ACS+0x41c>
    1c10:	31 e0       	ldi	r19, 0x01	; 1
    1c12:	39 83       	std	Y+1, r19	; 0x01
    1c14:	8a 81       	ldd	r24, Y+2	; 0x02
    1c16:	9b 81       	ldd	r25, Y+3	; 0x03
    1c18:	01 96       	adiw	r24, 0x01	; 1
    1c1a:	90 93 7e 01 	sts	0x017E, r25
    1c1e:	80 93 7d 01 	sts	0x017D, r24
    1c22:	89 81       	ldd	r24, Y+1	; 0x01
    1c24:	88 23       	and	r24, r24
    1c26:	51 f1       	breq	.+84     	; 0x1c7c <task_ACS+0x484>
						obstacle_right = false;
    1c28:	10 92 e0 01 	sts	0x01E0, r1
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1c2c:	81 e0       	ldi	r24, 0x01	; 1
    1c2e:	80 93 66 00 	sts	0x0066, r24
						TIMSK &= ~(1 << OCIE2);
    1c32:	a9 e5       	ldi	r26, 0x59	; 89
    1c34:	b0 e0       	ldi	r27, 0x00	; 0
    1c36:	e9 e5       	ldi	r30, 0x59	; 89
    1c38:	f0 e0       	ldi	r31, 0x00	; 0
    1c3a:	80 81       	ld	r24, Z
    1c3c:	8f 77       	andi	r24, 0x7F	; 127
    1c3e:	8c 93       	st	X, r24
						IRCOMM_OFF();
    1c40:	a2 e3       	ldi	r26, 0x32	; 50
    1c42:	b0 e0       	ldi	r27, 0x00	; 0
    1c44:	e2 e3       	ldi	r30, 0x32	; 50
    1c46:	f0 e0       	ldi	r31, 0x00	; 0
    1c48:	80 81       	ld	r24, Z
    1c4a:	8f 77       	andi	r24, 0x7F	; 127
    1c4c:	8c 93       	st	X, r24
						PORTB |= ACS_L;
    1c4e:	a8 e3       	ldi	r26, 0x38	; 56
    1c50:	b0 e0       	ldi	r27, 0x00	; 0
    1c52:	e8 e3       	ldi	r30, 0x38	; 56
    1c54:	f0 e0       	ldi	r31, 0x00	; 0
    1c56:	80 81       	ld	r24, Z
    1c58:	80 64       	ori	r24, 0x40	; 64
    1c5a:	8c 93       	st	X, r24
						PORTC |= ACS_R;
    1c5c:	a5 e3       	ldi	r26, 0x35	; 53
    1c5e:	b0 e0       	ldi	r27, 0x00	; 0
    1c60:	e5 e3       	ldi	r30, 0x35	; 53
    1c62:	f0 e0       	ldi	r31, 0x00	; 0
    1c64:	80 81       	ld	r24, Z
    1c66:	80 68       	ori	r24, 0x80	; 128
    1c68:	8c 93       	st	X, r24
						acs_pulse = 0;
    1c6a:	10 92 a6 01 	sts	0x01A6, r1
    1c6e:	06 c0       	rjmp	.+12     	; 0x1c7c <task_ACS+0x484>
					}
				break;
			}
		}
		else { // RC5 reception detected...
			acs_detect_timeout = 0;
    1c70:	10 92 7e 01 	sts	0x017E, r1
    1c74:	10 92 7d 01 	sts	0x017D, r1
			acs_counter = 0;
    1c78:	10 92 7f 01 	sts	0x017F, r1
		}
		
		// Check for changes and call event handler if necessary:
		static uint8_t acs_l_tmp;
		static uint8_t acs_r_tmp;
		if(acs_l_tmp != obstacle_left || acs_r_tmp != obstacle_right) { // Did the ACS Status change?
    1c7c:	90 91 7c 01 	lds	r25, 0x017C
    1c80:	80 91 d7 01 	lds	r24, 0x01D7
    1c84:	98 17       	cp	r25, r24
    1c86:	31 f4       	brne	.+12     	; 0x1c94 <task_ACS+0x49c>
    1c88:	90 91 7b 01 	lds	r25, 0x017B
    1c8c:	80 91 e0 01 	lds	r24, 0x01E0
    1c90:	98 17       	cp	r25, r24
    1c92:	69 f0       	breq	.+26     	; 0x1cae <task_ACS+0x4b6>
			acs_l_tmp = obstacle_left;   // Yes, update and call event handler...
    1c94:	80 91 d7 01 	lds	r24, 0x01D7
    1c98:	80 93 7c 01 	sts	0x017C, r24
			acs_r_tmp = obstacle_right;
    1c9c:	80 91 e0 01 	lds	r24, 0x01E0
    1ca0:	80 93 7b 01 	sts	0x017B, r24
			ACS_stateChangedHandler();
    1ca4:	e0 91 69 00 	lds	r30, 0x0069
    1ca8:	f0 91 6a 00 	lds	r31, 0x006A
    1cac:	09 95       	icall
		}
		acs_timer = 0;
    1cae:	10 92 ba 01 	sts	0x01BA, r1
    1cb2:	10 92 b9 01 	sts	0x01B9, r1
	}
}
    1cb6:	2e 96       	adiw	r28, 0x0e	; 14
    1cb8:	0f b6       	in	r0, 0x3f	; 63
    1cba:	f8 94       	cli
    1cbc:	de bf       	out	0x3e, r29	; 62
    1cbe:	0f be       	out	0x3f, r0	; 63
    1cc0:	cd bf       	out	0x3d, r28	; 61
    1cc2:	cf 91       	pop	r28
    1cc4:	df 91       	pop	r29
    1cc6:	08 95       	ret

00001cc8 <disableACS>:
/**
 * Disables the ACS task.
 * ACS and IRCOMM Transmissions/Receptions will not work anymore.
 */
void disableACS(void)
{
    1cc8:	df 93       	push	r29
    1cca:	cf 93       	push	r28
    1ccc:	cd b7       	in	r28, 0x3d	; 61
    1cce:	de b7       	in	r29, 0x3e	; 62
	acs_state = ACS_STATE_IDLE;
    1cd0:	10 92 66 00 	sts	0x0066, r1
	TIMSK &= ~(1 << OCIE2);
    1cd4:	a9 e5       	ldi	r26, 0x59	; 89
    1cd6:	b0 e0       	ldi	r27, 0x00	; 0
    1cd8:	e9 e5       	ldi	r30, 0x59	; 89
    1cda:	f0 e0       	ldi	r31, 0x00	; 0
    1cdc:	80 81       	ld	r24, Z
    1cde:	8f 77       	andi	r24, 0x7F	; 127
    1ce0:	8c 93       	st	X, r24
	IRCOMM_OFF();
    1ce2:	a2 e3       	ldi	r26, 0x32	; 50
    1ce4:	b0 e0       	ldi	r27, 0x00	; 0
    1ce6:	e2 e3       	ldi	r30, 0x32	; 50
    1ce8:	f0 e0       	ldi	r31, 0x00	; 0
    1cea:	80 81       	ld	r24, Z
    1cec:	8f 77       	andi	r24, 0x7F	; 127
    1cee:	8c 93       	st	X, r24
	PORTB |= ACS_L;
    1cf0:	a8 e3       	ldi	r26, 0x38	; 56
    1cf2:	b0 e0       	ldi	r27, 0x00	; 0
    1cf4:	e8 e3       	ldi	r30, 0x38	; 56
    1cf6:	f0 e0       	ldi	r31, 0x00	; 0
    1cf8:	80 81       	ld	r24, Z
    1cfa:	80 64       	ori	r24, 0x40	; 64
    1cfc:	8c 93       	st	X, r24
	PORTC |= ACS_R;
    1cfe:	a5 e3       	ldi	r26, 0x35	; 53
    1d00:	b0 e0       	ldi	r27, 0x00	; 0
    1d02:	e5 e3       	ldi	r30, 0x35	; 53
    1d04:	f0 e0       	ldi	r31, 0x00	; 0
    1d06:	80 81       	ld	r24, Z
    1d08:	80 68       	ori	r24, 0x80	; 128
    1d0a:	8c 93       	st	X, r24
	obstacle_right = false;
    1d0c:	10 92 e0 01 	sts	0x01E0, r1
	obstacle_left = false;
    1d10:	10 92 d7 01 	sts	0x01D7, r1
}
    1d14:	cf 91       	pop	r28
    1d16:	df 91       	pop	r29
    1d18:	08 95       	ret

00001d1a <enableACS>:

/**
 * Enables the ACS task.
 */
void enableACS(void)
{
    1d1a:	df 93       	push	r29
    1d1c:	cf 93       	push	r28
    1d1e:	cd b7       	in	r28, 0x3d	; 61
    1d20:	de b7       	in	r29, 0x3e	; 62
	TIMSK &= ~(1 << OCIE2);
    1d22:	a9 e5       	ldi	r26, 0x59	; 89
    1d24:	b0 e0       	ldi	r27, 0x00	; 0
    1d26:	e9 e5       	ldi	r30, 0x59	; 89
    1d28:	f0 e0       	ldi	r31, 0x00	; 0
    1d2a:	80 81       	ld	r24, Z
    1d2c:	8f 77       	andi	r24, 0x7F	; 127
    1d2e:	8c 93       	st	X, r24
	IRCOMM_OFF();
    1d30:	a2 e3       	ldi	r26, 0x32	; 50
    1d32:	b0 e0       	ldi	r27, 0x00	; 0
    1d34:	e2 e3       	ldi	r30, 0x32	; 50
    1d36:	f0 e0       	ldi	r31, 0x00	; 0
    1d38:	80 81       	ld	r24, Z
    1d3a:	8f 77       	andi	r24, 0x7F	; 127
    1d3c:	8c 93       	st	X, r24
	PORTB |= ACS_L;
    1d3e:	a8 e3       	ldi	r26, 0x38	; 56
    1d40:	b0 e0       	ldi	r27, 0x00	; 0
    1d42:	e8 e3       	ldi	r30, 0x38	; 56
    1d44:	f0 e0       	ldi	r31, 0x00	; 0
    1d46:	80 81       	ld	r24, Z
    1d48:	80 64       	ori	r24, 0x40	; 64
    1d4a:	8c 93       	st	X, r24
	PORTC |= ACS_R;
    1d4c:	a5 e3       	ldi	r26, 0x35	; 53
    1d4e:	b0 e0       	ldi	r27, 0x00	; 0
    1d50:	e5 e3       	ldi	r30, 0x35	; 53
    1d52:	f0 e0       	ldi	r31, 0x00	; 0
    1d54:	80 81       	ld	r24, Z
    1d56:	80 68       	ori	r24, 0x80	; 128
    1d58:	8c 93       	st	X, r24
	obstacle_right = false;
    1d5a:	10 92 e0 01 	sts	0x01E0, r1
	obstacle_left = false;
    1d5e:	10 92 d7 01 	sts	0x01D7, r1
	acs_state = ACS_STATE_IRCOMM_DELAY;
    1d62:	81 e0       	ldi	r24, 0x01	; 1
    1d64:	80 93 66 00 	sts	0x0066, r24
}
    1d68:	cf 91       	pop	r28
    1d6a:	df 91       	pop	r29
    1d6c:	08 95       	ret

00001d6e <setACSPwrOff>:
 *
 *			setACSPwrOff();
 *
 */
void setACSPwrOff(void)
{
    1d6e:	df 93       	push	r29
    1d70:	cf 93       	push	r28
    1d72:	cd b7       	in	r28, 0x3d	; 61
    1d74:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~ACS_PWR;
    1d76:	a1 e3       	ldi	r26, 0x31	; 49
    1d78:	b0 e0       	ldi	r27, 0x00	; 0
    1d7a:	e1 e3       	ldi	r30, 0x31	; 49
    1d7c:	f0 e0       	ldi	r31, 0x00	; 0
    1d7e:	80 81       	ld	r24, Z
    1d80:	8f 7b       	andi	r24, 0xBF	; 191
    1d82:	8c 93       	st	X, r24
	PORTD &= ~ACS_PWR;
    1d84:	a2 e3       	ldi	r26, 0x32	; 50
    1d86:	b0 e0       	ldi	r27, 0x00	; 0
    1d88:	e2 e3       	ldi	r30, 0x32	; 50
    1d8a:	f0 e0       	ldi	r31, 0x00	; 0
    1d8c:	80 81       	ld	r24, Z
    1d8e:	8f 7b       	andi	r24, 0xBF	; 191
    1d90:	8c 93       	st	X, r24
	DDRB &= ~ACS_PWRH;
    1d92:	a7 e3       	ldi	r26, 0x37	; 55
    1d94:	b0 e0       	ldi	r27, 0x00	; 0
    1d96:	e7 e3       	ldi	r30, 0x37	; 55
    1d98:	f0 e0       	ldi	r31, 0x00	; 0
    1d9a:	80 81       	ld	r24, Z
    1d9c:	87 7f       	andi	r24, 0xF7	; 247
    1d9e:	8c 93       	st	X, r24
	PORTB &= ~ACS_PWRH;
    1da0:	a8 e3       	ldi	r26, 0x38	; 56
    1da2:	b0 e0       	ldi	r27, 0x00	; 0
    1da4:	e8 e3       	ldi	r30, 0x38	; 56
    1da6:	f0 e0       	ldi	r31, 0x00	; 0
    1da8:	80 81       	ld	r24, Z
    1daa:	87 7f       	andi	r24, 0xF7	; 247
    1dac:	8c 93       	st	X, r24
	PORTB &= ~ACS_L;
    1dae:	a8 e3       	ldi	r26, 0x38	; 56
    1db0:	b0 e0       	ldi	r27, 0x00	; 0
    1db2:	e8 e3       	ldi	r30, 0x38	; 56
    1db4:	f0 e0       	ldi	r31, 0x00	; 0
    1db6:	80 81       	ld	r24, Z
    1db8:	8f 7b       	andi	r24, 0xBF	; 191
    1dba:	8c 93       	st	X, r24
	PORTC &= ~ACS_R;
    1dbc:	a5 e3       	ldi	r26, 0x35	; 53
    1dbe:	b0 e0       	ldi	r27, 0x00	; 0
    1dc0:	e5 e3       	ldi	r30, 0x35	; 53
    1dc2:	f0 e0       	ldi	r31, 0x00	; 0
    1dc4:	80 81       	ld	r24, Z
    1dc6:	8f 77       	andi	r24, 0x7F	; 127
    1dc8:	8c 93       	st	X, r24
}
    1dca:	cf 91       	pop	r28
    1dcc:	df 91       	pop	r29
    1dce:	08 95       	ret

00001dd0 <setACSPwrLow>:
 *
 *			setACSPwrLow();
 *
 */
void setACSPwrLow(void)
{
    1dd0:	df 93       	push	r29
    1dd2:	cf 93       	push	r28
    1dd4:	cd b7       	in	r28, 0x3d	; 61
    1dd6:	de b7       	in	r29, 0x3e	; 62
	DDRD |= ACS_PWR;
    1dd8:	a1 e3       	ldi	r26, 0x31	; 49
    1dda:	b0 e0       	ldi	r27, 0x00	; 0
    1ddc:	e1 e3       	ldi	r30, 0x31	; 49
    1dde:	f0 e0       	ldi	r31, 0x00	; 0
    1de0:	80 81       	ld	r24, Z
    1de2:	80 64       	ori	r24, 0x40	; 64
    1de4:	8c 93       	st	X, r24
	PORTD |= ACS_PWR;
    1de6:	a2 e3       	ldi	r26, 0x32	; 50
    1de8:	b0 e0       	ldi	r27, 0x00	; 0
    1dea:	e2 e3       	ldi	r30, 0x32	; 50
    1dec:	f0 e0       	ldi	r31, 0x00	; 0
    1dee:	80 81       	ld	r24, Z
    1df0:	80 64       	ori	r24, 0x40	; 64
    1df2:	8c 93       	st	X, r24
	DDRB &= ~ACS_PWRH;
    1df4:	a7 e3       	ldi	r26, 0x37	; 55
    1df6:	b0 e0       	ldi	r27, 0x00	; 0
    1df8:	e7 e3       	ldi	r30, 0x37	; 55
    1dfa:	f0 e0       	ldi	r31, 0x00	; 0
    1dfc:	80 81       	ld	r24, Z
    1dfe:	87 7f       	andi	r24, 0xF7	; 247
    1e00:	8c 93       	st	X, r24
	PORTB &= ~ACS_PWRH;
    1e02:	a8 e3       	ldi	r26, 0x38	; 56
    1e04:	b0 e0       	ldi	r27, 0x00	; 0
    1e06:	e8 e3       	ldi	r30, 0x38	; 56
    1e08:	f0 e0       	ldi	r31, 0x00	; 0
    1e0a:	80 81       	ld	r24, Z
    1e0c:	87 7f       	andi	r24, 0xF7	; 247
    1e0e:	8c 93       	st	X, r24
}
    1e10:	cf 91       	pop	r28
    1e12:	df 91       	pop	r29
    1e14:	08 95       	ret

00001e16 <setACSPwrMed>:
 *
 *			setACSPwrMed();
 *
 */
void setACSPwrMed(void)
{
    1e16:	df 93       	push	r29
    1e18:	cf 93       	push	r28
    1e1a:	cd b7       	in	r28, 0x3d	; 61
    1e1c:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~ACS_PWR;
    1e1e:	a1 e3       	ldi	r26, 0x31	; 49
    1e20:	b0 e0       	ldi	r27, 0x00	; 0
    1e22:	e1 e3       	ldi	r30, 0x31	; 49
    1e24:	f0 e0       	ldi	r31, 0x00	; 0
    1e26:	80 81       	ld	r24, Z
    1e28:	8f 7b       	andi	r24, 0xBF	; 191
    1e2a:	8c 93       	st	X, r24
	PORTD &= ~ACS_PWR;
    1e2c:	a2 e3       	ldi	r26, 0x32	; 50
    1e2e:	b0 e0       	ldi	r27, 0x00	; 0
    1e30:	e2 e3       	ldi	r30, 0x32	; 50
    1e32:	f0 e0       	ldi	r31, 0x00	; 0
    1e34:	80 81       	ld	r24, Z
    1e36:	8f 7b       	andi	r24, 0xBF	; 191
    1e38:	8c 93       	st	X, r24
	DDRB |= ACS_PWRH;
    1e3a:	a7 e3       	ldi	r26, 0x37	; 55
    1e3c:	b0 e0       	ldi	r27, 0x00	; 0
    1e3e:	e7 e3       	ldi	r30, 0x37	; 55
    1e40:	f0 e0       	ldi	r31, 0x00	; 0
    1e42:	80 81       	ld	r24, Z
    1e44:	88 60       	ori	r24, 0x08	; 8
    1e46:	8c 93       	st	X, r24
	PORTB |= ACS_PWRH;
    1e48:	a8 e3       	ldi	r26, 0x38	; 56
    1e4a:	b0 e0       	ldi	r27, 0x00	; 0
    1e4c:	e8 e3       	ldi	r30, 0x38	; 56
    1e4e:	f0 e0       	ldi	r31, 0x00	; 0
    1e50:	80 81       	ld	r24, Z
    1e52:	88 60       	ori	r24, 0x08	; 8
    1e54:	8c 93       	st	X, r24
}
    1e56:	cf 91       	pop	r28
    1e58:	df 91       	pop	r29
    1e5a:	08 95       	ret

00001e5c <setACSPwrHigh>:
 *
 *			setACSPwrHigh();
 *
 */
void setACSPwrHigh(void)
{
    1e5c:	df 93       	push	r29
    1e5e:	cf 93       	push	r28
    1e60:	cd b7       	in	r28, 0x3d	; 61
    1e62:	de b7       	in	r29, 0x3e	; 62
	DDRD |= ACS_PWR;
    1e64:	a1 e3       	ldi	r26, 0x31	; 49
    1e66:	b0 e0       	ldi	r27, 0x00	; 0
    1e68:	e1 e3       	ldi	r30, 0x31	; 49
    1e6a:	f0 e0       	ldi	r31, 0x00	; 0
    1e6c:	80 81       	ld	r24, Z
    1e6e:	80 64       	ori	r24, 0x40	; 64
    1e70:	8c 93       	st	X, r24
	PORTD |= ACS_PWR;
    1e72:	a2 e3       	ldi	r26, 0x32	; 50
    1e74:	b0 e0       	ldi	r27, 0x00	; 0
    1e76:	e2 e3       	ldi	r30, 0x32	; 50
    1e78:	f0 e0       	ldi	r31, 0x00	; 0
    1e7a:	80 81       	ld	r24, Z
    1e7c:	80 64       	ori	r24, 0x40	; 64
    1e7e:	8c 93       	st	X, r24
	DDRB |= ACS_PWRH;
    1e80:	a7 e3       	ldi	r26, 0x37	; 55
    1e82:	b0 e0       	ldi	r27, 0x00	; 0
    1e84:	e7 e3       	ldi	r30, 0x37	; 55
    1e86:	f0 e0       	ldi	r31, 0x00	; 0
    1e88:	80 81       	ld	r24, Z
    1e8a:	88 60       	ori	r24, 0x08	; 8
    1e8c:	8c 93       	st	X, r24
	PORTB |= ACS_PWRH;
    1e8e:	a8 e3       	ldi	r26, 0x38	; 56
    1e90:	b0 e0       	ldi	r27, 0x00	; 0
    1e92:	e8 e3       	ldi	r30, 0x38	; 56
    1e94:	f0 e0       	ldi	r31, 0x00	; 0
    1e96:	80 81       	ld	r24, Z
    1e98:	88 60       	ori	r24, 0x08	; 8
    1e9a:	8c 93       	st	X, r24
}
    1e9c:	cf 91       	pop	r28
    1e9e:	df 91       	pop	r29
    1ea0:	08 95       	ret

00001ea2 <powerON>:

/*****************************************************************************/
// 

void powerON(void) 
{ 
    1ea2:	df 93       	push	r29
    1ea4:	cf 93       	push	r28
    1ea6:	cd b7       	in	r28, 0x3d	; 61
    1ea8:	de b7       	in	r29, 0x3e	; 62
	PORTB |= PWRON;
    1eaa:	a8 e3       	ldi	r26, 0x38	; 56
    1eac:	b0 e0       	ldi	r27, 0x00	; 0
    1eae:	e8 e3       	ldi	r30, 0x38	; 56
    1eb0:	f0 e0       	ldi	r31, 0x00	; 0
    1eb2:	80 81       	ld	r24, Z
    1eb4:	80 61       	ori	r24, 0x10	; 16
    1eb6:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		if(leds_on < 4)
    1eb8:	80 91 ac 01 	lds	r24, 0x01AC
    1ebc:	84 30       	cpi	r24, 0x04	; 4
    1ebe:	18 f4       	brcc	.+6      	; 0x1ec6 <powerON+0x24>
			leds_on = 3;
    1ec0:	83 e0       	ldi	r24, 0x03	; 3
    1ec2:	80 93 ac 01 	sts	0x01AC, r24
	#endif
}
    1ec6:	cf 91       	pop	r28
    1ec8:	df 91       	pop	r29
    1eca:	08 95       	ret

00001ecc <powerOFF>:

void powerOFF(void)
{
    1ecc:	df 93       	push	r29
    1ece:	cf 93       	push	r28
    1ed0:	00 d0       	rcall	.+0      	; 0x1ed2 <powerOFF+0x6>
    1ed2:	cd b7       	in	r28, 0x3d	; 61
    1ed4:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~PWRON;
    1ed6:	a8 e3       	ldi	r26, 0x38	; 56
    1ed8:	b0 e0       	ldi	r27, 0x00	; 0
    1eda:	e8 e3       	ldi	r30, 0x38	; 56
    1edc:	f0 e0       	ldi	r31, 0x00	; 0
    1ede:	80 81       	ld	r24, Z
    1ee0:	8f 7e       	andi	r24, 0xEF	; 239
    1ee2:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		if(leds_on < 4)
    1ee4:	80 91 ac 01 	lds	r24, 0x01AC
    1ee8:	84 30       	cpi	r24, 0x04	; 4
    1eea:	90 f4       	brcc	.+36     	; 0x1f10 <powerOFF+0x44>
			leds_on = (leds_on ? 1 : (statusLEDs.byte && 1));
    1eec:	80 91 ac 01 	lds	r24, 0x01AC
    1ef0:	88 23       	and	r24, r24
    1ef2:	21 f4       	brne	.+8      	; 0x1efc <powerOFF+0x30>
    1ef4:	80 91 97 01 	lds	r24, 0x0197
    1ef8:	88 23       	and	r24, r24
    1efa:	29 f0       	breq	.+10     	; 0x1f06 <powerOFF+0x3a>
    1efc:	81 e0       	ldi	r24, 0x01	; 1
    1efe:	90 e0       	ldi	r25, 0x00	; 0
    1f00:	9a 83       	std	Y+2, r25	; 0x02
    1f02:	89 83       	std	Y+1, r24	; 0x01
    1f04:	02 c0       	rjmp	.+4      	; 0x1f0a <powerOFF+0x3e>
    1f06:	1a 82       	std	Y+2, r1	; 0x02
    1f08:	19 82       	std	Y+1, r1	; 0x01
    1f0a:	89 81       	ldd	r24, Y+1	; 0x01
    1f0c:	80 93 ac 01 	sts	0x01AC, r24
	#endif
}
    1f10:	0f 90       	pop	r0
    1f12:	0f 90       	pop	r0
    1f14:	cf 91       	pop	r28
    1f16:	df 91       	pop	r29
    1f18:	08 95       	ret

00001f1a <__vector_10>:
 *
 * By default, it runs at 10kHz which means this ISR is called
 * every ~100µs! This is nice for all kinds of timing stuff!
 */
ISR (TIMER0_COMP_vect)
{
    1f1a:	1f 92       	push	r1
    1f1c:	0f 92       	push	r0
    1f1e:	0f b6       	in	r0, 0x3f	; 63
    1f20:	0f 92       	push	r0
    1f22:	11 24       	eor	r1, r1
    1f24:	2f 93       	push	r18
    1f26:	3f 93       	push	r19
    1f28:	5f 93       	push	r21
    1f2a:	6f 93       	push	r22
    1f2c:	7f 93       	push	r23
    1f2e:	8f 93       	push	r24
    1f30:	9f 93       	push	r25
    1f32:	af 93       	push	r26
    1f34:	bf 93       	push	r27
    1f36:	ef 93       	push	r30
    1f38:	ff 93       	push	r31
    1f3a:	df 93       	push	r29
    1f3c:	cf 93       	push	r28
    1f3e:	cd b7       	in	r28, 0x3d	; 61
    1f40:	de b7       	in	r29, 0x3e	; 62
    1f42:	2b 97       	sbiw	r28, 0x0b	; 11
    1f44:	de bf       	out	0x3e, r29	; 62
    1f46:	cd bf       	out	0x3d, r28	; 61
	#ifdef POWER_ON_WARNING
		static uint16_t leds_on_timer = 0;
	#endif
	
	// 16bit timer (100µs resolution)
	timer++;
    1f48:	80 91 92 01 	lds	r24, 0x0192
    1f4c:	90 91 93 01 	lds	r25, 0x0193
    1f50:	01 96       	adiw	r24, 0x01	; 1
    1f52:	90 93 93 01 	sts	0x0193, r25
    1f56:	80 93 92 01 	sts	0x0192, r24
	
	// Blocking delay (100µs):
	delay_timer++;
    1f5a:	80 91 ed 01 	lds	r24, 0x01ED
    1f5e:	8f 5f       	subi	r24, 0xFF	; 255
    1f60:	80 93 ed 01 	sts	0x01ED, r24
	
	// All 1ms based timing stuff
	if(ms_timer++ >= 9) { // 10 * 100µs = 1ms, >= 9 because 0..9 = 10 counts
    1f64:	20 91 f0 01 	lds	r18, 0x01F0
    1f68:	2b 87       	std	Y+11, r18	; 0x0b
    1f6a:	1a 86       	std	Y+10, r1	; 0x0a
    1f6c:	8b 85       	ldd	r24, Y+11	; 0x0b
    1f6e:	89 30       	cpi	r24, 0x09	; 9
    1f70:	10 f0       	brcs	.+4      	; 0x1f76 <__vector_10+0x5c>
    1f72:	91 e0       	ldi	r25, 0x01	; 1
    1f74:	9a 87       	std	Y+10, r25	; 0x0a
    1f76:	8b 85       	ldd	r24, Y+11	; 0x0b
    1f78:	8f 5f       	subi	r24, 0xFF	; 255
    1f7a:	80 93 f0 01 	sts	0x01F0, r24
    1f7e:	2a 85       	ldd	r18, Y+10	; 0x0a
    1f80:	22 23       	and	r18, r18
    1f82:	09 f4       	brne	.+2      	; 0x1f86 <__vector_10+0x6c>
    1f84:	ec c1       	rjmp	.+984    	; 0x235e <__vector_10+0x444>
		// 16bit Stopwatches:
		if(stopwatches.watches & STOPWATCH1)
    1f86:	80 91 c5 01 	lds	r24, 0x01C5
    1f8a:	88 2f       	mov	r24, r24
    1f8c:	90 e0       	ldi	r25, 0x00	; 0
    1f8e:	81 70       	andi	r24, 0x01	; 1
    1f90:	90 70       	andi	r25, 0x00	; 0
    1f92:	88 23       	and	r24, r24
    1f94:	49 f0       	breq	.+18     	; 0x1fa8 <__vector_10+0x8e>
			stopwatches.watch1++;
    1f96:	80 91 c6 01 	lds	r24, 0x01C6
    1f9a:	90 91 c7 01 	lds	r25, 0x01C7
    1f9e:	01 96       	adiw	r24, 0x01	; 1
    1fa0:	90 93 c7 01 	sts	0x01C7, r25
    1fa4:	80 93 c6 01 	sts	0x01C6, r24
		if(stopwatches.watches & STOPWATCH2)
    1fa8:	80 91 c5 01 	lds	r24, 0x01C5
    1fac:	88 2f       	mov	r24, r24
    1fae:	90 e0       	ldi	r25, 0x00	; 0
    1fb0:	82 70       	andi	r24, 0x02	; 2
    1fb2:	90 70       	andi	r25, 0x00	; 0
    1fb4:	00 97       	sbiw	r24, 0x00	; 0
    1fb6:	49 f0       	breq	.+18     	; 0x1fca <__vector_10+0xb0>
			stopwatches.watch2++;
    1fb8:	80 91 c8 01 	lds	r24, 0x01C8
    1fbc:	90 91 c9 01 	lds	r25, 0x01C9
    1fc0:	01 96       	adiw	r24, 0x01	; 1
    1fc2:	90 93 c9 01 	sts	0x01C9, r25
    1fc6:	80 93 c8 01 	sts	0x01C8, r24
		if(stopwatches.watches & STOPWATCH3)
    1fca:	80 91 c5 01 	lds	r24, 0x01C5
    1fce:	88 2f       	mov	r24, r24
    1fd0:	90 e0       	ldi	r25, 0x00	; 0
    1fd2:	84 70       	andi	r24, 0x04	; 4
    1fd4:	90 70       	andi	r25, 0x00	; 0
    1fd6:	00 97       	sbiw	r24, 0x00	; 0
    1fd8:	49 f0       	breq	.+18     	; 0x1fec <__vector_10+0xd2>
			stopwatches.watch3++;
    1fda:	80 91 ca 01 	lds	r24, 0x01CA
    1fde:	90 91 cb 01 	lds	r25, 0x01CB
    1fe2:	01 96       	adiw	r24, 0x01	; 1
    1fe4:	90 93 cb 01 	sts	0x01CB, r25
    1fe8:	80 93 ca 01 	sts	0x01CA, r24
		if(stopwatches.watches & STOPWATCH4)
    1fec:	80 91 c5 01 	lds	r24, 0x01C5
    1ff0:	88 2f       	mov	r24, r24
    1ff2:	90 e0       	ldi	r25, 0x00	; 0
    1ff4:	88 70       	andi	r24, 0x08	; 8
    1ff6:	90 70       	andi	r25, 0x00	; 0
    1ff8:	00 97       	sbiw	r24, 0x00	; 0
    1ffa:	49 f0       	breq	.+18     	; 0x200e <__vector_10+0xf4>
			stopwatches.watch4++;
    1ffc:	80 91 cc 01 	lds	r24, 0x01CC
    2000:	90 91 cd 01 	lds	r25, 0x01CD
    2004:	01 96       	adiw	r24, 0x01	; 1
    2006:	90 93 cd 01 	sts	0x01CD, r25
    200a:	80 93 cc 01 	sts	0x01CC, r24
		if(stopwatches.watches & STOPWATCH5)
    200e:	80 91 c5 01 	lds	r24, 0x01C5
    2012:	88 2f       	mov	r24, r24
    2014:	90 e0       	ldi	r25, 0x00	; 0
    2016:	80 71       	andi	r24, 0x10	; 16
    2018:	90 70       	andi	r25, 0x00	; 0
    201a:	00 97       	sbiw	r24, 0x00	; 0
    201c:	49 f0       	breq	.+18     	; 0x2030 <__vector_10+0x116>
			stopwatches.watch5++;
    201e:	80 91 ce 01 	lds	r24, 0x01CE
    2022:	90 91 cf 01 	lds	r25, 0x01CF
    2026:	01 96       	adiw	r24, 0x01	; 1
    2028:	90 93 cf 01 	sts	0x01CF, r25
    202c:	80 93 ce 01 	sts	0x01CE, r24
		if(stopwatches.watches & STOPWATCH6)
    2030:	80 91 c5 01 	lds	r24, 0x01C5
    2034:	88 2f       	mov	r24, r24
    2036:	90 e0       	ldi	r25, 0x00	; 0
    2038:	80 72       	andi	r24, 0x20	; 32
    203a:	90 70       	andi	r25, 0x00	; 0
    203c:	00 97       	sbiw	r24, 0x00	; 0
    203e:	49 f0       	breq	.+18     	; 0x2052 <__vector_10+0x138>
			stopwatches.watch6++;
    2040:	80 91 d0 01 	lds	r24, 0x01D0
    2044:	90 91 d1 01 	lds	r25, 0x01D1
    2048:	01 96       	adiw	r24, 0x01	; 1
    204a:	90 93 d1 01 	sts	0x01D1, r25
    204e:	80 93 d0 01 	sts	0x01D0, r24
		if(stopwatches.watches & STOPWATCH7)
    2052:	80 91 c5 01 	lds	r24, 0x01C5
    2056:	88 2f       	mov	r24, r24
    2058:	90 e0       	ldi	r25, 0x00	; 0
    205a:	80 74       	andi	r24, 0x40	; 64
    205c:	90 70       	andi	r25, 0x00	; 0
    205e:	00 97       	sbiw	r24, 0x00	; 0
    2060:	49 f0       	breq	.+18     	; 0x2074 <__vector_10+0x15a>
			stopwatches.watch7++;
    2062:	80 91 d2 01 	lds	r24, 0x01D2
    2066:	90 91 d3 01 	lds	r25, 0x01D3
    206a:	01 96       	adiw	r24, 0x01	; 1
    206c:	90 93 d3 01 	sts	0x01D3, r25
    2070:	80 93 d2 01 	sts	0x01D2, r24
		if(stopwatches.watches & STOPWATCH8)
    2074:	80 91 c5 01 	lds	r24, 0x01C5
    2078:	88 23       	and	r24, r24
    207a:	4c f4       	brge	.+18     	; 0x208e <__vector_10+0x174>
			stopwatches.watch8++;
    207c:	80 91 d4 01 	lds	r24, 0x01D4
    2080:	90 91 d5 01 	lds	r25, 0x01D5
    2084:	01 96       	adiw	r24, 0x01	; 1
    2086:	90 93 d5 01 	sts	0x01D5, r25
    208a:	80 93 d4 01 	sts	0x01D4, r24

		// Speed measurement timer
		if(speed_timer++ > SPEED_TIMER_BASE) {
    208e:	80 91 e1 01 	lds	r24, 0x01E1
    2092:	89 87       	std	Y+9, r24	; 0x09
    2094:	18 86       	std	Y+8, r1	; 0x08
    2096:	99 85       	ldd	r25, Y+9	; 0x09
    2098:	99 3c       	cpi	r25, 0xC9	; 201
    209a:	10 f0       	brcs	.+4      	; 0x20a0 <__vector_10+0x186>
    209c:	21 e0       	ldi	r18, 0x01	; 1
    209e:	28 87       	std	Y+8, r18	; 0x08
    20a0:	89 85       	ldd	r24, Y+9	; 0x09
    20a2:	8f 5f       	subi	r24, 0xFF	; 255
    20a4:	80 93 e1 01 	sts	0x01E1, r24
    20a8:	88 85       	ldd	r24, Y+8	; 0x08
    20aa:	88 23       	and	r24, r24
    20ac:	e9 f0       	breq	.+58     	; 0x20e8 <__vector_10+0x1ce>
			mright_speed = mright_counter;
    20ae:	80 91 bf 01 	lds	r24, 0x01BF
    20b2:	90 91 c0 01 	lds	r25, 0x01C0
    20b6:	90 93 f2 01 	sts	0x01F2, r25
    20ba:	80 93 f1 01 	sts	0x01F1, r24
			mleft_speed = mleft_counter;
    20be:	80 91 e9 01 	lds	r24, 0x01E9
    20c2:	90 91 ea 01 	lds	r25, 0x01EA
    20c6:	90 93 b0 01 	sts	0x01B0, r25
    20ca:	80 93 af 01 	sts	0x01AF, r24
			mright_counter = 0;
    20ce:	10 92 c0 01 	sts	0x01C0, r1
    20d2:	10 92 bf 01 	sts	0x01BF, r1
			mleft_counter = 0;
    20d6:	10 92 ea 01 	sts	0x01EA, r1
    20da:	10 92 e9 01 	sts	0x01E9, r1
			motor_control = true;
    20de:	81 e0       	ldi	r24, 0x01	; 1
    20e0:	80 93 ab 01 	sts	0x01AB, r24
			speed_timer = 0;
    20e4:	10 92 e1 01 	sts	0x01E1, r1
		}
		
		// Power on LED flashing:
		#ifdef POWER_ON_WARNING
			if(leds_on < 3) {
    20e8:	80 91 ac 01 	lds	r24, 0x01AC
    20ec:	83 30       	cpi	r24, 0x03	; 3
    20ee:	08 f0       	brcs	.+2      	; 0x20f2 <__vector_10+0x1d8>
    20f0:	a3 c0       	rjmp	.+326    	; 0x2238 <__vector_10+0x31e>
				if(leds_on == 2) {
    20f2:	80 91 ac 01 	lds	r24, 0x01AC
    20f6:	82 30       	cpi	r24, 0x02	; 2
    20f8:	09 f0       	breq	.+2      	; 0x20fc <__vector_10+0x1e2>
    20fa:	6b c0       	rjmp	.+214    	; 0x21d2 <__vector_10+0x2b8>
					if(!statusLEDs.byte) {
    20fc:	80 91 97 01 	lds	r24, 0x0197
    2100:	88 23       	and	r24, r24
    2102:	09 f0       	breq	.+2      	; 0x2106 <__vector_10+0x1ec>
    2104:	4b c0       	rjmp	.+150    	; 0x219c <__vector_10+0x282>
						if(leds_on_timer++ % 200 == 0) {
    2106:	80 91 84 01 	lds	r24, 0x0184
    210a:	90 91 85 01 	lds	r25, 0x0185
    210e:	9f 83       	std	Y+7, r25	; 0x07
    2110:	8e 83       	std	Y+6, r24	; 0x06
    2112:	28 ec       	ldi	r18, 0xC8	; 200
    2114:	30 e0       	ldi	r19, 0x00	; 0
    2116:	8e 81       	ldd	r24, Y+6	; 0x06
    2118:	9f 81       	ldd	r25, Y+7	; 0x07
    211a:	b9 01       	movw	r22, r18
    211c:	0e 94 bc 1b 	call	0x3778	; 0x3778 <__udivmodhi4>
    2120:	1d 82       	std	Y+5, r1	; 0x05
    2122:	00 97       	sbiw	r24, 0x00	; 0
    2124:	11 f4       	brne	.+4      	; 0x212a <__vector_10+0x210>
    2126:	91 e0       	ldi	r25, 0x01	; 1
    2128:	9d 83       	std	Y+5, r25	; 0x05
    212a:	8e 81       	ldd	r24, Y+6	; 0x06
    212c:	9f 81       	ldd	r25, Y+7	; 0x07
    212e:	01 96       	adiw	r24, 0x01	; 1
    2130:	90 93 85 01 	sts	0x0185, r25
    2134:	80 93 84 01 	sts	0x0184, r24
    2138:	2d 81       	ldd	r18, Y+5	; 0x05
    213a:	22 23       	and	r18, r18
    213c:	09 f4       	brne	.+2      	; 0x2140 <__vector_10+0x226>
    213e:	7c c0       	rjmp	.+248    	; 0x2238 <__vector_10+0x31e>
							if(leds_on_timer > POWER_ON_SHOW_TIME) {
    2140:	80 91 84 01 	lds	r24, 0x0184
    2144:	90 91 85 01 	lds	r25, 0x0185
    2148:	2f e0       	ldi	r18, 0x0F	; 15
    214a:	81 3a       	cpi	r24, 0xA1	; 161
    214c:	92 07       	cpc	r25, r18
    214e:	a8 f0       	brcs	.+42     	; 0x217a <__vector_10+0x260>
								DDRB &= ~SL5; 
    2150:	a7 e3       	ldi	r26, 0x37	; 55
    2152:	b0 e0       	ldi	r27, 0x00	; 0
    2154:	e7 e3       	ldi	r30, 0x37	; 55
    2156:	f0 e0       	ldi	r31, 0x00	; 0
    2158:	80 81       	ld	r24, Z
    215a:	8d 7f       	andi	r24, 0xFD	; 253
    215c:	8c 93       	st	X, r24
								PORTB &= ~SL5;
    215e:	a8 e3       	ldi	r26, 0x38	; 56
    2160:	b0 e0       	ldi	r27, 0x00	; 0
    2162:	e8 e3       	ldi	r30, 0x38	; 56
    2164:	f0 e0       	ldi	r31, 0x00	; 0
    2166:	80 81       	ld	r24, Z
    2168:	8d 7f       	andi	r24, 0xFD	; 253
    216a:	8c 93       	st	X, r24
								leds_on = 0;
    216c:	10 92 ac 01 	sts	0x01AC, r1
								leds_on_timer = 0;
    2170:	10 92 85 01 	sts	0x0185, r1
    2174:	10 92 84 01 	sts	0x0184, r1
    2178:	5f c0       	rjmp	.+190    	; 0x2238 <__vector_10+0x31e>
							}
							else {
								DDRB ^= SL5; 
    217a:	a7 e3       	ldi	r26, 0x37	; 55
    217c:	b0 e0       	ldi	r27, 0x00	; 0
    217e:	e7 e3       	ldi	r30, 0x37	; 55
    2180:	f0 e0       	ldi	r31, 0x00	; 0
    2182:	90 81       	ld	r25, Z
    2184:	82 e0       	ldi	r24, 0x02	; 2
    2186:	89 27       	eor	r24, r25
    2188:	8c 93       	st	X, r24
								PORTB ^= SL5;
    218a:	a8 e3       	ldi	r26, 0x38	; 56
    218c:	b0 e0       	ldi	r27, 0x00	; 0
    218e:	e8 e3       	ldi	r30, 0x38	; 56
    2190:	f0 e0       	ldi	r31, 0x00	; 0
    2192:	90 81       	ld	r25, Z
    2194:	82 e0       	ldi	r24, 0x02	; 2
    2196:	89 27       	eor	r24, r25
    2198:	8c 93       	st	X, r24
    219a:	4e c0       	rjmp	.+156    	; 0x2238 <__vector_10+0x31e>
							}
						}
					}
					else {
						if(!statusLEDs.LED5) {
    219c:	80 91 97 01 	lds	r24, 0x0197
    21a0:	80 71       	andi	r24, 0x10	; 16
    21a2:	88 23       	and	r24, r24
    21a4:	71 f4       	brne	.+28     	; 0x21c2 <__vector_10+0x2a8>
							DDRB &= ~SL5; 
    21a6:	a7 e3       	ldi	r26, 0x37	; 55
    21a8:	b0 e0       	ldi	r27, 0x00	; 0
    21aa:	e7 e3       	ldi	r30, 0x37	; 55
    21ac:	f0 e0       	ldi	r31, 0x00	; 0
    21ae:	80 81       	ld	r24, Z
    21b0:	8d 7f       	andi	r24, 0xFD	; 253
    21b2:	8c 93       	st	X, r24
							PORTB &= ~SL5;
    21b4:	a8 e3       	ldi	r26, 0x38	; 56
    21b6:	b0 e0       	ldi	r27, 0x00	; 0
    21b8:	e8 e3       	ldi	r30, 0x38	; 56
    21ba:	f0 e0       	ldi	r31, 0x00	; 0
    21bc:	80 81       	ld	r24, Z
    21be:	8d 7f       	andi	r24, 0xFD	; 253
    21c0:	8c 93       	st	X, r24
						}
						leds_on_timer = 0;
    21c2:	10 92 85 01 	sts	0x0185, r1
    21c6:	10 92 84 01 	sts	0x0184, r1
						leds_on = 1;
    21ca:	81 e0       	ldi	r24, 0x01	; 1
    21cc:	80 93 ac 01 	sts	0x01AC, r24
    21d0:	33 c0       	rjmp	.+102    	; 0x2238 <__vector_10+0x31e>
					}
				}
				else if(leds_on_timer > POWER_ON_WAIT_TIME) {
    21d2:	80 91 84 01 	lds	r24, 0x0184
    21d6:	90 91 85 01 	lds	r25, 0x0185
    21da:	2e e2       	ldi	r18, 0x2E	; 46
    21dc:	81 3e       	cpi	r24, 0xE1	; 225
    21de:	92 07       	cpc	r25, r18
    21e0:	10 f1       	brcs	.+68     	; 0x2226 <__vector_10+0x30c>
					if(leds_on == 1) {
    21e2:	80 91 ac 01 	lds	r24, 0x01AC
    21e6:	81 30       	cpi	r24, 0x01	; 1
    21e8:	b1 f4       	brne	.+44     	; 0x2216 <__vector_10+0x2fc>
						leds_on = 0;
    21ea:	10 92 ac 01 	sts	0x01AC, r1
						if(!statusLEDs.LED5) {
    21ee:	80 91 97 01 	lds	r24, 0x0197
    21f2:	80 71       	andi	r24, 0x10	; 16
    21f4:	88 23       	and	r24, r24
    21f6:	91 f4       	brne	.+36     	; 0x221c <__vector_10+0x302>
							DDRB &= ~SL5; 
    21f8:	a7 e3       	ldi	r26, 0x37	; 55
    21fa:	b0 e0       	ldi	r27, 0x00	; 0
    21fc:	e7 e3       	ldi	r30, 0x37	; 55
    21fe:	f0 e0       	ldi	r31, 0x00	; 0
    2200:	80 81       	ld	r24, Z
    2202:	8d 7f       	andi	r24, 0xFD	; 253
    2204:	8c 93       	st	X, r24
							PORTB &= ~SL5;
    2206:	a8 e3       	ldi	r26, 0x38	; 56
    2208:	b0 e0       	ldi	r27, 0x00	; 0
    220a:	e8 e3       	ldi	r30, 0x38	; 56
    220c:	f0 e0       	ldi	r31, 0x00	; 0
    220e:	80 81       	ld	r24, Z
    2210:	8d 7f       	andi	r24, 0xFD	; 253
    2212:	8c 93       	st	X, r24
    2214:	03 c0       	rjmp	.+6      	; 0x221c <__vector_10+0x302>
						}
					}
					else 
						leds_on = 2;
    2216:	82 e0       	ldi	r24, 0x02	; 2
    2218:	80 93 ac 01 	sts	0x01AC, r24
					leds_on_timer = 0;
    221c:	10 92 85 01 	sts	0x0185, r1
    2220:	10 92 84 01 	sts	0x0184, r1
    2224:	09 c0       	rjmp	.+18     	; 0x2238 <__vector_10+0x31e>
				}
				else
					leds_on_timer++;
    2226:	80 91 84 01 	lds	r24, 0x0184
    222a:	90 91 85 01 	lds	r25, 0x0185
    222e:	01 96       	adiw	r24, 0x01	; 1
    2230:	90 93 85 01 	sts	0x0185, r25
    2234:	80 93 84 01 	sts	0x0184, r24
			}
		#endif

		// ACS timer:
		if(acs_timer < (ACS_UPDATE_INTERVAL+1))
    2238:	80 91 b9 01 	lds	r24, 0x01B9
    223c:	90 91 ba 01 	lds	r25, 0x01BA
    2240:	83 30       	cpi	r24, 0x03	; 3
    2242:	91 05       	cpc	r25, r1
    2244:	48 f4       	brcc	.+18     	; 0x2258 <__vector_10+0x33e>
			acs_timer++;	
    2246:	80 91 b9 01 	lds	r24, 0x01B9
    224a:	90 91 ba 01 	lds	r25, 0x01BA
    224e:	01 96       	adiw	r24, 0x01	; 1
    2250:	90 93 ba 01 	sts	0x01BA, r25
    2254:	80 93 b9 01 	sts	0x01B9, r24

		// Overcurrent measurement timer
		if(overcurrent_timer < 55)
    2258:	80 91 d9 01 	lds	r24, 0x01D9
    225c:	87 33       	cpi	r24, 0x37	; 55
    225e:	28 f4       	brcc	.+10     	; 0x226a <__vector_10+0x350>
			overcurrent_timer++;
    2260:	80 91 d9 01 	lds	r24, 0x01D9
    2264:	8f 5f       	subi	r24, 0xFF	; 255
    2266:	80 93 d9 01 	sts	0x01D9, r24
		
		// Bumper check timer
		if(bumper_timer < 52)
    226a:	80 91 e4 01 	lds	r24, 0x01E4
    226e:	84 33       	cpi	r24, 0x34	; 52
    2270:	28 f4       	brcc	.+10     	; 0x227c <__vector_10+0x362>
			bumper_timer++;		
    2272:	80 91 e4 01 	lds	r24, 0x01E4
    2276:	8f 5f       	subi	r24, 0xFF	; 255
    2278:	80 93 e4 01 	sts	0x01E4, r24
		
		// Soft PWM adjustment and automatic PWM shutdown if motor power is 0:
		if(speed_adjust_timer++ > 2) {
    227c:	80 91 df 01 	lds	r24, 0x01DF
    2280:	8c 83       	std	Y+4, r24	; 0x04
    2282:	1b 82       	std	Y+3, r1	; 0x03
    2284:	9c 81       	ldd	r25, Y+4	; 0x04
    2286:	93 30       	cpi	r25, 0x03	; 3
    2288:	10 f0       	brcs	.+4      	; 0x228e <__vector_10+0x374>
    228a:	21 e0       	ldi	r18, 0x01	; 1
    228c:	2b 83       	std	Y+3, r18	; 0x03
    228e:	8c 81       	ldd	r24, Y+4	; 0x04
    2290:	8f 5f       	subi	r24, 0xFF	; 255
    2292:	80 93 df 01 	sts	0x01DF, r24
    2296:	8b 81       	ldd	r24, Y+3	; 0x03
    2298:	88 23       	and	r24, r24
    229a:	09 f4       	brne	.+2      	; 0x229e <__vector_10+0x384>
    229c:	5e c0       	rjmp	.+188    	; 0x235a <__vector_10+0x440>
			if(mright_ptmp != mright_power) {
    229e:	80 91 da 01 	lds	r24, 0x01DA
    22a2:	28 2f       	mov	r18, r24
    22a4:	30 e0       	ldi	r19, 0x00	; 0
    22a6:	80 91 bd 01 	lds	r24, 0x01BD
    22aa:	90 91 be 01 	lds	r25, 0x01BE
    22ae:	28 17       	cp	r18, r24
    22b0:	39 07       	cpc	r19, r25
    22b2:	d9 f0       	breq	.+54     	; 0x22ea <__vector_10+0x3d0>
				if(mright_ptmp < mright_power) 
    22b4:	80 91 da 01 	lds	r24, 0x01DA
    22b8:	28 2f       	mov	r18, r24
    22ba:	30 e0       	ldi	r19, 0x00	; 0
    22bc:	80 91 bd 01 	lds	r24, 0x01BD
    22c0:	90 91 be 01 	lds	r25, 0x01BE
    22c4:	28 17       	cp	r18, r24
    22c6:	39 07       	cpc	r19, r25
    22c8:	34 f4       	brge	.+12     	; 0x22d6 <__vector_10+0x3bc>
					mright_ptmp++;
    22ca:	80 91 da 01 	lds	r24, 0x01DA
    22ce:	8f 5f       	subi	r24, 0xFF	; 255
    22d0:	80 93 da 01 	sts	0x01DA, r24
    22d4:	05 c0       	rjmp	.+10     	; 0x22e0 <__vector_10+0x3c6>
				else 
					mright_ptmp--;
    22d6:	80 91 da 01 	lds	r24, 0x01DA
    22da:	81 50       	subi	r24, 0x01	; 1
    22dc:	80 93 da 01 	sts	0x01DA, r24
				OCR1AL = mright_ptmp;
    22e0:	ea e4       	ldi	r30, 0x4A	; 74
    22e2:	f0 e0       	ldi	r31, 0x00	; 0
    22e4:	80 91 da 01 	lds	r24, 0x01DA
    22e8:	80 83       	st	Z, r24
			}
			if(mleft_ptmp != mleft_power) {
    22ea:	80 91 fc 01 	lds	r24, 0x01FC
    22ee:	28 2f       	mov	r18, r24
    22f0:	30 e0       	ldi	r19, 0x00	; 0
    22f2:	80 91 ad 01 	lds	r24, 0x01AD
    22f6:	90 91 ae 01 	lds	r25, 0x01AE
    22fa:	28 17       	cp	r18, r24
    22fc:	39 07       	cpc	r19, r25
    22fe:	d9 f0       	breq	.+54     	; 0x2336 <__vector_10+0x41c>
				if(mleft_ptmp < mleft_power) 
    2300:	80 91 fc 01 	lds	r24, 0x01FC
    2304:	28 2f       	mov	r18, r24
    2306:	30 e0       	ldi	r19, 0x00	; 0
    2308:	80 91 ad 01 	lds	r24, 0x01AD
    230c:	90 91 ae 01 	lds	r25, 0x01AE
    2310:	28 17       	cp	r18, r24
    2312:	39 07       	cpc	r19, r25
    2314:	34 f4       	brge	.+12     	; 0x2322 <__vector_10+0x408>
					mleft_ptmp++;
    2316:	80 91 fc 01 	lds	r24, 0x01FC
    231a:	8f 5f       	subi	r24, 0xFF	; 255
    231c:	80 93 fc 01 	sts	0x01FC, r24
    2320:	05 c0       	rjmp	.+10     	; 0x232c <__vector_10+0x412>
				else 
					mleft_ptmp--;
    2322:	80 91 fc 01 	lds	r24, 0x01FC
    2326:	81 50       	subi	r24, 0x01	; 1
    2328:	80 93 fc 01 	sts	0x01FC, r24
				OCR1BL = mleft_ptmp;
    232c:	e8 e4       	ldi	r30, 0x48	; 72
    232e:	f0 e0       	ldi	r31, 0x00	; 0
    2330:	80 91 fc 01 	lds	r24, 0x01FC
    2334:	80 83       	st	Z, r24
			}
			if(mleft_ptmp || mright_ptmp)
    2336:	80 91 fc 01 	lds	r24, 0x01FC
    233a:	88 23       	and	r24, r24
    233c:	21 f4       	brne	.+8      	; 0x2346 <__vector_10+0x42c>
    233e:	80 91 da 01 	lds	r24, 0x01DA
    2342:	88 23       	and	r24, r24
    2344:	29 f0       	breq	.+10     	; 0x2350 <__vector_10+0x436>
				TCCR1A = (1 << WGM11) | (1 << COM1A1) | (1 << COM1B1);
    2346:	ef e4       	ldi	r30, 0x4F	; 79
    2348:	f0 e0       	ldi	r31, 0x00	; 0
    234a:	82 ea       	ldi	r24, 0xA2	; 162
    234c:	80 83       	st	Z, r24
    234e:	03 c0       	rjmp	.+6      	; 0x2356 <__vector_10+0x43c>
			else
				TCCR1A = 0;
    2350:	ef e4       	ldi	r30, 0x4F	; 79
    2352:	f0 e0       	ldi	r31, 0x00	; 0
    2354:	10 82       	st	Z, r1
			speed_adjust_timer = 0;
    2356:	10 92 df 01 	sts	0x01DF, r1
		}

		ms_timer = 0;
    235a:	10 92 f0 01 	sts	0x01F0, r1
	
	static uint8_t	IRCOMM_RC5_bit;		// bit value
	static uint8_t	IRCOMM_RC5_time;	// count bit time
	static uint16_t IRCOMM_RC5_tmp;		// shift bits in
	
	if((!sysStatACS.rc5_data_received)) {
    235e:	80 91 a1 01 	lds	r24, 0x01A1
    2362:	88 70       	andi	r24, 0x08	; 8
    2364:	88 23       	and	r24, r24
    2366:	09 f0       	breq	.+2      	; 0x236a <__vector_10+0x450>
    2368:	77 c0       	rjmp	.+238    	; 0x2458 <__vector_10+0x53e>
		uint16_t tmp = IRCOMM_RC5_tmp;
    236a:	80 91 80 01 	lds	r24, 0x0180
    236e:	90 91 81 01 	lds	r25, 0x0181
    2372:	9a 83       	std	Y+2, r25	; 0x02
    2374:	89 83       	std	Y+1, r24	; 0x01
		if(++IRCOMM_RC5_time > RC5_PULSE_MAX) {				// count pulse time
    2376:	80 91 82 01 	lds	r24, 0x0182
    237a:	8f 5f       	subi	r24, 0xFF	; 255
    237c:	80 93 82 01 	sts	0x0182, r24
    2380:	80 91 82 01 	lds	r24, 0x0182
    2384:	86 31       	cpi	r24, 0x16	; 22
    2386:	f0 f0       	brcs	.+60     	; 0x23c4 <__vector_10+0x4aa>
			if(!(tmp & 0x4000) && (tmp & 0x2000)) {			// only 14 bits received?
    2388:	89 81       	ldd	r24, Y+1	; 0x01
    238a:	9a 81       	ldd	r25, Y+2	; 0x02
    238c:	80 70       	andi	r24, 0x00	; 0
    238e:	90 74       	andi	r25, 0x40	; 64
    2390:	00 97       	sbiw	r24, 0x00	; 0
    2392:	89 f4       	brne	.+34     	; 0x23b6 <__vector_10+0x49c>
    2394:	89 81       	ldd	r24, Y+1	; 0x01
    2396:	9a 81       	ldd	r25, Y+2	; 0x02
    2398:	80 70       	andi	r24, 0x00	; 0
    239a:	90 72       	andi	r25, 0x20	; 32
    239c:	00 97       	sbiw	r24, 0x00	; 0
    239e:	59 f0       	breq	.+22     	; 0x23b6 <__vector_10+0x49c>
				IRCOMM_RC5_data_ok.data = tmp;				// store result
    23a0:	89 81       	ldd	r24, Y+1	; 0x01
    23a2:	9a 81       	ldd	r25, Y+2	; 0x02
    23a4:	90 93 fb 01 	sts	0x01FB, r25
    23a8:	80 93 fa 01 	sts	0x01FA, r24
				sysStatACS.rc5_data_received = true; // we have new data!
    23ac:	80 91 a1 01 	lds	r24, 0x01A1
    23b0:	88 60       	ori	r24, 0x08	; 8
    23b2:	80 93 a1 01 	sts	0x01A1, r24
			}
			sysStatACS.detect_rc5 = false; // NO RC5! 
    23b6:	80 91 a1 01 	lds	r24, 0x01A1
    23ba:	8f 7e       	andi	r24, 0xEF	; 239
    23bc:	80 93 a1 01 	sts	0x01A1, r24
			tmp = 0;
    23c0:	1a 82       	std	Y+2, r1	; 0x02
    23c2:	19 82       	std	Y+1, r1	; 0x01
		}
		if ((IRCOMM_RC5_bit ^ PINB) & ACS) {				// change detect
    23c4:	e6 e3       	ldi	r30, 0x36	; 54
    23c6:	f0 e0       	ldi	r31, 0x00	; 0
    23c8:	90 81       	ld	r25, Z
    23ca:	80 91 83 01 	lds	r24, 0x0183
    23ce:	89 27       	eor	r24, r25
    23d0:	88 2f       	mov	r24, r24
    23d2:	90 e0       	ldi	r25, 0x00	; 0
    23d4:	84 70       	andi	r24, 0x04	; 4
    23d6:	90 70       	andi	r25, 0x00	; 0
    23d8:	00 97       	sbiw	r24, 0x00	; 0
    23da:	c1 f1       	breq	.+112    	; 0x244c <__vector_10+0x532>
			IRCOMM_RC5_bit = ~IRCOMM_RC5_bit;				// 0x00 -> 0xFF -> 0x00
    23dc:	80 91 83 01 	lds	r24, 0x0183
    23e0:	80 95       	com	r24
    23e2:	80 93 83 01 	sts	0x0183, r24
			if(IRCOMM_RC5_time < RC5_PULSE_MIN)	{			// to short
    23e6:	80 91 82 01 	lds	r24, 0x0182
    23ea:	87 30       	cpi	r24, 0x07	; 7
    23ec:	38 f4       	brcc	.+14     	; 0x23fc <__vector_10+0x4e2>
				sysStatACS.detect_rc5 = false; // RC5 transmission detected! 
    23ee:	80 91 a1 01 	lds	r24, 0x01A1
    23f2:	8f 7e       	andi	r24, 0xEF	; 239
    23f4:	80 93 a1 01 	sts	0x01A1, r24
				tmp = 0;
    23f8:	1a 82       	std	Y+2, r1	; 0x02
    23fa:	19 82       	std	Y+1, r1	; 0x01
			}
			if(!tmp || (IRCOMM_RC5_time > RC5_PULSE_1_2)) {	// start or long pulse time
    23fc:	89 81       	ldd	r24, Y+1	; 0x01
    23fe:	9a 81       	ldd	r25, Y+2	; 0x02
    2400:	00 97       	sbiw	r24, 0x00	; 0
    2402:	21 f0       	breq	.+8      	; 0x240c <__vector_10+0x4f2>
    2404:	80 91 82 01 	lds	r24, 0x0182
    2408:	8f 30       	cpi	r24, 0x0F	; 15
    240a:	00 f1       	brcs	.+64     	; 0x244c <__vector_10+0x532>
				sysStatACS.detect_rc5 = true;
    240c:	80 91 a1 01 	lds	r24, 0x01A1
    2410:	80 61       	ori	r24, 0x10	; 16
    2412:	80 93 a1 01 	sts	0x01A1, r24
				if(!(tmp & 0x4000))							// not to many bits
    2416:	89 81       	ldd	r24, Y+1	; 0x01
    2418:	9a 81       	ldd	r25, Y+2	; 0x02
    241a:	80 70       	andi	r24, 0x00	; 0
    241c:	90 74       	andi	r25, 0x40	; 64
    241e:	00 97       	sbiw	r24, 0x00	; 0
    2420:	31 f4       	brne	.+12     	; 0x242e <__vector_10+0x514>
					tmp <<= 1;								// shift
    2422:	89 81       	ldd	r24, Y+1	; 0x01
    2424:	9a 81       	ldd	r25, Y+2	; 0x02
    2426:	88 0f       	add	r24, r24
    2428:	99 1f       	adc	r25, r25
    242a:	9a 83       	std	Y+2, r25	; 0x02
    242c:	89 83       	std	Y+1, r24	; 0x01
				if(!(IRCOMM_RC5_bit & ACS))					// inverted bit
    242e:	80 91 83 01 	lds	r24, 0x0183
    2432:	88 2f       	mov	r24, r24
    2434:	90 e0       	ldi	r25, 0x00	; 0
    2436:	84 70       	andi	r24, 0x04	; 4
    2438:	90 70       	andi	r25, 0x00	; 0
    243a:	00 97       	sbiw	r24, 0x00	; 0
    243c:	29 f4       	brne	.+10     	; 0x2448 <__vector_10+0x52e>
					tmp |= 1;								// insert new bit
    243e:	89 81       	ldd	r24, Y+1	; 0x01
    2440:	9a 81       	ldd	r25, Y+2	; 0x02
    2442:	81 60       	ori	r24, 0x01	; 1
    2444:	9a 83       	std	Y+2, r25	; 0x02
    2446:	89 83       	std	Y+1, r24	; 0x01
				IRCOMM_RC5_time = 0;						// count next pulse time
    2448:	10 92 82 01 	sts	0x0182, r1
			}
		}
		IRCOMM_RC5_tmp = tmp;	
    244c:	89 81       	ldd	r24, Y+1	; 0x01
    244e:	9a 81       	ldd	r25, Y+2	; 0x02
    2450:	90 93 81 01 	sts	0x0181, r25
    2454:	80 93 80 01 	sts	0x0180, r24
		if(!isEncoderRight())
			cycle_l_r_tmp++;
		else 
			cycle_h_r_tmp++;
	#endif
}
    2458:	2b 96       	adiw	r28, 0x0b	; 11
    245a:	de bf       	out	0x3e, r29	; 62
    245c:	cd bf       	out	0x3d, r28	; 61
    245e:	cf 91       	pop	r28
    2460:	df 91       	pop	r29
    2462:	ff 91       	pop	r31
    2464:	ef 91       	pop	r30
    2466:	bf 91       	pop	r27
    2468:	af 91       	pop	r26
    246a:	9f 91       	pop	r25
    246c:	8f 91       	pop	r24
    246e:	7f 91       	pop	r23
    2470:	6f 91       	pop	r22
    2472:	5f 91       	pop	r21
    2474:	3f 91       	pop	r19
    2476:	2f 91       	pop	r18
    2478:	0f 90       	pop	r0
    247a:	0f be       	out	0x3f, r0	; 63
    247c:	0f 90       	pop	r0
    247e:	1f 90       	pop	r1
    2480:	18 95       	reti

00002482 <sleep>:
 *		sleep(100); // delay 100 * 100us = 10000us = 10ms
 *		// The maximum delay is:
 *		sleep(255); // delay 255 * 100us = 25500us = 25.5ms
 */
void sleep(uint8_t time)
{
    2482:	df 93       	push	r29
    2484:	cf 93       	push	r28
    2486:	0f 92       	push	r0
    2488:	cd b7       	in	r28, 0x3d	; 61
    248a:	de b7       	in	r29, 0x3e	; 62
    248c:	89 83       	std	Y+1, r24	; 0x01
	for (delay_timer = 0; delay_timer < time;);
    248e:	10 92 ed 01 	sts	0x01ED, r1
    2492:	90 91 ed 01 	lds	r25, 0x01ED
    2496:	89 81       	ldd	r24, Y+1	; 0x01
    2498:	98 17       	cp	r25, r24
    249a:	d8 f3       	brcs	.-10     	; 0x2492 <sleep+0x10>
}
    249c:	0f 90       	pop	r0
    249e:	cf 91       	pop	r28
    24a0:	df 91       	pop	r29
    24a2:	08 95       	ret

000024a4 <mSleep>:
 *      mSleep(100); // delay 100 * 1ms = 100ms = 0.1s
 *		mSleep(1000); // delay 1000 * 1ms = 1000ms = 1s
 *
 */
void mSleep(uint16_t time)
{
    24a4:	df 93       	push	r29
    24a6:	cf 93       	push	r28
    24a8:	00 d0       	rcall	.+0      	; 0x24aa <mSleep+0x6>
    24aa:	0f 92       	push	r0
    24ac:	cd b7       	in	r28, 0x3d	; 61
    24ae:	de b7       	in	r29, 0x3e	; 62
    24b0:	9a 83       	std	Y+2, r25	; 0x02
    24b2:	89 83       	std	Y+1, r24	; 0x01
    24b4:	03 c0       	rjmp	.+6      	; 0x24bc <mSleep+0x18>
	while (time--) sleep(10);
    24b6:	8a e0       	ldi	r24, 0x0A	; 10
    24b8:	0e 94 41 12 	call	0x2482	; 0x2482 <sleep>
    24bc:	1b 82       	std	Y+3, r1	; 0x03
    24be:	89 81       	ldd	r24, Y+1	; 0x01
    24c0:	9a 81       	ldd	r25, Y+2	; 0x02
    24c2:	00 97       	sbiw	r24, 0x00	; 0
    24c4:	11 f0       	breq	.+4      	; 0x24ca <mSleep+0x26>
    24c6:	81 e0       	ldi	r24, 0x01	; 1
    24c8:	8b 83       	std	Y+3, r24	; 0x03
    24ca:	89 81       	ldd	r24, Y+1	; 0x01
    24cc:	9a 81       	ldd	r25, Y+2	; 0x02
    24ce:	01 97       	sbiw	r24, 0x01	; 1
    24d0:	9a 83       	std	Y+2, r25	; 0x02
    24d2:	89 83       	std	Y+1, r24	; 0x01
    24d4:	8b 81       	ldd	r24, Y+3	; 0x03
    24d6:	88 23       	and	r24, r24
    24d8:	71 f7       	brne	.-36     	; 0x24b6 <mSleep+0x12>
}
    24da:	0f 90       	pop	r0
    24dc:	0f 90       	pop	r0
    24de:	0f 90       	pop	r0
    24e0:	cf 91       	pop	r28
    24e2:	df 91       	pop	r29
    24e4:	08 95       	ret

000024e6 <delayCycles>:
 * Example:
 * 	delayCycles(1000); // Delays for minimal 1000 instruction cycles
 *					   // (it will be a lot more...)
 */
void delayCycles(uint16_t dly)
{
    24e6:	df 93       	push	r29
    24e8:	cf 93       	push	r28
    24ea:	00 d0       	rcall	.+0      	; 0x24ec <delayCycles+0x6>
    24ec:	0f 92       	push	r0
    24ee:	cd b7       	in	r28, 0x3d	; 61
    24f0:	de b7       	in	r29, 0x3e	; 62
    24f2:	9a 83       	std	Y+2, r25	; 0x02
    24f4:	89 83       	std	Y+1, r24	; 0x01
    24f6:	01 c0       	rjmp	.+2      	; 0x24fa <delayCycles+0x14>
	while(dly--) nop();
    24f8:	00 00       	nop
    24fa:	1b 82       	std	Y+3, r1	; 0x03
    24fc:	89 81       	ldd	r24, Y+1	; 0x01
    24fe:	9a 81       	ldd	r25, Y+2	; 0x02
    2500:	00 97       	sbiw	r24, 0x00	; 0
    2502:	11 f0       	breq	.+4      	; 0x2508 <delayCycles+0x22>
    2504:	81 e0       	ldi	r24, 0x01	; 1
    2506:	8b 83       	std	Y+3, r24	; 0x03
    2508:	89 81       	ldd	r24, Y+1	; 0x01
    250a:	9a 81       	ldd	r25, Y+2	; 0x02
    250c:	01 97       	sbiw	r24, 0x01	; 1
    250e:	9a 83       	std	Y+2, r25	; 0x02
    2510:	89 83       	std	Y+1, r24	; 0x01
    2512:	8b 81       	ldd	r24, Y+3	; 0x03
    2514:	88 23       	and	r24, r24
    2516:	81 f7       	brne	.-32     	; 0x24f8 <delayCycles+0x12>
}
    2518:	0f 90       	pop	r0
    251a:	0f 90       	pop	r0
    251c:	0f 90       	pop	r0
    251e:	cf 91       	pop	r28
    2520:	df 91       	pop	r29
    2522:	08 95       	ret

00002524 <extIntON>:

/**
 * Set external interrupt to high level
 */
void extIntON(void)
{
    2524:	df 93       	push	r29
    2526:	cf 93       	push	r28
    2528:	cd b7       	in	r28, 0x3d	; 61
    252a:	de b7       	in	r29, 0x3e	; 62
	DDRA |= E_INT1;
    252c:	aa e3       	ldi	r26, 0x3A	; 58
    252e:	b0 e0       	ldi	r27, 0x00	; 0
    2530:	ea e3       	ldi	r30, 0x3A	; 58
    2532:	f0 e0       	ldi	r31, 0x00	; 0
    2534:	80 81       	ld	r24, Z
    2536:	80 61       	ori	r24, 0x10	; 16
    2538:	8c 93       	st	X, r24
	PORTA |= E_INT1;
    253a:	ab e3       	ldi	r26, 0x3B	; 59
    253c:	b0 e0       	ldi	r27, 0x00	; 0
    253e:	eb e3       	ldi	r30, 0x3B	; 59
    2540:	f0 e0       	ldi	r31, 0x00	; 0
    2542:	80 81       	ld	r24, Z
    2544:	80 61       	ori	r24, 0x10	; 16
    2546:	8c 93       	st	X, r24
}
    2548:	cf 91       	pop	r28
    254a:	df 91       	pop	r29
    254c:	08 95       	ret

0000254e <extIntOFF>:

/**
 * Set external interrupt to low level
 */
void extIntOFF(void)
{
    254e:	df 93       	push	r29
    2550:	cf 93       	push	r28
    2552:	cd b7       	in	r28, 0x3d	; 61
    2554:	de b7       	in	r29, 0x3e	; 62
	PORTA &= ~E_INT1;
    2556:	ab e3       	ldi	r26, 0x3B	; 59
    2558:	b0 e0       	ldi	r27, 0x00	; 0
    255a:	eb e3       	ldi	r30, 0x3B	; 59
    255c:	f0 e0       	ldi	r31, 0x00	; 0
    255e:	80 81       	ld	r24, Z
    2560:	8f 7e       	andi	r24, 0xEF	; 239
    2562:	8c 93       	st	X, r24
	DDRA &= ~E_INT1;
    2564:	aa e3       	ldi	r26, 0x3A	; 58
    2566:	b0 e0       	ldi	r27, 0x00	; 0
    2568:	ea e3       	ldi	r30, 0x3A	; 58
    256a:	f0 e0       	ldi	r31, 0x00	; 0
    256c:	80 81       	ld	r24, Z
    256e:	8f 7e       	andi	r24, 0xEF	; 239
    2570:	8c 93       	st	X, r24
}
    2572:	cf 91       	pop	r28
    2574:	df 91       	pop	r29
    2576:	08 95       	ret

00002578 <task_RP6System>:

/**
 * Calls all important system tasks.
 */
void task_RP6System(void)
{
    2578:	df 93       	push	r29
    257a:	cf 93       	push	r28
    257c:	cd b7       	in	r28, 0x3d	; 61
    257e:	de b7       	in	r29, 0x3e	; 62
	task_ADC();
    2580:	0e 94 a0 03 	call	0x740	; 0x740 <task_ADC>
	task_ACS();
    2584:	0e 94 fc 0b 	call	0x17f8	; 0x17f8 <task_ACS>
	task_Bumpers();
    2588:	0e 94 28 03 	call	0x650	; 0x650 <task_Bumpers>
	task_motionControl();
    258c:	0e 94 38 05 	call	0xa70	; 0xa70 <task_motionControl>
}
    2590:	cf 91       	pop	r28
    2592:	df 91       	pop	r29
    2594:	08 95       	ret

00002596 <initRobotBase>:
 *				return 0;
 *			}
 *
 */
void initRobotBase(void)
{
    2596:	df 93       	push	r29
    2598:	cf 93       	push	r28
    259a:	0f 92       	push	r0
    259c:	cd b7       	in	r28, 0x3d	; 61
    259e:	de b7       	in	r29, 0x3e	; 62
	portInit();		// Setup port directions and initial values.
    25a0:	eb e3       	ldi	r30, 0x3B	; 59
    25a2:	f0 e0       	ldi	r31, 0x00	; 0
    25a4:	10 82       	st	Z, r1
    25a6:	e8 e3       	ldi	r30, 0x38	; 56
    25a8:	f0 e0       	ldi	r31, 0x00	; 0
    25aa:	10 82       	st	Z, r1
    25ac:	e5 e3       	ldi	r30, 0x35	; 53
    25ae:	f0 e0       	ldi	r31, 0x00	; 0
    25b0:	10 82       	st	Z, r1
    25b2:	e2 e3       	ldi	r30, 0x32	; 50
    25b4:	f0 e0       	ldi	r31, 0x00	; 0
    25b6:	81 e0       	ldi	r24, 0x01	; 1
    25b8:	80 83       	st	Z, r24
    25ba:	ea e3       	ldi	r30, 0x3A	; 58
    25bc:	f0 e0       	ldi	r31, 0x00	; 0
    25be:	10 82       	st	Z, r1
    25c0:	e7 e3       	ldi	r30, 0x37	; 55
    25c2:	f0 e0       	ldi	r31, 0x00	; 0
    25c4:	88 e5       	ldi	r24, 0x58	; 88
    25c6:	80 83       	st	Z, r24
    25c8:	e4 e3       	ldi	r30, 0x34	; 52
    25ca:	f0 e0       	ldi	r31, 0x00	; 0
    25cc:	8c e8       	ldi	r24, 0x8C	; 140
    25ce:	80 83       	st	Z, r24
    25d0:	e1 e3       	ldi	r30, 0x31	; 49
    25d2:	f0 e0       	ldi	r31, 0x00	; 0
    25d4:	82 ef       	ldi	r24, 0xF2	; 242
    25d6:	80 83       	st	Z, r24
					// THIS IS THE MOST IMPORTANT STEP!

	cli();			// Disable global interrupts
    25d8:	f8 94       	cli
	
	enableResetButton(); // Make sure the Reset Button is enabled!
    25da:	a8 e3       	ldi	r26, 0x38	; 56
    25dc:	b0 e0       	ldi	r27, 0x00	; 0
    25de:	e8 e3       	ldi	r30, 0x38	; 56
    25e0:	f0 e0       	ldi	r31, 0x00	; 0
    25e2:	80 81       	ld	r24, Z
    25e4:	8f 7d       	andi	r24, 0xDF	; 223
    25e6:	8c 93       	st	X, r24
    25e8:	a7 e3       	ldi	r26, 0x37	; 55
    25ea:	b0 e0       	ldi	r27, 0x00	; 0
    25ec:	e7 e3       	ldi	r30, 0x37	; 55
    25ee:	f0 e0       	ldi	r31, 0x00	; 0
    25f0:	80 81       	ld	r24, Z
    25f2:	80 62       	ori	r24, 0x20	; 32
    25f4:	8c 93       	st	X, r24
    25f6:	8c 91       	ld	r24, X
						 // Do not disable it if you want to be able to
						 // reset your robot! (Otherwise you can only
						 // stop it by switching it off completely, 
						 // if it gets out of control ;) )

	IRCOMM_OFF(); 	     // Make sure that IRCOMM and ...
    25f8:	a2 e3       	ldi	r26, 0x32	; 50
    25fa:	b0 e0       	ldi	r27, 0x00	; 0
    25fc:	e2 e3       	ldi	r30, 0x32	; 50
    25fe:	f0 e0       	ldi	r31, 0x00	; 0
    2600:	80 81       	ld	r24, Z
    2602:	8f 77       	andi	r24, 0x7F	; 127
    2604:	8c 93       	st	X, r24
	setACSPwrOff();		 // ACS are turned OFF!
    2606:	0e 94 b7 0e 	call	0x1d6e	; 0x1d6e <setACSPwrOff>

	// UART:
	UBRRH = UBRR_BAUD_LOW >> 8;	// Setup UART: Baudrate is Low Speed
    260a:	e0 e4       	ldi	r30, 0x40	; 64
    260c:	f0 e0       	ldi	r31, 0x00	; 0
    260e:	10 82       	st	Z, r1
	UBRRL = (uint8_t) UBRR_BAUD_LOW;
    2610:	e9 e2       	ldi	r30, 0x29	; 41
    2612:	f0 e0       	ldi	r31, 0x00	; 0
    2614:	8c e0       	ldi	r24, 0x0C	; 12
    2616:	80 83       	st	Z, r24
	UCSRA = 0x00;
    2618:	eb e2       	ldi	r30, 0x2B	; 43
    261a:	f0 e0       	ldi	r31, 0x00	; 0
    261c:	10 82       	st	Z, r1
    UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);
    261e:	e0 e4       	ldi	r30, 0x40	; 64
    2620:	f0 e0       	ldi	r31, 0x00	; 0
    2622:	86 e8       	ldi	r24, 0x86	; 134
    2624:	80 83       	st	Z, r24
    UCSRB = (1 << TXEN) | (1 << RXEN) | (1 << RXCIE);
    2626:	ea e2       	ldi	r30, 0x2A	; 42
    2628:	f0 e0       	ldi	r31, 0x00	; 0
    262a:	88 e9       	ldi	r24, 0x98	; 152
    262c:	80 83       	st	Z, r24
	
	// Initialize ADC:
	ADMUX = 0; //external reference 
    262e:	e7 e2       	ldi	r30, 0x27	; 39
    2630:	f0 e0       	ldi	r31, 0x00	; 0
    2632:	10 82       	st	Z, r1
	ADCSRA = (0<<ADIE) | (0<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
    2634:	e6 e2       	ldi	r30, 0x26	; 38
    2636:	f0 e0       	ldi	r31, 0x00	; 0
    2638:	86 e1       	ldi	r24, 0x16	; 22
    263a:	80 83       	st	Z, r24
	SFIOR = 0;
    263c:	e0 e5       	ldi	r30, 0x50	; 80
    263e:	f0 e0       	ldi	r31, 0x00	; 0
    2640:	10 82       	st	Z, r1

	// Initialize External interrupts:
	MCUCR = (0 << ISC11) | (1 << ISC10) | (0 << ISC01) | (1 << ISC00);
    2642:	e5 e5       	ldi	r30, 0x55	; 85
    2644:	f0 e0       	ldi	r31, 0x00	; 0
    2646:	85 e0       	ldi	r24, 0x05	; 5
    2648:	80 83       	st	Z, r24
	GICR = (1 << INT2) | (1 << INT1) | (1 << INT0);
    264a:	eb e5       	ldi	r30, 0x5B	; 91
    264c:	f0 e0       	ldi	r31, 0x00	; 0
    264e:	80 ee       	ldi	r24, 0xE0	; 224
    2650:	80 83       	st	Z, r24
	MCUCSR = (0 << ISC2);
    2652:	e4 e5       	ldi	r30, 0x54	; 84
    2654:	f0 e0       	ldi	r31, 0x00	; 0
    2656:	10 82       	st	Z, r1

	// Initialize Timer 0 -  100µs cycle for Delays/Stopwatches, RC5 reception etc.:
	TCCR0 =   (0 << WGM00) | (1 << WGM01) 
    2658:	e3 e5       	ldi	r30, 0x53	; 83
    265a:	f0 e0       	ldi	r31, 0x00	; 0
    265c:	8a e0       	ldi	r24, 0x0A	; 10
    265e:	80 83       	st	Z, r24
			| (0 << COM00) | (0 << COM01) 
			| (0 << CS02)  | (1 << CS01) | (0 << CS00);
	OCR0  = 99;
    2660:	ec e5       	ldi	r30, 0x5C	; 92
    2662:	f0 e0       	ldi	r31, 0x00	; 0
    2664:	83 e6       	ldi	r24, 0x63	; 99
    2666:	80 83       	st	Z, r24

	// Initialize Timer1 - PWM:
	// PWM, phase correct with ICR1 as top value.
	TCCR1A = (0 << WGM10) | (1 << WGM11) | (1 << COM1A1) | (1 << COM1B1);
    2668:	ef e4       	ldi	r30, 0x4F	; 79
    266a:	f0 e0       	ldi	r31, 0x00	; 0
    266c:	82 ea       	ldi	r24, 0xA2	; 162
    266e:	80 83       	st	Z, r24
	TCCR1B =  (1 << WGM13) | (0 << WGM12) | (1 << CS10);
    2670:	ee e4       	ldi	r30, 0x4E	; 78
    2672:	f0 e0       	ldi	r31, 0x00	; 0
    2674:	81 e1       	ldi	r24, 0x11	; 17
    2676:	80 83       	st	Z, r24
	ICR1 = 210; // Phase corret PWM top value - 210 results in 
    2678:	e6 e4       	ldi	r30, 0x46	; 70
    267a:	f0 e0       	ldi	r31, 0x00	; 0
    267c:	82 ed       	ldi	r24, 0xD2	; 210
    267e:	90 e0       	ldi	r25, 0x00	; 0
    2680:	91 83       	std	Z+1, r25	; 0x01
    2682:	80 83       	st	Z, r24
				// annoying high pitch noises from the motors!
				// 19 kHz is a bit over the maximum frequency most people can
				// hear!
				// 
				// ATTENTION: Max PWM value is 210 and NOT 255 !!!
	OCR1AL = 0;
    2684:	ea e4       	ldi	r30, 0x4A	; 74
    2686:	f0 e0       	ldi	r31, 0x00	; 0
    2688:	10 82       	st	Z, r1
	OCR1BL = 0;
    268a:	e8 e4       	ldi	r30, 0x48	; 72
    268c:	f0 e0       	ldi	r31, 0x00	; 0
    268e:	10 82       	st	Z, r1
	setMotorDir(FWD,FWD); 	// Direction Forwards
    2690:	80 e0       	ldi	r24, 0x00	; 0
    2692:	60 e0       	ldi	r22, 0x00	; 0
    2694:	0e 94 5b 0a 	call	0x14b6	; 0x14b6 <setMotorDir>

	// Initialize Timer2 - ACS:
	TCCR2 = (1 << WGM21) | (0 << COM20) | (1 << CS20);
    2698:	e5 e4       	ldi	r30, 0x45	; 69
    269a:	f0 e0       	ldi	r31, 0x00	; 0
    269c:	89 e0       	ldi	r24, 0x09	; 9
    269e:	80 83       	st	Z, r24
	OCR2  = 0x6E; // 0x6E = 72kHz @8MHz
    26a0:	e3 e4       	ldi	r30, 0x43	; 67
    26a2:	f0 e0       	ldi	r31, 0x00	; 0
    26a4:	8e e6       	ldi	r24, 0x6E	; 110
    26a6:	80 83       	st	Z, r24
	
	// Initialize Timer Interrupts:
	TIMSK = (1 << OCIE0); //| (1 << OCIE2); // Fixed: Timer2 Interrupt is turned 
    26a8:	e9 e5       	ldi	r30, 0x59	; 89
    26aa:	f0 e0       	ldi	r31, 0x00	; 0
    26ac:	82 e0       	ldi	r24, 0x02	; 2
    26ae:	80 83       	st	Z, r24
	                      // off by default now! It is only active 
						  // when ACS/IRCOMM are transmitting.

	// Initialize ACS:
	sysStatACS.channel = ACS_CHANNEL_RIGHT;
    26b0:	80 91 a1 01 	lds	r24, 0x01A1
    26b4:	81 60       	ori	r24, 0x01	; 1
    26b6:	80 93 a1 01 	sts	0x01A1, r24
	acs_state = ACS_STATE_IRCOMM_DELAY;
    26ba:	81 e0       	ldi	r24, 0x01	; 1
    26bc:	80 93 66 00 	sts	0x0066, r24

	sei(); // Enable Global Interrupts
    26c0:	78 94       	sei
}
    26c2:	0f 90       	pop	r0
    26c4:	cf 91       	pop	r28
    26c6:	df 91       	pop	r29
    26c8:	08 95       	ret

000026ca <I2CTWI_initSlave>:
 *
 * Example:
 * I2CTWI_initSlave((TWI_slaveAddress<<TWI_ADR_BITS) | (TRUE<<TWI_GEN_BIT));  
 */
void I2CTWI_initSlave(uint8_t address)
{
    26ca:	df 93       	push	r29
    26cc:	cf 93       	push	r28
    26ce:	0f 92       	push	r0
    26d0:	cd b7       	in	r28, 0x3d	; 61
    26d2:	de b7       	in	r29, 0x3e	; 62
    26d4:	89 83       	std	Y+1, r24	; 0x01
	cli();
    26d6:	f8 94       	cli
	TWAR = address;                  // Set own TWI slave address. Accept TWI General Calls.
    26d8:	e2 e2       	ldi	r30, 0x22	; 34
    26da:	f0 e0       	ldi	r31, 0x00	; 0
    26dc:	89 81       	ldd	r24, Y+1	; 0x01
    26de:	80 83       	st	Z, r24
	TWDR = 0xFF;                     // Default content = SDA released.
    26e0:	e3 e2       	ldi	r30, 0x23	; 35
    26e2:	f0 e0       	ldi	r31, 0x00	; 0
    26e4:	8f ef       	ldi	r24, 0xFF	; 255
    26e6:	80 83       	st	Z, r24
	TWCR = (1<<TWEN);
    26e8:	e6 e5       	ldi	r30, 0x56	; 86
    26ea:	f0 e0       	ldi	r31, 0x00	; 0
    26ec:	84 e0       	ldi	r24, 0x04	; 4
    26ee:	80 83       	st	Z, r24
	sei();
    26f0:	78 94       	sei
	// Start the TWI transceiver to enable reception of the first command from the TWI Master.
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    26f2:	e6 e5       	ldi	r30, 0x56	; 86
    26f4:	f0 e0       	ldi	r31, 0x00	; 0
    26f6:	85 ec       	ldi	r24, 0xC5	; 197
    26f8:	80 83       	st	Z, r24
}
    26fa:	0f 90       	pop	r0
    26fc:	cf 91       	pop	r28
    26fe:	df 91       	pop	r29
    2700:	08 95       	ret

00002702 <__vector_19>:

volatile uint8_t I2CTWI_readBusy = 0;
volatile uint8_t I2CTWI_writeBusy = 0;

ISR (TWI_vect)
{
    2702:	1f 92       	push	r1
    2704:	0f 92       	push	r0
    2706:	0f b6       	in	r0, 0x3f	; 63
    2708:	0f 92       	push	r0
    270a:	11 24       	eor	r1, r1
    270c:	2f 93       	push	r18
    270e:	3f 93       	push	r19
    2710:	8f 93       	push	r24
    2712:	9f 93       	push	r25
    2714:	af 93       	push	r26
    2716:	bf 93       	push	r27
    2718:	ef 93       	push	r30
    271a:	ff 93       	push	r31
    271c:	df 93       	push	r29
    271e:	cf 93       	push	r28
    2720:	00 d0       	rcall	.+0      	; 0x2722 <__vector_19+0x20>
    2722:	cd b7       	in	r28, 0x3d	; 61
    2724:	de b7       	in	r29, 0x3e	; 62
	static uint8_t current_register = 0;
	static uint8_t TWI_state = I2CTWI_STATE_IDLE;
	switch (TWSR) {
    2726:	e1 e2       	ldi	r30, 0x21	; 33
    2728:	f0 e0       	ldi	r31, 0x00	; 0
    272a:	80 81       	ld	r24, Z
    272c:	28 2f       	mov	r18, r24
    272e:	30 e0       	ldi	r19, 0x00	; 0
    2730:	3a 83       	std	Y+2, r19	; 0x02
    2732:	29 83       	std	Y+1, r18	; 0x01
    2734:	89 81       	ldd	r24, Y+1	; 0x01
    2736:	9a 81       	ldd	r25, Y+2	; 0x02
    2738:	80 39       	cpi	r24, 0x90	; 144
    273a:	91 05       	cpc	r25, r1
    273c:	09 f4       	brne	.+2      	; 0x2740 <__vector_19+0x3e>
    273e:	9c c0       	rjmp	.+312    	; 0x2878 <__vector_19+0x176>
    2740:	29 81       	ldd	r18, Y+1	; 0x01
    2742:	3a 81       	ldd	r19, Y+2	; 0x02
    2744:	21 39       	cpi	r18, 0x91	; 145
    2746:	31 05       	cpc	r19, r1
    2748:	9c f4       	brge	.+38     	; 0x2770 <__vector_19+0x6e>
    274a:	89 81       	ldd	r24, Y+1	; 0x01
    274c:	9a 81       	ldd	r25, Y+2	; 0x02
    274e:	80 37       	cpi	r24, 0x70	; 112
    2750:	91 05       	cpc	r25, r1
    2752:	09 f4       	brne	.+2      	; 0x2756 <__vector_19+0x54>
    2754:	89 c0       	rjmp	.+274    	; 0x2868 <__vector_19+0x166>
    2756:	29 81       	ldd	r18, Y+1	; 0x01
    2758:	3a 81       	ldd	r19, Y+2	; 0x02
    275a:	20 38       	cpi	r18, 0x80	; 128
    275c:	31 05       	cpc	r19, r1
    275e:	09 f4       	brne	.+2      	; 0x2762 <__vector_19+0x60>
    2760:	5a c0       	rjmp	.+180    	; 0x2816 <__vector_19+0x114>
    2762:	89 81       	ldd	r24, Y+1	; 0x01
    2764:	9a 81       	ldd	r25, Y+2	; 0x02
    2766:	80 36       	cpi	r24, 0x60	; 96
    2768:	91 05       	cpc	r25, r1
    276a:	09 f4       	brne	.+2      	; 0x276e <__vector_19+0x6c>
    276c:	49 c0       	rjmp	.+146    	; 0x2800 <__vector_19+0xfe>
    276e:	98 c0       	rjmp	.+304    	; 0x28a0 <__vector_19+0x19e>
    2770:	29 81       	ldd	r18, Y+1	; 0x01
    2772:	3a 81       	ldd	r19, Y+2	; 0x02
    2774:	28 3a       	cpi	r18, 0xA8	; 168
    2776:	31 05       	cpc	r19, r1
    2778:	b9 f0       	breq	.+46     	; 0x27a8 <__vector_19+0xa6>
    277a:	89 81       	ldd	r24, Y+1	; 0x01
    277c:	9a 81       	ldd	r25, Y+2	; 0x02
    277e:	89 3a       	cpi	r24, 0xA9	; 169
    2780:	91 05       	cpc	r25, r1
    2782:	3c f4       	brge	.+14     	; 0x2792 <__vector_19+0x90>
    2784:	29 81       	ldd	r18, Y+1	; 0x01
    2786:	3a 81       	ldd	r19, Y+2	; 0x02
    2788:	20 3a       	cpi	r18, 0xA0	; 160
    278a:	31 05       	cpc	r19, r1
    278c:	09 f4       	brne	.+2      	; 0x2790 <__vector_19+0x8e>
    278e:	7e c0       	rjmp	.+252    	; 0x288c <__vector_19+0x18a>
    2790:	87 c0       	rjmp	.+270    	; 0x28a0 <__vector_19+0x19e>
    2792:	89 81       	ldd	r24, Y+1	; 0x01
    2794:	9a 81       	ldd	r25, Y+2	; 0x02
    2796:	88 3b       	cpi	r24, 0xB8	; 184
    2798:	91 05       	cpc	r25, r1
    279a:	61 f0       	breq	.+24     	; 0x27b4 <__vector_19+0xb2>
    279c:	29 81       	ldd	r18, Y+1	; 0x01
    279e:	3a 81       	ldd	r19, Y+2	; 0x02
    27a0:	20 3c       	cpi	r18, 0xC0	; 192
    27a2:	31 05       	cpc	r19, r1
    27a4:	f9 f0       	breq	.+62     	; 0x27e4 <__vector_19+0xe2>
    27a6:	7c c0       	rjmp	.+248    	; 0x28a0 <__vector_19+0x19e>
		case TWI_STX_ADR_ACK:   // Own SLA+R has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_READ_REG;				
    27a8:	84 e0       	ldi	r24, 0x04	; 4
    27aa:	80 93 8a 01 	sts	0x018A, r24
			I2CTWI_readBusy = 1;		
    27ae:	81 e0       	ldi	r24, 0x01	; 1
    27b0:	80 93 88 01 	sts	0x0188, r24
		case TWI_STX_DATA_ACK:  // Data byte in TWDR has been transmitted; ACK has been received
			if(TWI_state == I2CTWI_STATE_READ_REG)
    27b4:	80 91 8a 01 	lds	r24, 0x018A
    27b8:	84 30       	cpi	r24, 0x04	; 4
    27ba:	79 f4       	brne	.+30     	; 0x27da <__vector_19+0xd8>
				TWDR = I2CTWI_readRegisters[current_register++];
    27bc:	a3 e2       	ldi	r26, 0x23	; 35
    27be:	b0 e0       	ldi	r27, 0x00	; 0
    27c0:	20 91 8b 01 	lds	r18, 0x018B
    27c4:	82 2f       	mov	r24, r18
    27c6:	90 e0       	ldi	r25, 0x00	; 0
    27c8:	fc 01       	movw	r30, r24
    27ca:	e0 5f       	subi	r30, 0xF0	; 240
    27cc:	fd 4f       	sbci	r31, 0xFD	; 253
    27ce:	80 81       	ld	r24, Z
    27d0:	8c 93       	st	X, r24
    27d2:	82 2f       	mov	r24, r18
    27d4:	8f 5f       	subi	r24, 0xFF	; 255
    27d6:	80 93 8b 01 	sts	0x018B, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Enable TWI Interupt and clear the flag to send byte
    27da:	e6 e5       	ldi	r30, 0x56	; 86
    27dc:	f0 e0       	ldi	r31, 0x00	; 0
    27de:	85 ec       	ldi	r24, 0xC5	; 197
    27e0:	80 83       	st	Z, r24
    27e2:	62 c0       	rjmp	.+196    	; 0x28a8 <__vector_19+0x1a6>
		break;
		case TWI_STX_DATA_NACK: // Data byte in TWDR has been transmitted; NACK has been received.
			TWI_state = I2CTWI_STATE_IDLE; // ... this is most likely the end of the transmission.
    27e4:	10 92 8a 01 	sts	0x018A, r1
			current_register = 0;
    27e8:	10 92 8b 01 	sts	0x018B, r1
			I2CTWI_readBusy = 0;	
    27ec:	10 92 88 01 	sts	0x0188, r1
			I2CTWI_dataWasRead = 1;
    27f0:	81 e0       	ldi	r24, 0x01	; 1
    27f2:	80 93 86 01 	sts	0x0186, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    27f6:	e6 e5       	ldi	r30, 0x56	; 86
    27f8:	f0 e0       	ldi	r31, 0x00	; 0
    27fa:	85 ec       	ldi	r24, 0xC5	; 197
    27fc:	80 83       	st	Z, r24
    27fe:	54 c0       	rjmp	.+168    	; 0x28a8 <__vector_19+0x1a6>
		break;
		case TWI_SRX_ADR_ACK: // Own SLA+W has been received ACK has been returned
			I2CTWI_writeBusy = 1;
    2800:	81 e0       	ldi	r24, 0x01	; 1
    2802:	80 93 89 01 	sts	0x0189, r24
			TWI_state = I2CTWI_STATE_WRITE_REG;	
    2806:	82 e0       	ldi	r24, 0x02	; 2
    2808:	80 93 8a 01 	sts	0x018A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event.	
    280c:	e6 e5       	ldi	r30, 0x56	; 86
    280e:	f0 e0       	ldi	r31, 0x00	; 0
    2810:	85 ec       	ldi	r24, 0xC5	; 197
    2812:	80 83       	st	Z, r24
    2814:	49 c0       	rjmp	.+146    	; 0x28a8 <__vector_19+0x1a6>
		break;
		case TWI_SRX_ADR_DATA_ACK: // Previously addressed with own SLA+W; data has been received; ACK has been returned
			if(TWI_state == I2CTWI_STATE_WRITE_REG) {
    2816:	80 91 8a 01 	lds	r24, 0x018A
    281a:	82 30       	cpi	r24, 0x02	; 2
    281c:	69 f4       	brne	.+26     	; 0x2838 <__vector_19+0x136>
				current_register = TWDR;
    281e:	e3 e2       	ldi	r30, 0x23	; 35
    2820:	f0 e0       	ldi	r31, 0x00	; 0
    2822:	80 81       	ld	r24, Z
    2824:	80 93 8b 01 	sts	0x018B, r24
				I2CTWI_dataReadFromReg = current_register;
    2828:	80 91 8b 01 	lds	r24, 0x018B
    282c:	80 93 87 01 	sts	0x0187, r24
				TWI_state = I2CTWI_STATE_WRITE_DATA;
    2830:	83 e0       	ldi	r24, 0x03	; 3
    2832:	80 93 8a 01 	sts	0x018A, r24
    2836:	13 c0       	rjmp	.+38     	; 0x285e <__vector_19+0x15c>
			}
			else if(TWI_state == I2CTWI_STATE_WRITE_DATA)
    2838:	80 91 8a 01 	lds	r24, 0x018A
    283c:	83 30       	cpi	r24, 0x03	; 3
    283e:	79 f4       	brne	.+30     	; 0x285e <__vector_19+0x15c>
				I2CTWI_writeRegisters[current_register++] = TWDR;
    2840:	30 91 8b 01 	lds	r19, 0x018B
    2844:	83 2f       	mov	r24, r19
    2846:	90 e0       	ldi	r25, 0x00	; 0
    2848:	e3 e2       	ldi	r30, 0x23	; 35
    284a:	f0 e0       	ldi	r31, 0x00	; 0
    284c:	20 81       	ld	r18, Z
    284e:	fc 01       	movw	r30, r24
    2850:	e0 50       	subi	r30, 0x00	; 0
    2852:	fe 4f       	sbci	r31, 0xFE	; 254
    2854:	20 83       	st	Z, r18
    2856:	83 2f       	mov	r24, r19
    2858:	8f 5f       	subi	r24, 0xFF	; 255
    285a:	80 93 8b 01 	sts	0x018B, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event, send ACK after next reception
    285e:	e6 e5       	ldi	r30, 0x56	; 86
    2860:	f0 e0       	ldi	r31, 0x00	; 0
    2862:	85 ec       	ldi	r24, 0xC5	; 197
    2864:	80 83       	st	Z, r24
    2866:	20 c0       	rjmp	.+64     	; 0x28a8 <__vector_19+0x1a6>
		break;
		case TWI_SRX_GEN_ACK: // General call address has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_GEN_CALL;
    2868:	81 e0       	ldi	r24, 0x01	; 1
    286a:	80 93 8a 01 	sts	0x018A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    286e:	e6 e5       	ldi	r30, 0x56	; 86
    2870:	f0 e0       	ldi	r31, 0x00	; 0
    2872:	85 ec       	ldi	r24, 0xC5	; 197
    2874:	80 83       	st	Z, r24
    2876:	18 c0       	rjmp	.+48     	; 0x28a8 <__vector_19+0x1a6>
		break;
		case TWI_SRX_GEN_DATA_ACK: // Previously addressed with general call; data has been received; ACK has been returned
			I2CTWI_genCallCMD = TWDR;
    2878:	e3 e2       	ldi	r30, 0x23	; 35
    287a:	f0 e0       	ldi	r31, 0x00	; 0
    287c:	80 81       	ld	r24, Z
    287e:	80 93 ff 01 	sts	0x01FF, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Send ACK after next reception
    2882:	e6 e5       	ldi	r30, 0x56	; 86
    2884:	f0 e0       	ldi	r31, 0x00	; 0
    2886:	85 ec       	ldi	r24, 0xC5	; 197
    2888:	80 83       	st	Z, r24
    288a:	0e c0       	rjmp	.+28     	; 0x28a8 <__vector_19+0x1a6>
	    break;
		case TWI_SRX_STOP_RESTART:  // A STOP condition or repeated START condition has been received while still addressed as Slave
			TWI_state = I2CTWI_STATE_REP_START;
    288c:	85 e0       	ldi	r24, 0x05	; 5
    288e:	80 93 8a 01 	sts	0x018A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2892:	e6 e5       	ldi	r30, 0x56	; 86
    2894:	f0 e0       	ldi	r31, 0x00	; 0
    2896:	85 ec       	ldi	r24, 0xC5	; 197
    2898:	80 83       	st	Z, r24
			I2CTWI_writeBusy = 0;
    289a:	10 92 89 01 	sts	0x0189, r1
    289e:	04 c0       	rjmp	.+8      	; 0x28a8 <__vector_19+0x1a6>
		break;
		default: // Any error, no state etc. 
			TWCR = (1<<TWEN)|(1<<TWINT); 
    28a0:	e6 e5       	ldi	r30, 0x56	; 86
    28a2:	f0 e0       	ldi	r31, 0x00	; 0
    28a4:	84 e8       	ldi	r24, 0x84	; 132
    28a6:	80 83       	st	Z, r24
		break;
	}
}
    28a8:	0f 90       	pop	r0
    28aa:	0f 90       	pop	r0
    28ac:	cf 91       	pop	r28
    28ae:	df 91       	pop	r29
    28b0:	ff 91       	pop	r31
    28b2:	ef 91       	pop	r30
    28b4:	bf 91       	pop	r27
    28b6:	af 91       	pop	r26
    28b8:	9f 91       	pop	r25
    28ba:	8f 91       	pop	r24
    28bc:	3f 91       	pop	r19
    28be:	2f 91       	pop	r18
    28c0:	0f 90       	pop	r0
    28c2:	0f be       	out	0x3f, r0	; 63
    28c4:	0f 90       	pop	r0
    28c6:	1f 90       	pop	r1
    28c8:	18 95       	reti

000028ca <writeChar>:
 *			RP6
 *			00123
 *
 */
void writeChar(char ch)
{
    28ca:	df 93       	push	r29
    28cc:	cf 93       	push	r28
    28ce:	0f 92       	push	r0
    28d0:	cd b7       	in	r28, 0x3d	; 61
    28d2:	de b7       	in	r29, 0x3e	; 62
    28d4:	89 83       	std	Y+1, r24	; 0x01
    while (!(UCSRA & (1<<UDRE)));
    28d6:	eb e2       	ldi	r30, 0x2B	; 43
    28d8:	f0 e0       	ldi	r31, 0x00	; 0
    28da:	80 81       	ld	r24, Z
    28dc:	88 2f       	mov	r24, r24
    28de:	90 e0       	ldi	r25, 0x00	; 0
    28e0:	80 72       	andi	r24, 0x20	; 32
    28e2:	90 70       	andi	r25, 0x00	; 0
    28e4:	00 97       	sbiw	r24, 0x00	; 0
    28e6:	b9 f3       	breq	.-18     	; 0x28d6 <writeChar+0xc>
    UDR = (uint8_t)ch;
    28e8:	ec e2       	ldi	r30, 0x2C	; 44
    28ea:	f0 e0       	ldi	r31, 0x00	; 0
    28ec:	89 81       	ldd	r24, Y+1	; 0x01
    28ee:	80 83       	st	Z, r24
}
    28f0:	0f 90       	pop	r0
    28f2:	cf 91       	pop	r28
    28f4:	df 91       	pop	r29
    28f6:	08 95       	ret

000028f8 <writeString>:
 *
 *			writeString("RP6 Robot System\n");
 *
 */
void writeString(char *string)
{
    28f8:	df 93       	push	r29
    28fa:	cf 93       	push	r28
    28fc:	00 d0       	rcall	.+0      	; 0x28fe <writeString+0x6>
    28fe:	cd b7       	in	r28, 0x3d	; 61
    2900:	de b7       	in	r29, 0x3e	; 62
    2902:	9a 83       	std	Y+2, r25	; 0x02
    2904:	89 83       	std	Y+1, r24	; 0x01
    2906:	0b c0       	rjmp	.+22     	; 0x291e <writeString+0x26>
	while(*string)
		writeChar(*string++);
    2908:	e9 81       	ldd	r30, Y+1	; 0x01
    290a:	fa 81       	ldd	r31, Y+2	; 0x02
    290c:	20 81       	ld	r18, Z
    290e:	89 81       	ldd	r24, Y+1	; 0x01
    2910:	9a 81       	ldd	r25, Y+2	; 0x02
    2912:	01 96       	adiw	r24, 0x01	; 1
    2914:	9a 83       	std	Y+2, r25	; 0x02
    2916:	89 83       	std	Y+1, r24	; 0x01
    2918:	82 2f       	mov	r24, r18
    291a:	0e 94 65 14 	call	0x28ca	; 0x28ca <writeChar>
 *			writeString("RP6 Robot System\n");
 *
 */
void writeString(char *string)
{
	while(*string)
    291e:	e9 81       	ldd	r30, Y+1	; 0x01
    2920:	fa 81       	ldd	r31, Y+2	; 0x02
    2922:	80 81       	ld	r24, Z
    2924:	88 23       	and	r24, r24
    2926:	81 f7       	brne	.-32     	; 0x2908 <writeString+0x10>
		writeChar(*string++);
}
    2928:	0f 90       	pop	r0
    292a:	0f 90       	pop	r0
    292c:	cf 91       	pop	r28
    292e:	df 91       	pop	r29
    2930:	08 95       	ret

00002932 <writeNStringP>:
 *			// you can simply write:
 *			writeString_P("RP6 Robot System\n");
 *
 */
void writeNStringP(const char *pstring)
{
    2932:	df 93       	push	r29
    2934:	cf 93       	push	r28
    2936:	00 d0       	rcall	.+0      	; 0x2938 <writeNStringP+0x6>
    2938:	00 d0       	rcall	.+0      	; 0x293a <writeNStringP+0x8>
    293a:	00 d0       	rcall	.+0      	; 0x293c <writeNStringP+0xa>
    293c:	cd b7       	in	r28, 0x3d	; 61
    293e:	de b7       	in	r29, 0x3e	; 62
    2940:	9e 83       	std	Y+6, r25	; 0x06
    2942:	8d 83       	std	Y+5, r24	; 0x05
    2944:	03 c0       	rjmp	.+6      	; 0x294c <writeNStringP+0x1a>
    uint8_t c;
    for (;(c = pgm_read_byte_near(pstring++));writeChar(c));
    2946:	8c 81       	ldd	r24, Y+4	; 0x04
    2948:	0e 94 65 14 	call	0x28ca	; 0x28ca <writeChar>
    294c:	8d 81       	ldd	r24, Y+5	; 0x05
    294e:	9e 81       	ldd	r25, Y+6	; 0x06
    2950:	9b 83       	std	Y+3, r25	; 0x03
    2952:	8a 83       	std	Y+2, r24	; 0x02
    2954:	8d 81       	ldd	r24, Y+5	; 0x05
    2956:	9e 81       	ldd	r25, Y+6	; 0x06
    2958:	01 96       	adiw	r24, 0x01	; 1
    295a:	9e 83       	std	Y+6, r25	; 0x06
    295c:	8d 83       	std	Y+5, r24	; 0x05
    295e:	ea 81       	ldd	r30, Y+2	; 0x02
    2960:	fb 81       	ldd	r31, Y+3	; 0x03
    2962:	84 91       	lpm	r24, Z+
    2964:	89 83       	std	Y+1, r24	; 0x01
    2966:	89 81       	ldd	r24, Y+1	; 0x01
    2968:	8c 83       	std	Y+4, r24	; 0x04
    296a:	8c 81       	ldd	r24, Y+4	; 0x04
    296c:	88 23       	and	r24, r24
    296e:	59 f7       	brne	.-42     	; 0x2946 <writeNStringP+0x14>
}
    2970:	26 96       	adiw	r28, 0x06	; 6
    2972:	0f b6       	in	r0, 0x3f	; 63
    2974:	f8 94       	cli
    2976:	de bf       	out	0x3e, r29	; 62
    2978:	0f be       	out	0x3f, r0	; 63
    297a:	cd bf       	out	0x3d, r28	; 61
    297c:	cf 91       	pop	r28
    297e:	df 91       	pop	r29
    2980:	08 95       	ret

00002982 <writeStringLength>:
 *			// would output: "Robot System\n"
 *			// No matter if the specified length is 40 characters!
 *
 */
void writeStringLength(char *string, uint8_t length, uint8_t offset)
{
    2982:	df 93       	push	r29
    2984:	cf 93       	push	r28
    2986:	00 d0       	rcall	.+0      	; 0x2988 <writeStringLength+0x6>
    2988:	00 d0       	rcall	.+0      	; 0x298a <writeStringLength+0x8>
    298a:	cd b7       	in	r28, 0x3d	; 61
    298c:	de b7       	in	r29, 0x3e	; 62
    298e:	9a 83       	std	Y+2, r25	; 0x02
    2990:	89 83       	std	Y+1, r24	; 0x01
    2992:	6b 83       	std	Y+3, r22	; 0x03
    2994:	4c 83       	std	Y+4, r20	; 0x04
	for(string = &string[offset]; *string && length; length--)
    2996:	8c 81       	ldd	r24, Y+4	; 0x04
    2998:	28 2f       	mov	r18, r24
    299a:	30 e0       	ldi	r19, 0x00	; 0
    299c:	89 81       	ldd	r24, Y+1	; 0x01
    299e:	9a 81       	ldd	r25, Y+2	; 0x02
    29a0:	82 0f       	add	r24, r18
    29a2:	93 1f       	adc	r25, r19
    29a4:	9a 83       	std	Y+2, r25	; 0x02
    29a6:	89 83       	std	Y+1, r24	; 0x01
    29a8:	0e c0       	rjmp	.+28     	; 0x29c6 <writeStringLength+0x44>
		writeChar(*string++);
    29aa:	e9 81       	ldd	r30, Y+1	; 0x01
    29ac:	fa 81       	ldd	r31, Y+2	; 0x02
    29ae:	20 81       	ld	r18, Z
    29b0:	89 81       	ldd	r24, Y+1	; 0x01
    29b2:	9a 81       	ldd	r25, Y+2	; 0x02
    29b4:	01 96       	adiw	r24, 0x01	; 1
    29b6:	9a 83       	std	Y+2, r25	; 0x02
    29b8:	89 83       	std	Y+1, r24	; 0x01
    29ba:	82 2f       	mov	r24, r18
    29bc:	0e 94 65 14 	call	0x28ca	; 0x28ca <writeChar>
 *			// No matter if the specified length is 40 characters!
 *
 */
void writeStringLength(char *string, uint8_t length, uint8_t offset)
{
	for(string = &string[offset]; *string && length; length--)
    29c0:	8b 81       	ldd	r24, Y+3	; 0x03
    29c2:	81 50       	subi	r24, 0x01	; 1
    29c4:	8b 83       	std	Y+3, r24	; 0x03
    29c6:	e9 81       	ldd	r30, Y+1	; 0x01
    29c8:	fa 81       	ldd	r31, Y+2	; 0x02
    29ca:	80 81       	ld	r24, Z
    29cc:	88 23       	and	r24, r24
    29ce:	19 f0       	breq	.+6      	; 0x29d6 <writeStringLength+0x54>
    29d0:	8b 81       	ldd	r24, Y+3	; 0x03
    29d2:	88 23       	and	r24, r24
    29d4:	51 f7       	brne	.-44     	; 0x29aa <writeStringLength+0x28>
		writeChar(*string++);
}
    29d6:	0f 90       	pop	r0
    29d8:	0f 90       	pop	r0
    29da:	0f 90       	pop	r0
    29dc:	0f 90       	pop	r0
    29de:	cf 91       	pop	r28
    29e0:	df 91       	pop	r29
    29e2:	08 95       	ret

000029e4 <writeInteger>:
 *			writeInteger(1024,DEC);  	// Decimal
 *			writeInteger(044,OCT);		// Ocal
 *			writeInteger(0b11010111,BIN); // Binary
 */
void writeInteger(int16_t number, uint8_t base)
{
    29e4:	df 93       	push	r29
    29e6:	cf 93       	push	r28
    29e8:	cd b7       	in	r28, 0x3d	; 61
    29ea:	de b7       	in	r29, 0x3e	; 62
    29ec:	64 97       	sbiw	r28, 0x14	; 20
    29ee:	0f b6       	in	r0, 0x3f	; 63
    29f0:	f8 94       	cli
    29f2:	de bf       	out	0x3e, r29	; 62
    29f4:	0f be       	out	0x3f, r0	; 63
    29f6:	cd bf       	out	0x3d, r28	; 61
    29f8:	9b 8b       	std	Y+19, r25	; 0x13
    29fa:	8a 8b       	std	Y+18, r24	; 0x12
    29fc:	6c 8b       	std	Y+20, r22	; 0x14
	char buffer[17];
	itoa(number, &buffer[0], base);
    29fe:	8c 89       	ldd	r24, Y+20	; 0x14
    2a00:	48 2f       	mov	r20, r24
    2a02:	50 e0       	ldi	r21, 0x00	; 0
    2a04:	8a 89       	ldd	r24, Y+18	; 0x12
    2a06:	9b 89       	ldd	r25, Y+19	; 0x13
    2a08:	9e 01       	movw	r18, r28
    2a0a:	2f 5f       	subi	r18, 0xFF	; 255
    2a0c:	3f 4f       	sbci	r19, 0xFF	; 255
    2a0e:	b9 01       	movw	r22, r18
    2a10:	0e 94 32 1c 	call	0x3864	; 0x3864 <itoa>
	writeString(&buffer[0]);
    2a14:	ce 01       	movw	r24, r28
    2a16:	01 96       	adiw	r24, 0x01	; 1
    2a18:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <writeString>
}
    2a1c:	64 96       	adiw	r28, 0x14	; 20
    2a1e:	0f b6       	in	r0, 0x3f	; 63
    2a20:	f8 94       	cli
    2a22:	de bf       	out	0x3e, r29	; 62
    2a24:	0f be       	out	0x3f, r0	; 63
    2a26:	cd bf       	out	0x3d, r28	; 61
    2a28:	cf 91       	pop	r28
    2a2a:	df 91       	pop	r29
    2a2c:	08 95       	ret

00002a2e <writeIntegerLength>:
 *			writeIntegerLength(1024,DEC,6);  	// Decimal
 *			writeIntegerLength(044,OCT,4);		// Ocal
 *			writeIntegerLength(0b11010111,BIN,8); // Binary
 */
void writeIntegerLength(int16_t number, uint8_t base, uint8_t length)
{
    2a2e:	df 93       	push	r29
    2a30:	cf 93       	push	r28
    2a32:	cd b7       	in	r28, 0x3d	; 61
    2a34:	de b7       	in	r29, 0x3e	; 62
    2a36:	66 97       	sbiw	r28, 0x16	; 22
    2a38:	0f b6       	in	r0, 0x3f	; 63
    2a3a:	f8 94       	cli
    2a3c:	de bf       	out	0x3e, r29	; 62
    2a3e:	0f be       	out	0x3f, r0	; 63
    2a40:	cd bf       	out	0x3d, r28	; 61
    2a42:	9c 8b       	std	Y+20, r25	; 0x14
    2a44:	8b 8b       	std	Y+19, r24	; 0x13
    2a46:	6d 8b       	std	Y+21, r22	; 0x15
    2a48:	4e 8b       	std	Y+22, r20	; 0x16
	char buffer[17];
	itoa(number, &buffer[0], base);
    2a4a:	8d 89       	ldd	r24, Y+21	; 0x15
    2a4c:	48 2f       	mov	r20, r24
    2a4e:	50 e0       	ldi	r21, 0x00	; 0
    2a50:	8b 89       	ldd	r24, Y+19	; 0x13
    2a52:	9c 89       	ldd	r25, Y+20	; 0x14
    2a54:	9e 01       	movw	r18, r28
    2a56:	2e 5f       	subi	r18, 0xFE	; 254
    2a58:	3f 4f       	sbci	r19, 0xFF	; 255
    2a5a:	b9 01       	movw	r22, r18
    2a5c:	0e 94 32 1c 	call	0x3864	; 0x3864 <itoa>
	int8_t cnt = length - strlen(buffer);
    2a60:	ce 01       	movw	r24, r28
    2a62:	02 96       	adiw	r24, 0x02	; 2
    2a64:	0e 94 29 1c 	call	0x3852	; 0x3852 <strlen>
    2a68:	98 2f       	mov	r25, r24
    2a6a:	8e 89       	ldd	r24, Y+22	; 0x16
    2a6c:	89 1b       	sub	r24, r25
    2a6e:	89 83       	std	Y+1, r24	; 0x01
	if(cnt > 0) {
    2a70:	89 81       	ldd	r24, Y+1	; 0x01
    2a72:	18 16       	cp	r1, r24
    2a74:	7c f4       	brge	.+30     	; 0x2a94 <writeIntegerLength+0x66>
    2a76:	06 c0       	rjmp	.+12     	; 0x2a84 <writeIntegerLength+0x56>
		for(; cnt > 0; cnt--, writeChar('0'));
    2a78:	89 81       	ldd	r24, Y+1	; 0x01
    2a7a:	81 50       	subi	r24, 0x01	; 1
    2a7c:	89 83       	std	Y+1, r24	; 0x01
    2a7e:	80 e3       	ldi	r24, 0x30	; 48
    2a80:	0e 94 65 14 	call	0x28ca	; 0x28ca <writeChar>
    2a84:	89 81       	ldd	r24, Y+1	; 0x01
    2a86:	18 16       	cp	r1, r24
    2a88:	bc f3       	brlt	.-18     	; 0x2a78 <writeIntegerLength+0x4a>
		writeString(&buffer[0]);
    2a8a:	ce 01       	movw	r24, r28
    2a8c:	02 96       	adiw	r24, 0x02	; 2
    2a8e:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <writeString>
    2a92:	09 c0       	rjmp	.+18     	; 0x2aa6 <writeIntegerLength+0x78>
	}
	else 
		writeStringLength(&buffer[0],length,-cnt);
    2a94:	89 81       	ldd	r24, Y+1	; 0x01
    2a96:	81 95       	neg	r24
    2a98:	28 2f       	mov	r18, r24
    2a9a:	ce 01       	movw	r24, r28
    2a9c:	02 96       	adiw	r24, 0x02	; 2
    2a9e:	6e 89       	ldd	r22, Y+22	; 0x16
    2aa0:	42 2f       	mov	r20, r18
    2aa2:	0e 94 c1 14 	call	0x2982	; 0x2982 <writeStringLength>
}
    2aa6:	66 96       	adiw	r28, 0x16	; 22
    2aa8:	0f b6       	in	r0, 0x3f	; 63
    2aaa:	f8 94       	cli
    2aac:	de bf       	out	0x3e, r29	; 62
    2aae:	0f be       	out	0x3f, r0	; 63
    2ab0:	cd bf       	out	0x3d, r28	; 61
    2ab2:	cf 91       	pop	r28
    2ab4:	df 91       	pop	r29
    2ab6:	08 95       	ret

00002ab8 <__vector_13>:
/**
 * UART receive ISR.
 * Handles reception to circular buffer.
 */
ISR(USART_RXC_vect)
{	
    2ab8:	1f 92       	push	r1
    2aba:	0f 92       	push	r0
    2abc:	0f b6       	in	r0, 0x3f	; 63
    2abe:	0f 92       	push	r0
    2ac0:	11 24       	eor	r1, r1
    2ac2:	2f 93       	push	r18
    2ac4:	3f 93       	push	r19
    2ac6:	8f 93       	push	r24
    2ac8:	9f 93       	push	r25
    2aca:	ef 93       	push	r30
    2acc:	ff 93       	push	r31
    2ace:	df 93       	push	r29
    2ad0:	cf 93       	push	r28
    2ad2:	cd b7       	in	r28, 0x3d	; 61
    2ad4:	de b7       	in	r29, 0x3e	; 62
	static volatile uint8_t dummy;
	if(((uint8_t)(write_size - read_size)) < UART_RECEIVE_BUFFER_SIZE) {
    2ad6:	80 91 8f 01 	lds	r24, 0x018F
    2ada:	90 91 8e 01 	lds	r25, 0x018E
    2ade:	89 1b       	sub	r24, r25
    2ae0:	80 32       	cpi	r24, 0x20	; 32
    2ae2:	e8 f4       	brcc	.+58     	; 0x2b1e <__vector_13+0x66>
		uart_receive_buffer[write_pos++] = UDR;
    2ae4:	90 91 8d 01 	lds	r25, 0x018D
    2ae8:	29 2f       	mov	r18, r25
    2aea:	30 e0       	ldi	r19, 0x00	; 0
    2aec:	ec e2       	ldi	r30, 0x2C	; 44
    2aee:	f0 e0       	ldi	r31, 0x00	; 0
    2af0:	80 81       	ld	r24, Z
    2af2:	f9 01       	movw	r30, r18
    2af4:	ef 5b       	subi	r30, 0xBF	; 191
    2af6:	fd 4f       	sbci	r31, 0xFD	; 253
    2af8:	80 83       	st	Z, r24
    2afa:	89 2f       	mov	r24, r25
    2afc:	8f 5f       	subi	r24, 0xFF	; 255
    2afe:	80 93 8d 01 	sts	0x018D, r24
		write_size++;
    2b02:	80 91 8f 01 	lds	r24, 0x018F
    2b06:	8f 5f       	subi	r24, 0xFF	; 255
    2b08:	80 93 8f 01 	sts	0x018F, r24
		if(write_pos > UART_RECEIVE_BUFFER_SIZE) 
    2b0c:	80 91 8d 01 	lds	r24, 0x018D
    2b10:	81 32       	cpi	r24, 0x21	; 33
    2b12:	10 f0       	brcs	.+4      	; 0x2b18 <__vector_13+0x60>
			write_pos = 0;
    2b14:	10 92 8d 01 	sts	0x018D, r1
		uart_status = UART_BUFFER_OK;
    2b18:	10 92 40 02 	sts	0x0240, r1
    2b1c:	08 c0       	rjmp	.+16     	; 0x2b2e <__vector_13+0x76>
	}
	else {	
		dummy = UDR;
    2b1e:	ec e2       	ldi	r30, 0x2C	; 44
    2b20:	f0 e0       	ldi	r31, 0x00	; 0
    2b22:	80 81       	ld	r24, Z
    2b24:	80 93 90 01 	sts	0x0190, r24
		uart_status = UART_BUFFER_OVERFLOW;
    2b28:	81 e0       	ldi	r24, 0x01	; 1
    2b2a:	80 93 40 02 	sts	0x0240, r24
	}
}
    2b2e:	cf 91       	pop	r28
    2b30:	df 91       	pop	r29
    2b32:	ff 91       	pop	r31
    2b34:	ef 91       	pop	r30
    2b36:	9f 91       	pop	r25
    2b38:	8f 91       	pop	r24
    2b3a:	3f 91       	pop	r19
    2b3c:	2f 91       	pop	r18
    2b3e:	0f 90       	pop	r0
    2b40:	0f be       	out	0x3f, r0	; 63
    2b42:	0f 90       	pop	r0
    2b44:	1f 90       	pop	r1
    2b46:	18 95       	reti

00002b48 <readChar>:
 *	   receivedData[data_position++] = readChar();
 * // [...]
 *
 */
char readChar(void)
{
    2b48:	df 93       	push	r29
    2b4a:	cf 93       	push	r28
    2b4c:	0f 92       	push	r0
    2b4e:	cd b7       	in	r28, 0x3d	; 61
    2b50:	de b7       	in	r29, 0x3e	; 62
	uart_status = UART_BUFFER_OK;
    2b52:	10 92 40 02 	sts	0x0240, r1
	if(((uint8_t)(write_size - read_size)) > 0) {
    2b56:	90 91 8f 01 	lds	r25, 0x018F
    2b5a:	80 91 8e 01 	lds	r24, 0x018E
    2b5e:	98 17       	cp	r25, r24
    2b60:	c9 f0       	breq	.+50     	; 0x2b94 <readChar+0x4c>
		read_size++;
    2b62:	80 91 8e 01 	lds	r24, 0x018E
    2b66:	8f 5f       	subi	r24, 0xFF	; 255
    2b68:	80 93 8e 01 	sts	0x018E, r24
		if(read_pos > UART_RECEIVE_BUFFER_SIZE) 
    2b6c:	80 91 8c 01 	lds	r24, 0x018C
    2b70:	81 32       	cpi	r24, 0x21	; 33
    2b72:	10 f0       	brcs	.+4      	; 0x2b78 <readChar+0x30>
			read_pos = 0;
    2b74:	10 92 8c 01 	sts	0x018C, r1
		return uart_receive_buffer[read_pos++];
    2b78:	20 91 8c 01 	lds	r18, 0x018C
    2b7c:	82 2f       	mov	r24, r18
    2b7e:	90 e0       	ldi	r25, 0x00	; 0
    2b80:	fc 01       	movw	r30, r24
    2b82:	ef 5b       	subi	r30, 0xBF	; 191
    2b84:	fd 4f       	sbci	r31, 0xFD	; 253
    2b86:	80 81       	ld	r24, Z
    2b88:	89 83       	std	Y+1, r24	; 0x01
    2b8a:	82 2f       	mov	r24, r18
    2b8c:	8f 5f       	subi	r24, 0xFF	; 255
    2b8e:	80 93 8c 01 	sts	0x018C, r24
    2b92:	01 c0       	rjmp	.+2      	; 0x2b96 <readChar+0x4e>
	}
	return 0;
    2b94:	19 82       	std	Y+1, r1	; 0x01
    2b96:	89 81       	ldd	r24, Y+1	; 0x01
}
    2b98:	0f 90       	pop	r0
    2b9a:	cf 91       	pop	r28
    2b9c:	df 91       	pop	r29
    2b9e:	08 95       	ret

00002ba0 <readChars>:
 * circular buffer to buf. 
 * It also returns the number of characters really copied to the buffer! 
 * Just in case that there were fewer chars in the buffer...
 */
uint8_t readChars(char *buf, uint8_t numberOfChars)
{
    2ba0:	df 93       	push	r29
    2ba2:	cf 93       	push	r28
    2ba4:	00 d0       	rcall	.+0      	; 0x2ba6 <readChars+0x6>
    2ba6:	00 d0       	rcall	.+0      	; 0x2ba8 <readChars+0x8>
    2ba8:	cd b7       	in	r28, 0x3d	; 61
    2baa:	de b7       	in	r29, 0x3e	; 62
    2bac:	9b 83       	std	Y+3, r25	; 0x03
    2bae:	8a 83       	std	Y+2, r24	; 0x02
    2bb0:	6c 83       	std	Y+4, r22	; 0x04
   uint8_t i = 0;
    2bb2:	19 82       	std	Y+1, r1	; 0x01
   uart_status = UART_BUFFER_OK;
    2bb4:	10 92 40 02 	sts	0x0240, r1
    2bb8:	23 c0       	rjmp	.+70     	; 0x2c00 <readChars+0x60>
   while(((uint8_t)(write_size - read_size))  > 0 && i < numberOfChars) {
      read_size++;
    2bba:	80 91 8e 01 	lds	r24, 0x018E
    2bbe:	8f 5f       	subi	r24, 0xFF	; 255
    2bc0:	80 93 8e 01 	sts	0x018E, r24
      buf[i++] = uart_receive_buffer[read_pos++];
    2bc4:	89 81       	ldd	r24, Y+1	; 0x01
    2bc6:	28 2f       	mov	r18, r24
    2bc8:	30 e0       	ldi	r19, 0x00	; 0
    2bca:	8a 81       	ldd	r24, Y+2	; 0x02
    2bcc:	9b 81       	ldd	r25, Y+3	; 0x03
    2bce:	dc 01       	movw	r26, r24
    2bd0:	a2 0f       	add	r26, r18
    2bd2:	b3 1f       	adc	r27, r19
    2bd4:	20 91 8c 01 	lds	r18, 0x018C
    2bd8:	82 2f       	mov	r24, r18
    2bda:	90 e0       	ldi	r25, 0x00	; 0
    2bdc:	fc 01       	movw	r30, r24
    2bde:	ef 5b       	subi	r30, 0xBF	; 191
    2be0:	fd 4f       	sbci	r31, 0xFD	; 253
    2be2:	80 81       	ld	r24, Z
    2be4:	8c 93       	st	X, r24
    2be6:	89 81       	ldd	r24, Y+1	; 0x01
    2be8:	8f 5f       	subi	r24, 0xFF	; 255
    2bea:	89 83       	std	Y+1, r24	; 0x01
    2bec:	82 2f       	mov	r24, r18
    2bee:	8f 5f       	subi	r24, 0xFF	; 255
    2bf0:	80 93 8c 01 	sts	0x018C, r24
      if(read_pos > UART_RECEIVE_BUFFER_SIZE)
    2bf4:	80 91 8c 01 	lds	r24, 0x018C
    2bf8:	81 32       	cpi	r24, 0x21	; 33
    2bfa:	10 f0       	brcs	.+4      	; 0x2c00 <readChars+0x60>
         read_pos = 0;
    2bfc:	10 92 8c 01 	sts	0x018C, r1
 */
uint8_t readChars(char *buf, uint8_t numberOfChars)
{
   uint8_t i = 0;
   uart_status = UART_BUFFER_OK;
   while(((uint8_t)(write_size - read_size))  > 0 && i < numberOfChars) {
    2c00:	90 91 8f 01 	lds	r25, 0x018F
    2c04:	80 91 8e 01 	lds	r24, 0x018E
    2c08:	98 17       	cp	r25, r24
    2c0a:	21 f0       	breq	.+8      	; 0x2c14 <readChars+0x74>
    2c0c:	99 81       	ldd	r25, Y+1	; 0x01
    2c0e:	8c 81       	ldd	r24, Y+4	; 0x04
    2c10:	98 17       	cp	r25, r24
    2c12:	98 f2       	brcs	.-90     	; 0x2bba <readChars+0x1a>
      read_size++;
      buf[i++] = uart_receive_buffer[read_pos++];
      if(read_pos > UART_RECEIVE_BUFFER_SIZE)
         read_pos = 0;
   }
   return i;
    2c14:	89 81       	ldd	r24, Y+1	; 0x01
} 
    2c16:	0f 90       	pop	r0
    2c18:	0f 90       	pop	r0
    2c1a:	0f 90       	pop	r0
    2c1c:	0f 90       	pop	r0
    2c1e:	cf 91       	pop	r28
    2c20:	df 91       	pop	r29
    2c22:	08 95       	ret

00002c24 <getBufferLength>:
 *
 * Example:
 * s. readChar function above!
 */
uint8_t getBufferLength(void)
{
    2c24:	df 93       	push	r29
    2c26:	cf 93       	push	r28
    2c28:	cd b7       	in	r28, 0x3d	; 61
    2c2a:	de b7       	in	r29, 0x3e	; 62
	return (((uint8_t)(write_size - read_size)));
    2c2c:	90 91 8f 01 	lds	r25, 0x018F
    2c30:	80 91 8e 01 	lds	r24, 0x018E
    2c34:	29 2f       	mov	r18, r25
    2c36:	28 1b       	sub	r18, r24
    2c38:	82 2f       	mov	r24, r18
}
    2c3a:	cf 91       	pop	r28
    2c3c:	df 91       	pop	r29
    2c3e:	08 95       	ret

00002c40 <clearReceptionBuffer>:
/**
 * Clears the reception buffer - it disables UART Receive 
 * interrupt for a short period of time. 
 */
void clearReceptionBuffer(void)
{
    2c40:	df 93       	push	r29
    2c42:	cf 93       	push	r28
    2c44:	cd b7       	in	r28, 0x3d	; 61
    2c46:	de b7       	in	r29, 0x3e	; 62
	static uint8_t dummy;
	UCSRB &= ~(1 << RXCIE); // disable UART RX Interrupt
    2c48:	aa e2       	ldi	r26, 0x2A	; 42
    2c4a:	b0 e0       	ldi	r27, 0x00	; 0
    2c4c:	ea e2       	ldi	r30, 0x2A	; 42
    2c4e:	f0 e0       	ldi	r31, 0x00	; 0
    2c50:	80 81       	ld	r24, Z
    2c52:	8f 77       	andi	r24, 0x7F	; 127
    2c54:	8c 93       	st	X, r24
	dummy = UDR;
    2c56:	ec e2       	ldi	r30, 0x2C	; 44
    2c58:	f0 e0       	ldi	r31, 0x00	; 0
    2c5a:	80 81       	ld	r24, Z
    2c5c:	80 93 91 01 	sts	0x0191, r24
	read_pos = 0;
    2c60:	10 92 8c 01 	sts	0x018C, r1
	write_pos = 0; 
    2c64:	10 92 8d 01 	sts	0x018D, r1
	read_size = 0;
    2c68:	10 92 8e 01 	sts	0x018E, r1
	write_size = 0;
    2c6c:	10 92 8f 01 	sts	0x018F, r1
	uart_status = UART_BUFFER_OK;
    2c70:	10 92 40 02 	sts	0x0240, r1
	UCSRB |= (1 << RXCIE); // enable Interrupt again
    2c74:	aa e2       	ldi	r26, 0x2A	; 42
    2c76:	b0 e0       	ldi	r27, 0x00	; 0
    2c78:	ea e2       	ldi	r30, 0x2A	; 42
    2c7a:	f0 e0       	ldi	r31, 0x00	; 0
    2c7c:	80 81       	ld	r24, Z
    2c7e:	80 68       	ori	r24, 0x80	; 128
    2c80:	8c 93       	st	X, r24
}
    2c82:	cf 91       	pop	r28
    2c84:	df 91       	pop	r29
    2c86:	08 95       	ret

00002c88 <__fixunssfsi>:
    2c88:	ef 92       	push	r14
    2c8a:	ff 92       	push	r15
    2c8c:	0f 93       	push	r16
    2c8e:	1f 93       	push	r17
    2c90:	7b 01       	movw	r14, r22
    2c92:	8c 01       	movw	r16, r24
    2c94:	20 e0       	ldi	r18, 0x00	; 0
    2c96:	30 e0       	ldi	r19, 0x00	; 0
    2c98:	40 e0       	ldi	r20, 0x00	; 0
    2c9a:	5f e4       	ldi	r21, 0x4F	; 79
    2c9c:	0e 94 c6 18 	call	0x318c	; 0x318c <__gesf2>
    2ca0:	88 23       	and	r24, r24
    2ca2:	8c f0       	brlt	.+34     	; 0x2cc6 <__fixunssfsi+0x3e>
    2ca4:	c8 01       	movw	r24, r16
    2ca6:	b7 01       	movw	r22, r14
    2ca8:	20 e0       	ldi	r18, 0x00	; 0
    2caa:	30 e0       	ldi	r19, 0x00	; 0
    2cac:	40 e0       	ldi	r20, 0x00	; 0
    2cae:	5f e4       	ldi	r21, 0x4F	; 79
    2cb0:	0e 94 bc 17 	call	0x2f78	; 0x2f78 <__subsf3>
    2cb4:	0e 94 54 19 	call	0x32a8	; 0x32a8 <__fixsfsi>
    2cb8:	9b 01       	movw	r18, r22
    2cba:	ac 01       	movw	r20, r24
    2cbc:	20 50       	subi	r18, 0x00	; 0
    2cbe:	30 40       	sbci	r19, 0x00	; 0
    2cc0:	40 40       	sbci	r20, 0x00	; 0
    2cc2:	50 48       	sbci	r21, 0x80	; 128
    2cc4:	06 c0       	rjmp	.+12     	; 0x2cd2 <__fixunssfsi+0x4a>
    2cc6:	c8 01       	movw	r24, r16
    2cc8:	b7 01       	movw	r22, r14
    2cca:	0e 94 54 19 	call	0x32a8	; 0x32a8 <__fixsfsi>
    2cce:	9b 01       	movw	r18, r22
    2cd0:	ac 01       	movw	r20, r24
    2cd2:	b9 01       	movw	r22, r18
    2cd4:	ca 01       	movw	r24, r20
    2cd6:	1f 91       	pop	r17
    2cd8:	0f 91       	pop	r16
    2cda:	ff 90       	pop	r15
    2cdc:	ef 90       	pop	r14
    2cde:	08 95       	ret

00002ce0 <_fpadd_parts>:
    2ce0:	a0 e0       	ldi	r26, 0x00	; 0
    2ce2:	b0 e0       	ldi	r27, 0x00	; 0
    2ce4:	e6 e7       	ldi	r30, 0x76	; 118
    2ce6:	f6 e1       	ldi	r31, 0x16	; 22
    2ce8:	0c 94 f2 1b 	jmp	0x37e4	; 0x37e4 <__prologue_saves__>
    2cec:	dc 01       	movw	r26, r24
    2cee:	2b 01       	movw	r4, r22
    2cf0:	fa 01       	movw	r30, r20
    2cf2:	9c 91       	ld	r25, X
    2cf4:	92 30       	cpi	r25, 0x02	; 2
    2cf6:	08 f4       	brcc	.+2      	; 0x2cfa <_fpadd_parts+0x1a>
    2cf8:	39 c1       	rjmp	.+626    	; 0x2f6c <_fpadd_parts+0x28c>
    2cfa:	eb 01       	movw	r28, r22
    2cfc:	88 81       	ld	r24, Y
    2cfe:	82 30       	cpi	r24, 0x02	; 2
    2d00:	08 f4       	brcc	.+2      	; 0x2d04 <_fpadd_parts+0x24>
    2d02:	33 c1       	rjmp	.+614    	; 0x2f6a <_fpadd_parts+0x28a>
    2d04:	94 30       	cpi	r25, 0x04	; 4
    2d06:	69 f4       	brne	.+26     	; 0x2d22 <_fpadd_parts+0x42>
    2d08:	84 30       	cpi	r24, 0x04	; 4
    2d0a:	09 f0       	breq	.+2      	; 0x2d0e <_fpadd_parts+0x2e>
    2d0c:	2f c1       	rjmp	.+606    	; 0x2f6c <_fpadd_parts+0x28c>
    2d0e:	11 96       	adiw	r26, 0x01	; 1
    2d10:	9c 91       	ld	r25, X
    2d12:	11 97       	sbiw	r26, 0x01	; 1
    2d14:	89 81       	ldd	r24, Y+1	; 0x01
    2d16:	98 17       	cp	r25, r24
    2d18:	09 f4       	brne	.+2      	; 0x2d1c <_fpadd_parts+0x3c>
    2d1a:	28 c1       	rjmp	.+592    	; 0x2f6c <_fpadd_parts+0x28c>
    2d1c:	ab e6       	ldi	r26, 0x6B	; 107
    2d1e:	b0 e0       	ldi	r27, 0x00	; 0
    2d20:	25 c1       	rjmp	.+586    	; 0x2f6c <_fpadd_parts+0x28c>
    2d22:	84 30       	cpi	r24, 0x04	; 4
    2d24:	09 f4       	brne	.+2      	; 0x2d28 <_fpadd_parts+0x48>
    2d26:	21 c1       	rjmp	.+578    	; 0x2f6a <_fpadd_parts+0x28a>
    2d28:	82 30       	cpi	r24, 0x02	; 2
    2d2a:	a9 f4       	brne	.+42     	; 0x2d56 <_fpadd_parts+0x76>
    2d2c:	92 30       	cpi	r25, 0x02	; 2
    2d2e:	09 f0       	breq	.+2      	; 0x2d32 <_fpadd_parts+0x52>
    2d30:	1d c1       	rjmp	.+570    	; 0x2f6c <_fpadd_parts+0x28c>
    2d32:	9a 01       	movw	r18, r20
    2d34:	ad 01       	movw	r20, r26
    2d36:	88 e0       	ldi	r24, 0x08	; 8
    2d38:	ea 01       	movw	r28, r20
    2d3a:	09 90       	ld	r0, Y+
    2d3c:	ae 01       	movw	r20, r28
    2d3e:	e9 01       	movw	r28, r18
    2d40:	09 92       	st	Y+, r0
    2d42:	9e 01       	movw	r18, r28
    2d44:	81 50       	subi	r24, 0x01	; 1
    2d46:	c1 f7       	brne	.-16     	; 0x2d38 <_fpadd_parts+0x58>
    2d48:	e2 01       	movw	r28, r4
    2d4a:	89 81       	ldd	r24, Y+1	; 0x01
    2d4c:	11 96       	adiw	r26, 0x01	; 1
    2d4e:	9c 91       	ld	r25, X
    2d50:	89 23       	and	r24, r25
    2d52:	81 83       	std	Z+1, r24	; 0x01
    2d54:	08 c1       	rjmp	.+528    	; 0x2f66 <_fpadd_parts+0x286>
    2d56:	92 30       	cpi	r25, 0x02	; 2
    2d58:	09 f4       	brne	.+2      	; 0x2d5c <_fpadd_parts+0x7c>
    2d5a:	07 c1       	rjmp	.+526    	; 0x2f6a <_fpadd_parts+0x28a>
    2d5c:	12 96       	adiw	r26, 0x02	; 2
    2d5e:	2d 90       	ld	r2, X+
    2d60:	3c 90       	ld	r3, X
    2d62:	13 97       	sbiw	r26, 0x03	; 3
    2d64:	eb 01       	movw	r28, r22
    2d66:	8a 81       	ldd	r24, Y+2	; 0x02
    2d68:	9b 81       	ldd	r25, Y+3	; 0x03
    2d6a:	14 96       	adiw	r26, 0x04	; 4
    2d6c:	ad 90       	ld	r10, X+
    2d6e:	bd 90       	ld	r11, X+
    2d70:	cd 90       	ld	r12, X+
    2d72:	dc 90       	ld	r13, X
    2d74:	17 97       	sbiw	r26, 0x07	; 7
    2d76:	ec 80       	ldd	r14, Y+4	; 0x04
    2d78:	fd 80       	ldd	r15, Y+5	; 0x05
    2d7a:	0e 81       	ldd	r16, Y+6	; 0x06
    2d7c:	1f 81       	ldd	r17, Y+7	; 0x07
    2d7e:	91 01       	movw	r18, r2
    2d80:	28 1b       	sub	r18, r24
    2d82:	39 0b       	sbc	r19, r25
    2d84:	b9 01       	movw	r22, r18
    2d86:	37 ff       	sbrs	r19, 7
    2d88:	04 c0       	rjmp	.+8      	; 0x2d92 <_fpadd_parts+0xb2>
    2d8a:	66 27       	eor	r22, r22
    2d8c:	77 27       	eor	r23, r23
    2d8e:	62 1b       	sub	r22, r18
    2d90:	73 0b       	sbc	r23, r19
    2d92:	60 32       	cpi	r22, 0x20	; 32
    2d94:	71 05       	cpc	r23, r1
    2d96:	0c f0       	brlt	.+2      	; 0x2d9a <_fpadd_parts+0xba>
    2d98:	61 c0       	rjmp	.+194    	; 0x2e5c <_fpadd_parts+0x17c>
    2d9a:	12 16       	cp	r1, r18
    2d9c:	13 06       	cpc	r1, r19
    2d9e:	6c f5       	brge	.+90     	; 0x2dfa <_fpadd_parts+0x11a>
    2da0:	37 01       	movw	r6, r14
    2da2:	48 01       	movw	r8, r16
    2da4:	06 2e       	mov	r0, r22
    2da6:	04 c0       	rjmp	.+8      	; 0x2db0 <_fpadd_parts+0xd0>
    2da8:	96 94       	lsr	r9
    2daa:	87 94       	ror	r8
    2dac:	77 94       	ror	r7
    2dae:	67 94       	ror	r6
    2db0:	0a 94       	dec	r0
    2db2:	d2 f7       	brpl	.-12     	; 0x2da8 <_fpadd_parts+0xc8>
    2db4:	21 e0       	ldi	r18, 0x01	; 1
    2db6:	30 e0       	ldi	r19, 0x00	; 0
    2db8:	40 e0       	ldi	r20, 0x00	; 0
    2dba:	50 e0       	ldi	r21, 0x00	; 0
    2dbc:	04 c0       	rjmp	.+8      	; 0x2dc6 <_fpadd_parts+0xe6>
    2dbe:	22 0f       	add	r18, r18
    2dc0:	33 1f       	adc	r19, r19
    2dc2:	44 1f       	adc	r20, r20
    2dc4:	55 1f       	adc	r21, r21
    2dc6:	6a 95       	dec	r22
    2dc8:	d2 f7       	brpl	.-12     	; 0x2dbe <_fpadd_parts+0xde>
    2dca:	21 50       	subi	r18, 0x01	; 1
    2dcc:	30 40       	sbci	r19, 0x00	; 0
    2dce:	40 40       	sbci	r20, 0x00	; 0
    2dd0:	50 40       	sbci	r21, 0x00	; 0
    2dd2:	2e 21       	and	r18, r14
    2dd4:	3f 21       	and	r19, r15
    2dd6:	40 23       	and	r20, r16
    2dd8:	51 23       	and	r21, r17
    2dda:	21 15       	cp	r18, r1
    2ddc:	31 05       	cpc	r19, r1
    2dde:	41 05       	cpc	r20, r1
    2de0:	51 05       	cpc	r21, r1
    2de2:	21 f0       	breq	.+8      	; 0x2dec <_fpadd_parts+0x10c>
    2de4:	21 e0       	ldi	r18, 0x01	; 1
    2de6:	30 e0       	ldi	r19, 0x00	; 0
    2de8:	40 e0       	ldi	r20, 0x00	; 0
    2dea:	50 e0       	ldi	r21, 0x00	; 0
    2dec:	79 01       	movw	r14, r18
    2dee:	8a 01       	movw	r16, r20
    2df0:	e6 28       	or	r14, r6
    2df2:	f7 28       	or	r15, r7
    2df4:	08 29       	or	r16, r8
    2df6:	19 29       	or	r17, r9
    2df8:	3c c0       	rjmp	.+120    	; 0x2e72 <_fpadd_parts+0x192>
    2dfa:	23 2b       	or	r18, r19
    2dfc:	d1 f1       	breq	.+116    	; 0x2e72 <_fpadd_parts+0x192>
    2dfe:	26 0e       	add	r2, r22
    2e00:	37 1e       	adc	r3, r23
    2e02:	35 01       	movw	r6, r10
    2e04:	46 01       	movw	r8, r12
    2e06:	06 2e       	mov	r0, r22
    2e08:	04 c0       	rjmp	.+8      	; 0x2e12 <_fpadd_parts+0x132>
    2e0a:	96 94       	lsr	r9
    2e0c:	87 94       	ror	r8
    2e0e:	77 94       	ror	r7
    2e10:	67 94       	ror	r6
    2e12:	0a 94       	dec	r0
    2e14:	d2 f7       	brpl	.-12     	; 0x2e0a <_fpadd_parts+0x12a>
    2e16:	21 e0       	ldi	r18, 0x01	; 1
    2e18:	30 e0       	ldi	r19, 0x00	; 0
    2e1a:	40 e0       	ldi	r20, 0x00	; 0
    2e1c:	50 e0       	ldi	r21, 0x00	; 0
    2e1e:	04 c0       	rjmp	.+8      	; 0x2e28 <_fpadd_parts+0x148>
    2e20:	22 0f       	add	r18, r18
    2e22:	33 1f       	adc	r19, r19
    2e24:	44 1f       	adc	r20, r20
    2e26:	55 1f       	adc	r21, r21
    2e28:	6a 95       	dec	r22
    2e2a:	d2 f7       	brpl	.-12     	; 0x2e20 <_fpadd_parts+0x140>
    2e2c:	21 50       	subi	r18, 0x01	; 1
    2e2e:	30 40       	sbci	r19, 0x00	; 0
    2e30:	40 40       	sbci	r20, 0x00	; 0
    2e32:	50 40       	sbci	r21, 0x00	; 0
    2e34:	2a 21       	and	r18, r10
    2e36:	3b 21       	and	r19, r11
    2e38:	4c 21       	and	r20, r12
    2e3a:	5d 21       	and	r21, r13
    2e3c:	21 15       	cp	r18, r1
    2e3e:	31 05       	cpc	r19, r1
    2e40:	41 05       	cpc	r20, r1
    2e42:	51 05       	cpc	r21, r1
    2e44:	21 f0       	breq	.+8      	; 0x2e4e <_fpadd_parts+0x16e>
    2e46:	21 e0       	ldi	r18, 0x01	; 1
    2e48:	30 e0       	ldi	r19, 0x00	; 0
    2e4a:	40 e0       	ldi	r20, 0x00	; 0
    2e4c:	50 e0       	ldi	r21, 0x00	; 0
    2e4e:	59 01       	movw	r10, r18
    2e50:	6a 01       	movw	r12, r20
    2e52:	a6 28       	or	r10, r6
    2e54:	b7 28       	or	r11, r7
    2e56:	c8 28       	or	r12, r8
    2e58:	d9 28       	or	r13, r9
    2e5a:	0b c0       	rjmp	.+22     	; 0x2e72 <_fpadd_parts+0x192>
    2e5c:	82 15       	cp	r24, r2
    2e5e:	93 05       	cpc	r25, r3
    2e60:	2c f0       	brlt	.+10     	; 0x2e6c <_fpadd_parts+0x18c>
    2e62:	1c 01       	movw	r2, r24
    2e64:	aa 24       	eor	r10, r10
    2e66:	bb 24       	eor	r11, r11
    2e68:	65 01       	movw	r12, r10
    2e6a:	03 c0       	rjmp	.+6      	; 0x2e72 <_fpadd_parts+0x192>
    2e6c:	ee 24       	eor	r14, r14
    2e6e:	ff 24       	eor	r15, r15
    2e70:	87 01       	movw	r16, r14
    2e72:	11 96       	adiw	r26, 0x01	; 1
    2e74:	9c 91       	ld	r25, X
    2e76:	d2 01       	movw	r26, r4
    2e78:	11 96       	adiw	r26, 0x01	; 1
    2e7a:	8c 91       	ld	r24, X
    2e7c:	98 17       	cp	r25, r24
    2e7e:	09 f4       	brne	.+2      	; 0x2e82 <_fpadd_parts+0x1a2>
    2e80:	45 c0       	rjmp	.+138    	; 0x2f0c <_fpadd_parts+0x22c>
    2e82:	99 23       	and	r25, r25
    2e84:	39 f0       	breq	.+14     	; 0x2e94 <_fpadd_parts+0x1b4>
    2e86:	a8 01       	movw	r20, r16
    2e88:	97 01       	movw	r18, r14
    2e8a:	2a 19       	sub	r18, r10
    2e8c:	3b 09       	sbc	r19, r11
    2e8e:	4c 09       	sbc	r20, r12
    2e90:	5d 09       	sbc	r21, r13
    2e92:	06 c0       	rjmp	.+12     	; 0x2ea0 <_fpadd_parts+0x1c0>
    2e94:	a6 01       	movw	r20, r12
    2e96:	95 01       	movw	r18, r10
    2e98:	2e 19       	sub	r18, r14
    2e9a:	3f 09       	sbc	r19, r15
    2e9c:	40 0b       	sbc	r20, r16
    2e9e:	51 0b       	sbc	r21, r17
    2ea0:	57 fd       	sbrc	r21, 7
    2ea2:	08 c0       	rjmp	.+16     	; 0x2eb4 <_fpadd_parts+0x1d4>
    2ea4:	11 82       	std	Z+1, r1	; 0x01
    2ea6:	33 82       	std	Z+3, r3	; 0x03
    2ea8:	22 82       	std	Z+2, r2	; 0x02
    2eaa:	24 83       	std	Z+4, r18	; 0x04
    2eac:	35 83       	std	Z+5, r19	; 0x05
    2eae:	46 83       	std	Z+6, r20	; 0x06
    2eb0:	57 83       	std	Z+7, r21	; 0x07
    2eb2:	1d c0       	rjmp	.+58     	; 0x2eee <_fpadd_parts+0x20e>
    2eb4:	81 e0       	ldi	r24, 0x01	; 1
    2eb6:	81 83       	std	Z+1, r24	; 0x01
    2eb8:	33 82       	std	Z+3, r3	; 0x03
    2eba:	22 82       	std	Z+2, r2	; 0x02
    2ebc:	88 27       	eor	r24, r24
    2ebe:	99 27       	eor	r25, r25
    2ec0:	dc 01       	movw	r26, r24
    2ec2:	82 1b       	sub	r24, r18
    2ec4:	93 0b       	sbc	r25, r19
    2ec6:	a4 0b       	sbc	r26, r20
    2ec8:	b5 0b       	sbc	r27, r21
    2eca:	84 83       	std	Z+4, r24	; 0x04
    2ecc:	95 83       	std	Z+5, r25	; 0x05
    2ece:	a6 83       	std	Z+6, r26	; 0x06
    2ed0:	b7 83       	std	Z+7, r27	; 0x07
    2ed2:	0d c0       	rjmp	.+26     	; 0x2eee <_fpadd_parts+0x20e>
    2ed4:	22 0f       	add	r18, r18
    2ed6:	33 1f       	adc	r19, r19
    2ed8:	44 1f       	adc	r20, r20
    2eda:	55 1f       	adc	r21, r21
    2edc:	24 83       	std	Z+4, r18	; 0x04
    2ede:	35 83       	std	Z+5, r19	; 0x05
    2ee0:	46 83       	std	Z+6, r20	; 0x06
    2ee2:	57 83       	std	Z+7, r21	; 0x07
    2ee4:	82 81       	ldd	r24, Z+2	; 0x02
    2ee6:	93 81       	ldd	r25, Z+3	; 0x03
    2ee8:	01 97       	sbiw	r24, 0x01	; 1
    2eea:	93 83       	std	Z+3, r25	; 0x03
    2eec:	82 83       	std	Z+2, r24	; 0x02
    2eee:	24 81       	ldd	r18, Z+4	; 0x04
    2ef0:	35 81       	ldd	r19, Z+5	; 0x05
    2ef2:	46 81       	ldd	r20, Z+6	; 0x06
    2ef4:	57 81       	ldd	r21, Z+7	; 0x07
    2ef6:	da 01       	movw	r26, r20
    2ef8:	c9 01       	movw	r24, r18
    2efa:	01 97       	sbiw	r24, 0x01	; 1
    2efc:	a1 09       	sbc	r26, r1
    2efe:	b1 09       	sbc	r27, r1
    2f00:	8f 5f       	subi	r24, 0xFF	; 255
    2f02:	9f 4f       	sbci	r25, 0xFF	; 255
    2f04:	af 4f       	sbci	r26, 0xFF	; 255
    2f06:	bf 43       	sbci	r27, 0x3F	; 63
    2f08:	28 f3       	brcs	.-54     	; 0x2ed4 <_fpadd_parts+0x1f4>
    2f0a:	0b c0       	rjmp	.+22     	; 0x2f22 <_fpadd_parts+0x242>
    2f0c:	91 83       	std	Z+1, r25	; 0x01
    2f0e:	33 82       	std	Z+3, r3	; 0x03
    2f10:	22 82       	std	Z+2, r2	; 0x02
    2f12:	ea 0c       	add	r14, r10
    2f14:	fb 1c       	adc	r15, r11
    2f16:	0c 1d       	adc	r16, r12
    2f18:	1d 1d       	adc	r17, r13
    2f1a:	e4 82       	std	Z+4, r14	; 0x04
    2f1c:	f5 82       	std	Z+5, r15	; 0x05
    2f1e:	06 83       	std	Z+6, r16	; 0x06
    2f20:	17 83       	std	Z+7, r17	; 0x07
    2f22:	83 e0       	ldi	r24, 0x03	; 3
    2f24:	80 83       	st	Z, r24
    2f26:	24 81       	ldd	r18, Z+4	; 0x04
    2f28:	35 81       	ldd	r19, Z+5	; 0x05
    2f2a:	46 81       	ldd	r20, Z+6	; 0x06
    2f2c:	57 81       	ldd	r21, Z+7	; 0x07
    2f2e:	57 ff       	sbrs	r21, 7
    2f30:	1a c0       	rjmp	.+52     	; 0x2f66 <_fpadd_parts+0x286>
    2f32:	c9 01       	movw	r24, r18
    2f34:	aa 27       	eor	r26, r26
    2f36:	97 fd       	sbrc	r25, 7
    2f38:	a0 95       	com	r26
    2f3a:	ba 2f       	mov	r27, r26
    2f3c:	81 70       	andi	r24, 0x01	; 1
    2f3e:	90 70       	andi	r25, 0x00	; 0
    2f40:	a0 70       	andi	r26, 0x00	; 0
    2f42:	b0 70       	andi	r27, 0x00	; 0
    2f44:	56 95       	lsr	r21
    2f46:	47 95       	ror	r20
    2f48:	37 95       	ror	r19
    2f4a:	27 95       	ror	r18
    2f4c:	82 2b       	or	r24, r18
    2f4e:	93 2b       	or	r25, r19
    2f50:	a4 2b       	or	r26, r20
    2f52:	b5 2b       	or	r27, r21
    2f54:	84 83       	std	Z+4, r24	; 0x04
    2f56:	95 83       	std	Z+5, r25	; 0x05
    2f58:	a6 83       	std	Z+6, r26	; 0x06
    2f5a:	b7 83       	std	Z+7, r27	; 0x07
    2f5c:	82 81       	ldd	r24, Z+2	; 0x02
    2f5e:	93 81       	ldd	r25, Z+3	; 0x03
    2f60:	01 96       	adiw	r24, 0x01	; 1
    2f62:	93 83       	std	Z+3, r25	; 0x03
    2f64:	82 83       	std	Z+2, r24	; 0x02
    2f66:	df 01       	movw	r26, r30
    2f68:	01 c0       	rjmp	.+2      	; 0x2f6c <_fpadd_parts+0x28c>
    2f6a:	d2 01       	movw	r26, r4
    2f6c:	cd 01       	movw	r24, r26
    2f6e:	cd b7       	in	r28, 0x3d	; 61
    2f70:	de b7       	in	r29, 0x3e	; 62
    2f72:	e2 e1       	ldi	r30, 0x12	; 18
    2f74:	0c 94 0e 1c 	jmp	0x381c	; 0x381c <__epilogue_restores__>

00002f78 <__subsf3>:
    2f78:	a0 e2       	ldi	r26, 0x20	; 32
    2f7a:	b0 e0       	ldi	r27, 0x00	; 0
    2f7c:	e2 ec       	ldi	r30, 0xC2	; 194
    2f7e:	f7 e1       	ldi	r31, 0x17	; 23
    2f80:	0c 94 fe 1b 	jmp	0x37fc	; 0x37fc <__prologue_saves__+0x18>
    2f84:	69 83       	std	Y+1, r22	; 0x01
    2f86:	7a 83       	std	Y+2, r23	; 0x02
    2f88:	8b 83       	std	Y+3, r24	; 0x03
    2f8a:	9c 83       	std	Y+4, r25	; 0x04
    2f8c:	2d 83       	std	Y+5, r18	; 0x05
    2f8e:	3e 83       	std	Y+6, r19	; 0x06
    2f90:	4f 83       	std	Y+7, r20	; 0x07
    2f92:	58 87       	std	Y+8, r21	; 0x08
    2f94:	e9 e0       	ldi	r30, 0x09	; 9
    2f96:	ee 2e       	mov	r14, r30
    2f98:	f1 2c       	mov	r15, r1
    2f9a:	ec 0e       	add	r14, r28
    2f9c:	fd 1e       	adc	r15, r29
    2f9e:	ce 01       	movw	r24, r28
    2fa0:	01 96       	adiw	r24, 0x01	; 1
    2fa2:	b7 01       	movw	r22, r14
    2fa4:	0e 94 cc 1a 	call	0x3598	; 0x3598 <__unpack_f>
    2fa8:	8e 01       	movw	r16, r28
    2faa:	0f 5e       	subi	r16, 0xEF	; 239
    2fac:	1f 4f       	sbci	r17, 0xFF	; 255
    2fae:	ce 01       	movw	r24, r28
    2fb0:	05 96       	adiw	r24, 0x05	; 5
    2fb2:	b8 01       	movw	r22, r16
    2fb4:	0e 94 cc 1a 	call	0x3598	; 0x3598 <__unpack_f>
    2fb8:	8a 89       	ldd	r24, Y+18	; 0x12
    2fba:	91 e0       	ldi	r25, 0x01	; 1
    2fbc:	89 27       	eor	r24, r25
    2fbe:	8a 8b       	std	Y+18, r24	; 0x12
    2fc0:	c7 01       	movw	r24, r14
    2fc2:	b8 01       	movw	r22, r16
    2fc4:	ae 01       	movw	r20, r28
    2fc6:	47 5e       	subi	r20, 0xE7	; 231
    2fc8:	5f 4f       	sbci	r21, 0xFF	; 255
    2fca:	0e 94 70 16 	call	0x2ce0	; 0x2ce0 <_fpadd_parts>
    2fce:	0e 94 f7 19 	call	0x33ee	; 0x33ee <__pack_f>
    2fd2:	a0 96       	adiw	r28, 0x20	; 32
    2fd4:	e6 e0       	ldi	r30, 0x06	; 6
    2fd6:	0c 94 1a 1c 	jmp	0x3834	; 0x3834 <__epilogue_restores__+0x18>

00002fda <__addsf3>:
    2fda:	a0 e2       	ldi	r26, 0x20	; 32
    2fdc:	b0 e0       	ldi	r27, 0x00	; 0
    2fde:	e3 ef       	ldi	r30, 0xF3	; 243
    2fe0:	f7 e1       	ldi	r31, 0x17	; 23
    2fe2:	0c 94 fe 1b 	jmp	0x37fc	; 0x37fc <__prologue_saves__+0x18>
    2fe6:	69 83       	std	Y+1, r22	; 0x01
    2fe8:	7a 83       	std	Y+2, r23	; 0x02
    2fea:	8b 83       	std	Y+3, r24	; 0x03
    2fec:	9c 83       	std	Y+4, r25	; 0x04
    2fee:	2d 83       	std	Y+5, r18	; 0x05
    2ff0:	3e 83       	std	Y+6, r19	; 0x06
    2ff2:	4f 83       	std	Y+7, r20	; 0x07
    2ff4:	58 87       	std	Y+8, r21	; 0x08
    2ff6:	f9 e0       	ldi	r31, 0x09	; 9
    2ff8:	ef 2e       	mov	r14, r31
    2ffa:	f1 2c       	mov	r15, r1
    2ffc:	ec 0e       	add	r14, r28
    2ffe:	fd 1e       	adc	r15, r29
    3000:	ce 01       	movw	r24, r28
    3002:	01 96       	adiw	r24, 0x01	; 1
    3004:	b7 01       	movw	r22, r14
    3006:	0e 94 cc 1a 	call	0x3598	; 0x3598 <__unpack_f>
    300a:	8e 01       	movw	r16, r28
    300c:	0f 5e       	subi	r16, 0xEF	; 239
    300e:	1f 4f       	sbci	r17, 0xFF	; 255
    3010:	ce 01       	movw	r24, r28
    3012:	05 96       	adiw	r24, 0x05	; 5
    3014:	b8 01       	movw	r22, r16
    3016:	0e 94 cc 1a 	call	0x3598	; 0x3598 <__unpack_f>
    301a:	c7 01       	movw	r24, r14
    301c:	b8 01       	movw	r22, r16
    301e:	ae 01       	movw	r20, r28
    3020:	47 5e       	subi	r20, 0xE7	; 231
    3022:	5f 4f       	sbci	r21, 0xFF	; 255
    3024:	0e 94 70 16 	call	0x2ce0	; 0x2ce0 <_fpadd_parts>
    3028:	0e 94 f7 19 	call	0x33ee	; 0x33ee <__pack_f>
    302c:	a0 96       	adiw	r28, 0x20	; 32
    302e:	e6 e0       	ldi	r30, 0x06	; 6
    3030:	0c 94 1a 1c 	jmp	0x3834	; 0x3834 <__epilogue_restores__+0x18>

00003034 <__divsf3>:
    3034:	a8 e1       	ldi	r26, 0x18	; 24
    3036:	b0 e0       	ldi	r27, 0x00	; 0
    3038:	e0 e2       	ldi	r30, 0x20	; 32
    303a:	f8 e1       	ldi	r31, 0x18	; 24
    303c:	0c 94 fa 1b 	jmp	0x37f4	; 0x37f4 <__prologue_saves__+0x10>
    3040:	69 83       	std	Y+1, r22	; 0x01
    3042:	7a 83       	std	Y+2, r23	; 0x02
    3044:	8b 83       	std	Y+3, r24	; 0x03
    3046:	9c 83       	std	Y+4, r25	; 0x04
    3048:	2d 83       	std	Y+5, r18	; 0x05
    304a:	3e 83       	std	Y+6, r19	; 0x06
    304c:	4f 83       	std	Y+7, r20	; 0x07
    304e:	58 87       	std	Y+8, r21	; 0x08
    3050:	b9 e0       	ldi	r27, 0x09	; 9
    3052:	eb 2e       	mov	r14, r27
    3054:	f1 2c       	mov	r15, r1
    3056:	ec 0e       	add	r14, r28
    3058:	fd 1e       	adc	r15, r29
    305a:	ce 01       	movw	r24, r28
    305c:	01 96       	adiw	r24, 0x01	; 1
    305e:	b7 01       	movw	r22, r14
    3060:	0e 94 cc 1a 	call	0x3598	; 0x3598 <__unpack_f>
    3064:	8e 01       	movw	r16, r28
    3066:	0f 5e       	subi	r16, 0xEF	; 239
    3068:	1f 4f       	sbci	r17, 0xFF	; 255
    306a:	ce 01       	movw	r24, r28
    306c:	05 96       	adiw	r24, 0x05	; 5
    306e:	b8 01       	movw	r22, r16
    3070:	0e 94 cc 1a 	call	0x3598	; 0x3598 <__unpack_f>
    3074:	29 85       	ldd	r18, Y+9	; 0x09
    3076:	22 30       	cpi	r18, 0x02	; 2
    3078:	08 f4       	brcc	.+2      	; 0x307c <__divsf3+0x48>
    307a:	7e c0       	rjmp	.+252    	; 0x3178 <__divsf3+0x144>
    307c:	39 89       	ldd	r19, Y+17	; 0x11
    307e:	32 30       	cpi	r19, 0x02	; 2
    3080:	10 f4       	brcc	.+4      	; 0x3086 <__divsf3+0x52>
    3082:	b8 01       	movw	r22, r16
    3084:	7c c0       	rjmp	.+248    	; 0x317e <__divsf3+0x14a>
    3086:	8a 85       	ldd	r24, Y+10	; 0x0a
    3088:	9a 89       	ldd	r25, Y+18	; 0x12
    308a:	89 27       	eor	r24, r25
    308c:	8a 87       	std	Y+10, r24	; 0x0a
    308e:	24 30       	cpi	r18, 0x04	; 4
    3090:	11 f0       	breq	.+4      	; 0x3096 <__divsf3+0x62>
    3092:	22 30       	cpi	r18, 0x02	; 2
    3094:	31 f4       	brne	.+12     	; 0x30a2 <__divsf3+0x6e>
    3096:	23 17       	cp	r18, r19
    3098:	09 f0       	breq	.+2      	; 0x309c <__divsf3+0x68>
    309a:	6e c0       	rjmp	.+220    	; 0x3178 <__divsf3+0x144>
    309c:	6b e6       	ldi	r22, 0x6B	; 107
    309e:	70 e0       	ldi	r23, 0x00	; 0
    30a0:	6e c0       	rjmp	.+220    	; 0x317e <__divsf3+0x14a>
    30a2:	34 30       	cpi	r19, 0x04	; 4
    30a4:	39 f4       	brne	.+14     	; 0x30b4 <__divsf3+0x80>
    30a6:	1d 86       	std	Y+13, r1	; 0x0d
    30a8:	1e 86       	std	Y+14, r1	; 0x0e
    30aa:	1f 86       	std	Y+15, r1	; 0x0f
    30ac:	18 8a       	std	Y+16, r1	; 0x10
    30ae:	1c 86       	std	Y+12, r1	; 0x0c
    30b0:	1b 86       	std	Y+11, r1	; 0x0b
    30b2:	04 c0       	rjmp	.+8      	; 0x30bc <__divsf3+0x88>
    30b4:	32 30       	cpi	r19, 0x02	; 2
    30b6:	21 f4       	brne	.+8      	; 0x30c0 <__divsf3+0x8c>
    30b8:	84 e0       	ldi	r24, 0x04	; 4
    30ba:	89 87       	std	Y+9, r24	; 0x09
    30bc:	b7 01       	movw	r22, r14
    30be:	5f c0       	rjmp	.+190    	; 0x317e <__divsf3+0x14a>
    30c0:	2b 85       	ldd	r18, Y+11	; 0x0b
    30c2:	3c 85       	ldd	r19, Y+12	; 0x0c
    30c4:	8b 89       	ldd	r24, Y+19	; 0x13
    30c6:	9c 89       	ldd	r25, Y+20	; 0x14
    30c8:	28 1b       	sub	r18, r24
    30ca:	39 0b       	sbc	r19, r25
    30cc:	3c 87       	std	Y+12, r19	; 0x0c
    30ce:	2b 87       	std	Y+11, r18	; 0x0b
    30d0:	ed 84       	ldd	r14, Y+13	; 0x0d
    30d2:	fe 84       	ldd	r15, Y+14	; 0x0e
    30d4:	0f 85       	ldd	r16, Y+15	; 0x0f
    30d6:	18 89       	ldd	r17, Y+16	; 0x10
    30d8:	ad 88       	ldd	r10, Y+21	; 0x15
    30da:	be 88       	ldd	r11, Y+22	; 0x16
    30dc:	cf 88       	ldd	r12, Y+23	; 0x17
    30de:	d8 8c       	ldd	r13, Y+24	; 0x18
    30e0:	ea 14       	cp	r14, r10
    30e2:	fb 04       	cpc	r15, r11
    30e4:	0c 05       	cpc	r16, r12
    30e6:	1d 05       	cpc	r17, r13
    30e8:	40 f4       	brcc	.+16     	; 0x30fa <__divsf3+0xc6>
    30ea:	ee 0c       	add	r14, r14
    30ec:	ff 1c       	adc	r15, r15
    30ee:	00 1f       	adc	r16, r16
    30f0:	11 1f       	adc	r17, r17
    30f2:	21 50       	subi	r18, 0x01	; 1
    30f4:	30 40       	sbci	r19, 0x00	; 0
    30f6:	3c 87       	std	Y+12, r19	; 0x0c
    30f8:	2b 87       	std	Y+11, r18	; 0x0b
    30fa:	20 e0       	ldi	r18, 0x00	; 0
    30fc:	30 e0       	ldi	r19, 0x00	; 0
    30fe:	40 e0       	ldi	r20, 0x00	; 0
    3100:	50 e0       	ldi	r21, 0x00	; 0
    3102:	80 e0       	ldi	r24, 0x00	; 0
    3104:	90 e0       	ldi	r25, 0x00	; 0
    3106:	a0 e0       	ldi	r26, 0x00	; 0
    3108:	b0 e4       	ldi	r27, 0x40	; 64
    310a:	60 e0       	ldi	r22, 0x00	; 0
    310c:	70 e0       	ldi	r23, 0x00	; 0
    310e:	ea 14       	cp	r14, r10
    3110:	fb 04       	cpc	r15, r11
    3112:	0c 05       	cpc	r16, r12
    3114:	1d 05       	cpc	r17, r13
    3116:	40 f0       	brcs	.+16     	; 0x3128 <__divsf3+0xf4>
    3118:	28 2b       	or	r18, r24
    311a:	39 2b       	or	r19, r25
    311c:	4a 2b       	or	r20, r26
    311e:	5b 2b       	or	r21, r27
    3120:	ea 18       	sub	r14, r10
    3122:	fb 08       	sbc	r15, r11
    3124:	0c 09       	sbc	r16, r12
    3126:	1d 09       	sbc	r17, r13
    3128:	b6 95       	lsr	r27
    312a:	a7 95       	ror	r26
    312c:	97 95       	ror	r25
    312e:	87 95       	ror	r24
    3130:	ee 0c       	add	r14, r14
    3132:	ff 1c       	adc	r15, r15
    3134:	00 1f       	adc	r16, r16
    3136:	11 1f       	adc	r17, r17
    3138:	6f 5f       	subi	r22, 0xFF	; 255
    313a:	7f 4f       	sbci	r23, 0xFF	; 255
    313c:	6f 31       	cpi	r22, 0x1F	; 31
    313e:	71 05       	cpc	r23, r1
    3140:	31 f7       	brne	.-52     	; 0x310e <__divsf3+0xda>
    3142:	da 01       	movw	r26, r20
    3144:	c9 01       	movw	r24, r18
    3146:	8f 77       	andi	r24, 0x7F	; 127
    3148:	90 70       	andi	r25, 0x00	; 0
    314a:	a0 70       	andi	r26, 0x00	; 0
    314c:	b0 70       	andi	r27, 0x00	; 0
    314e:	80 34       	cpi	r24, 0x40	; 64
    3150:	91 05       	cpc	r25, r1
    3152:	a1 05       	cpc	r26, r1
    3154:	b1 05       	cpc	r27, r1
    3156:	61 f4       	brne	.+24     	; 0x3170 <__divsf3+0x13c>
    3158:	27 fd       	sbrc	r18, 7
    315a:	0a c0       	rjmp	.+20     	; 0x3170 <__divsf3+0x13c>
    315c:	e1 14       	cp	r14, r1
    315e:	f1 04       	cpc	r15, r1
    3160:	01 05       	cpc	r16, r1
    3162:	11 05       	cpc	r17, r1
    3164:	29 f0       	breq	.+10     	; 0x3170 <__divsf3+0x13c>
    3166:	20 5c       	subi	r18, 0xC0	; 192
    3168:	3f 4f       	sbci	r19, 0xFF	; 255
    316a:	4f 4f       	sbci	r20, 0xFF	; 255
    316c:	5f 4f       	sbci	r21, 0xFF	; 255
    316e:	20 78       	andi	r18, 0x80	; 128
    3170:	2d 87       	std	Y+13, r18	; 0x0d
    3172:	3e 87       	std	Y+14, r19	; 0x0e
    3174:	4f 87       	std	Y+15, r20	; 0x0f
    3176:	58 8b       	std	Y+16, r21	; 0x10
    3178:	be 01       	movw	r22, r28
    317a:	67 5f       	subi	r22, 0xF7	; 247
    317c:	7f 4f       	sbci	r23, 0xFF	; 255
    317e:	cb 01       	movw	r24, r22
    3180:	0e 94 f7 19 	call	0x33ee	; 0x33ee <__pack_f>
    3184:	68 96       	adiw	r28, 0x18	; 24
    3186:	ea e0       	ldi	r30, 0x0A	; 10
    3188:	0c 94 16 1c 	jmp	0x382c	; 0x382c <__epilogue_restores__+0x10>

0000318c <__gesf2>:
    318c:	a8 e1       	ldi	r26, 0x18	; 24
    318e:	b0 e0       	ldi	r27, 0x00	; 0
    3190:	ec ec       	ldi	r30, 0xCC	; 204
    3192:	f8 e1       	ldi	r31, 0x18	; 24
    3194:	0c 94 fe 1b 	jmp	0x37fc	; 0x37fc <__prologue_saves__+0x18>
    3198:	69 83       	std	Y+1, r22	; 0x01
    319a:	7a 83       	std	Y+2, r23	; 0x02
    319c:	8b 83       	std	Y+3, r24	; 0x03
    319e:	9c 83       	std	Y+4, r25	; 0x04
    31a0:	2d 83       	std	Y+5, r18	; 0x05
    31a2:	3e 83       	std	Y+6, r19	; 0x06
    31a4:	4f 83       	std	Y+7, r20	; 0x07
    31a6:	58 87       	std	Y+8, r21	; 0x08
    31a8:	89 e0       	ldi	r24, 0x09	; 9
    31aa:	e8 2e       	mov	r14, r24
    31ac:	f1 2c       	mov	r15, r1
    31ae:	ec 0e       	add	r14, r28
    31b0:	fd 1e       	adc	r15, r29
    31b2:	ce 01       	movw	r24, r28
    31b4:	01 96       	adiw	r24, 0x01	; 1
    31b6:	b7 01       	movw	r22, r14
    31b8:	0e 94 cc 1a 	call	0x3598	; 0x3598 <__unpack_f>
    31bc:	8e 01       	movw	r16, r28
    31be:	0f 5e       	subi	r16, 0xEF	; 239
    31c0:	1f 4f       	sbci	r17, 0xFF	; 255
    31c2:	ce 01       	movw	r24, r28
    31c4:	05 96       	adiw	r24, 0x05	; 5
    31c6:	b8 01       	movw	r22, r16
    31c8:	0e 94 cc 1a 	call	0x3598	; 0x3598 <__unpack_f>
    31cc:	89 85       	ldd	r24, Y+9	; 0x09
    31ce:	82 30       	cpi	r24, 0x02	; 2
    31d0:	40 f0       	brcs	.+16     	; 0x31e2 <__gesf2+0x56>
    31d2:	89 89       	ldd	r24, Y+17	; 0x11
    31d4:	82 30       	cpi	r24, 0x02	; 2
    31d6:	28 f0       	brcs	.+10     	; 0x31e2 <__gesf2+0x56>
    31d8:	c7 01       	movw	r24, r14
    31da:	b8 01       	movw	r22, r16
    31dc:	0e 94 44 1b 	call	0x3688	; 0x3688 <__fpcmp_parts_f>
    31e0:	01 c0       	rjmp	.+2      	; 0x31e4 <__gesf2+0x58>
    31e2:	8f ef       	ldi	r24, 0xFF	; 255
    31e4:	68 96       	adiw	r28, 0x18	; 24
    31e6:	e6 e0       	ldi	r30, 0x06	; 6
    31e8:	0c 94 1a 1c 	jmp	0x3834	; 0x3834 <__epilogue_restores__+0x18>

000031ec <__floatsisf>:
    31ec:	a8 e0       	ldi	r26, 0x08	; 8
    31ee:	b0 e0       	ldi	r27, 0x00	; 0
    31f0:	ec ef       	ldi	r30, 0xFC	; 252
    31f2:	f8 e1       	ldi	r31, 0x18	; 24
    31f4:	0c 94 fb 1b 	jmp	0x37f6	; 0x37f6 <__prologue_saves__+0x12>
    31f8:	9b 01       	movw	r18, r22
    31fa:	ac 01       	movw	r20, r24
    31fc:	83 e0       	ldi	r24, 0x03	; 3
    31fe:	89 83       	std	Y+1, r24	; 0x01
    3200:	da 01       	movw	r26, r20
    3202:	c9 01       	movw	r24, r18
    3204:	88 27       	eor	r24, r24
    3206:	b7 fd       	sbrc	r27, 7
    3208:	83 95       	inc	r24
    320a:	99 27       	eor	r25, r25
    320c:	aa 27       	eor	r26, r26
    320e:	bb 27       	eor	r27, r27
    3210:	b8 2e       	mov	r11, r24
    3212:	21 15       	cp	r18, r1
    3214:	31 05       	cpc	r19, r1
    3216:	41 05       	cpc	r20, r1
    3218:	51 05       	cpc	r21, r1
    321a:	19 f4       	brne	.+6      	; 0x3222 <__floatsisf+0x36>
    321c:	82 e0       	ldi	r24, 0x02	; 2
    321e:	89 83       	std	Y+1, r24	; 0x01
    3220:	3a c0       	rjmp	.+116    	; 0x3296 <__floatsisf+0xaa>
    3222:	88 23       	and	r24, r24
    3224:	a9 f0       	breq	.+42     	; 0x3250 <__floatsisf+0x64>
    3226:	20 30       	cpi	r18, 0x00	; 0
    3228:	80 e0       	ldi	r24, 0x00	; 0
    322a:	38 07       	cpc	r19, r24
    322c:	80 e0       	ldi	r24, 0x00	; 0
    322e:	48 07       	cpc	r20, r24
    3230:	80 e8       	ldi	r24, 0x80	; 128
    3232:	58 07       	cpc	r21, r24
    3234:	29 f4       	brne	.+10     	; 0x3240 <__floatsisf+0x54>
    3236:	60 e0       	ldi	r22, 0x00	; 0
    3238:	70 e0       	ldi	r23, 0x00	; 0
    323a:	80 e0       	ldi	r24, 0x00	; 0
    323c:	9f ec       	ldi	r25, 0xCF	; 207
    323e:	30 c0       	rjmp	.+96     	; 0x32a0 <__floatsisf+0xb4>
    3240:	ee 24       	eor	r14, r14
    3242:	ff 24       	eor	r15, r15
    3244:	87 01       	movw	r16, r14
    3246:	e2 1a       	sub	r14, r18
    3248:	f3 0a       	sbc	r15, r19
    324a:	04 0b       	sbc	r16, r20
    324c:	15 0b       	sbc	r17, r21
    324e:	02 c0       	rjmp	.+4      	; 0x3254 <__floatsisf+0x68>
    3250:	79 01       	movw	r14, r18
    3252:	8a 01       	movw	r16, r20
    3254:	8e e1       	ldi	r24, 0x1E	; 30
    3256:	c8 2e       	mov	r12, r24
    3258:	d1 2c       	mov	r13, r1
    325a:	dc 82       	std	Y+4, r13	; 0x04
    325c:	cb 82       	std	Y+3, r12	; 0x03
    325e:	ed 82       	std	Y+5, r14	; 0x05
    3260:	fe 82       	std	Y+6, r15	; 0x06
    3262:	0f 83       	std	Y+7, r16	; 0x07
    3264:	18 87       	std	Y+8, r17	; 0x08
    3266:	c8 01       	movw	r24, r16
    3268:	b7 01       	movw	r22, r14
    326a:	0e 94 a8 19 	call	0x3350	; 0x3350 <__clzsi2>
    326e:	01 97       	sbiw	r24, 0x01	; 1
    3270:	18 16       	cp	r1, r24
    3272:	19 06       	cpc	r1, r25
    3274:	84 f4       	brge	.+32     	; 0x3296 <__floatsisf+0xaa>
    3276:	08 2e       	mov	r0, r24
    3278:	04 c0       	rjmp	.+8      	; 0x3282 <__floatsisf+0x96>
    327a:	ee 0c       	add	r14, r14
    327c:	ff 1c       	adc	r15, r15
    327e:	00 1f       	adc	r16, r16
    3280:	11 1f       	adc	r17, r17
    3282:	0a 94       	dec	r0
    3284:	d2 f7       	brpl	.-12     	; 0x327a <__floatsisf+0x8e>
    3286:	ed 82       	std	Y+5, r14	; 0x05
    3288:	fe 82       	std	Y+6, r15	; 0x06
    328a:	0f 83       	std	Y+7, r16	; 0x07
    328c:	18 87       	std	Y+8, r17	; 0x08
    328e:	c8 1a       	sub	r12, r24
    3290:	d9 0a       	sbc	r13, r25
    3292:	dc 82       	std	Y+4, r13	; 0x04
    3294:	cb 82       	std	Y+3, r12	; 0x03
    3296:	ba 82       	std	Y+2, r11	; 0x02
    3298:	ce 01       	movw	r24, r28
    329a:	01 96       	adiw	r24, 0x01	; 1
    329c:	0e 94 f7 19 	call	0x33ee	; 0x33ee <__pack_f>
    32a0:	28 96       	adiw	r28, 0x08	; 8
    32a2:	e9 e0       	ldi	r30, 0x09	; 9
    32a4:	0c 94 17 1c 	jmp	0x382e	; 0x382e <__epilogue_restores__+0x12>

000032a8 <__fixsfsi>:
    32a8:	ac e0       	ldi	r26, 0x0C	; 12
    32aa:	b0 e0       	ldi	r27, 0x00	; 0
    32ac:	ea e5       	ldi	r30, 0x5A	; 90
    32ae:	f9 e1       	ldi	r31, 0x19	; 25
    32b0:	0c 94 02 1c 	jmp	0x3804	; 0x3804 <__prologue_saves__+0x20>
    32b4:	69 83       	std	Y+1, r22	; 0x01
    32b6:	7a 83       	std	Y+2, r23	; 0x02
    32b8:	8b 83       	std	Y+3, r24	; 0x03
    32ba:	9c 83       	std	Y+4, r25	; 0x04
    32bc:	ce 01       	movw	r24, r28
    32be:	01 96       	adiw	r24, 0x01	; 1
    32c0:	be 01       	movw	r22, r28
    32c2:	6b 5f       	subi	r22, 0xFB	; 251
    32c4:	7f 4f       	sbci	r23, 0xFF	; 255
    32c6:	0e 94 cc 1a 	call	0x3598	; 0x3598 <__unpack_f>
    32ca:	8d 81       	ldd	r24, Y+5	; 0x05
    32cc:	82 30       	cpi	r24, 0x02	; 2
    32ce:	61 f1       	breq	.+88     	; 0x3328 <__fixsfsi+0x80>
    32d0:	82 30       	cpi	r24, 0x02	; 2
    32d2:	50 f1       	brcs	.+84     	; 0x3328 <__fixsfsi+0x80>
    32d4:	84 30       	cpi	r24, 0x04	; 4
    32d6:	21 f4       	brne	.+8      	; 0x32e0 <__fixsfsi+0x38>
    32d8:	8e 81       	ldd	r24, Y+6	; 0x06
    32da:	88 23       	and	r24, r24
    32dc:	51 f1       	breq	.+84     	; 0x3332 <__fixsfsi+0x8a>
    32de:	2e c0       	rjmp	.+92     	; 0x333c <__fixsfsi+0x94>
    32e0:	2f 81       	ldd	r18, Y+7	; 0x07
    32e2:	38 85       	ldd	r19, Y+8	; 0x08
    32e4:	37 fd       	sbrc	r19, 7
    32e6:	20 c0       	rjmp	.+64     	; 0x3328 <__fixsfsi+0x80>
    32e8:	6e 81       	ldd	r22, Y+6	; 0x06
    32ea:	2f 31       	cpi	r18, 0x1F	; 31
    32ec:	31 05       	cpc	r19, r1
    32ee:	1c f0       	brlt	.+6      	; 0x32f6 <__fixsfsi+0x4e>
    32f0:	66 23       	and	r22, r22
    32f2:	f9 f0       	breq	.+62     	; 0x3332 <__fixsfsi+0x8a>
    32f4:	23 c0       	rjmp	.+70     	; 0x333c <__fixsfsi+0x94>
    32f6:	8e e1       	ldi	r24, 0x1E	; 30
    32f8:	90 e0       	ldi	r25, 0x00	; 0
    32fa:	82 1b       	sub	r24, r18
    32fc:	93 0b       	sbc	r25, r19
    32fe:	29 85       	ldd	r18, Y+9	; 0x09
    3300:	3a 85       	ldd	r19, Y+10	; 0x0a
    3302:	4b 85       	ldd	r20, Y+11	; 0x0b
    3304:	5c 85       	ldd	r21, Y+12	; 0x0c
    3306:	04 c0       	rjmp	.+8      	; 0x3310 <__fixsfsi+0x68>
    3308:	56 95       	lsr	r21
    330a:	47 95       	ror	r20
    330c:	37 95       	ror	r19
    330e:	27 95       	ror	r18
    3310:	8a 95       	dec	r24
    3312:	d2 f7       	brpl	.-12     	; 0x3308 <__fixsfsi+0x60>
    3314:	66 23       	and	r22, r22
    3316:	b1 f0       	breq	.+44     	; 0x3344 <__fixsfsi+0x9c>
    3318:	50 95       	com	r21
    331a:	40 95       	com	r20
    331c:	30 95       	com	r19
    331e:	21 95       	neg	r18
    3320:	3f 4f       	sbci	r19, 0xFF	; 255
    3322:	4f 4f       	sbci	r20, 0xFF	; 255
    3324:	5f 4f       	sbci	r21, 0xFF	; 255
    3326:	0e c0       	rjmp	.+28     	; 0x3344 <__fixsfsi+0x9c>
    3328:	20 e0       	ldi	r18, 0x00	; 0
    332a:	30 e0       	ldi	r19, 0x00	; 0
    332c:	40 e0       	ldi	r20, 0x00	; 0
    332e:	50 e0       	ldi	r21, 0x00	; 0
    3330:	09 c0       	rjmp	.+18     	; 0x3344 <__fixsfsi+0x9c>
    3332:	2f ef       	ldi	r18, 0xFF	; 255
    3334:	3f ef       	ldi	r19, 0xFF	; 255
    3336:	4f ef       	ldi	r20, 0xFF	; 255
    3338:	5f e7       	ldi	r21, 0x7F	; 127
    333a:	04 c0       	rjmp	.+8      	; 0x3344 <__fixsfsi+0x9c>
    333c:	20 e0       	ldi	r18, 0x00	; 0
    333e:	30 e0       	ldi	r19, 0x00	; 0
    3340:	40 e0       	ldi	r20, 0x00	; 0
    3342:	50 e8       	ldi	r21, 0x80	; 128
    3344:	b9 01       	movw	r22, r18
    3346:	ca 01       	movw	r24, r20
    3348:	2c 96       	adiw	r28, 0x0c	; 12
    334a:	e2 e0       	ldi	r30, 0x02	; 2
    334c:	0c 94 1e 1c 	jmp	0x383c	; 0x383c <__epilogue_restores__+0x20>

00003350 <__clzsi2>:
    3350:	ef 92       	push	r14
    3352:	ff 92       	push	r15
    3354:	0f 93       	push	r16
    3356:	1f 93       	push	r17
    3358:	7b 01       	movw	r14, r22
    335a:	8c 01       	movw	r16, r24
    335c:	80 e0       	ldi	r24, 0x00	; 0
    335e:	e8 16       	cp	r14, r24
    3360:	80 e0       	ldi	r24, 0x00	; 0
    3362:	f8 06       	cpc	r15, r24
    3364:	81 e0       	ldi	r24, 0x01	; 1
    3366:	08 07       	cpc	r16, r24
    3368:	80 e0       	ldi	r24, 0x00	; 0
    336a:	18 07       	cpc	r17, r24
    336c:	88 f4       	brcc	.+34     	; 0x3390 <__clzsi2+0x40>
    336e:	8f ef       	ldi	r24, 0xFF	; 255
    3370:	e8 16       	cp	r14, r24
    3372:	f1 04       	cpc	r15, r1
    3374:	01 05       	cpc	r16, r1
    3376:	11 05       	cpc	r17, r1
    3378:	31 f0       	breq	.+12     	; 0x3386 <__clzsi2+0x36>
    337a:	28 f0       	brcs	.+10     	; 0x3386 <__clzsi2+0x36>
    337c:	88 e0       	ldi	r24, 0x08	; 8
    337e:	90 e0       	ldi	r25, 0x00	; 0
    3380:	a0 e0       	ldi	r26, 0x00	; 0
    3382:	b0 e0       	ldi	r27, 0x00	; 0
    3384:	17 c0       	rjmp	.+46     	; 0x33b4 <__clzsi2+0x64>
    3386:	80 e0       	ldi	r24, 0x00	; 0
    3388:	90 e0       	ldi	r25, 0x00	; 0
    338a:	a0 e0       	ldi	r26, 0x00	; 0
    338c:	b0 e0       	ldi	r27, 0x00	; 0
    338e:	12 c0       	rjmp	.+36     	; 0x33b4 <__clzsi2+0x64>
    3390:	80 e0       	ldi	r24, 0x00	; 0
    3392:	e8 16       	cp	r14, r24
    3394:	80 e0       	ldi	r24, 0x00	; 0
    3396:	f8 06       	cpc	r15, r24
    3398:	80 e0       	ldi	r24, 0x00	; 0
    339a:	08 07       	cpc	r16, r24
    339c:	81 e0       	ldi	r24, 0x01	; 1
    339e:	18 07       	cpc	r17, r24
    33a0:	28 f0       	brcs	.+10     	; 0x33ac <__clzsi2+0x5c>
    33a2:	88 e1       	ldi	r24, 0x18	; 24
    33a4:	90 e0       	ldi	r25, 0x00	; 0
    33a6:	a0 e0       	ldi	r26, 0x00	; 0
    33a8:	b0 e0       	ldi	r27, 0x00	; 0
    33aa:	04 c0       	rjmp	.+8      	; 0x33b4 <__clzsi2+0x64>
    33ac:	80 e1       	ldi	r24, 0x10	; 16
    33ae:	90 e0       	ldi	r25, 0x00	; 0
    33b0:	a0 e0       	ldi	r26, 0x00	; 0
    33b2:	b0 e0       	ldi	r27, 0x00	; 0
    33b4:	20 e2       	ldi	r18, 0x20	; 32
    33b6:	30 e0       	ldi	r19, 0x00	; 0
    33b8:	40 e0       	ldi	r20, 0x00	; 0
    33ba:	50 e0       	ldi	r21, 0x00	; 0
    33bc:	28 1b       	sub	r18, r24
    33be:	39 0b       	sbc	r19, r25
    33c0:	4a 0b       	sbc	r20, r26
    33c2:	5b 0b       	sbc	r21, r27
    33c4:	04 c0       	rjmp	.+8      	; 0x33ce <__clzsi2+0x7e>
    33c6:	16 95       	lsr	r17
    33c8:	07 95       	ror	r16
    33ca:	f7 94       	ror	r15
    33cc:	e7 94       	ror	r14
    33ce:	8a 95       	dec	r24
    33d0:	d2 f7       	brpl	.-12     	; 0x33c6 <__clzsi2+0x76>
    33d2:	f7 01       	movw	r30, r14
    33d4:	ed 58       	subi	r30, 0x8D	; 141
    33d6:	ff 4f       	sbci	r31, 0xFF	; 255
    33d8:	80 81       	ld	r24, Z
    33da:	28 1b       	sub	r18, r24
    33dc:	31 09       	sbc	r19, r1
    33de:	41 09       	sbc	r20, r1
    33e0:	51 09       	sbc	r21, r1
    33e2:	c9 01       	movw	r24, r18
    33e4:	1f 91       	pop	r17
    33e6:	0f 91       	pop	r16
    33e8:	ff 90       	pop	r15
    33ea:	ef 90       	pop	r14
    33ec:	08 95       	ret

000033ee <__pack_f>:
    33ee:	df 92       	push	r13
    33f0:	ef 92       	push	r14
    33f2:	ff 92       	push	r15
    33f4:	0f 93       	push	r16
    33f6:	1f 93       	push	r17
    33f8:	fc 01       	movw	r30, r24
    33fa:	e4 80       	ldd	r14, Z+4	; 0x04
    33fc:	f5 80       	ldd	r15, Z+5	; 0x05
    33fe:	06 81       	ldd	r16, Z+6	; 0x06
    3400:	17 81       	ldd	r17, Z+7	; 0x07
    3402:	d1 80       	ldd	r13, Z+1	; 0x01
    3404:	80 81       	ld	r24, Z
    3406:	82 30       	cpi	r24, 0x02	; 2
    3408:	48 f4       	brcc	.+18     	; 0x341c <__pack_f+0x2e>
    340a:	80 e0       	ldi	r24, 0x00	; 0
    340c:	90 e0       	ldi	r25, 0x00	; 0
    340e:	a0 e1       	ldi	r26, 0x10	; 16
    3410:	b0 e0       	ldi	r27, 0x00	; 0
    3412:	e8 2a       	or	r14, r24
    3414:	f9 2a       	or	r15, r25
    3416:	0a 2b       	or	r16, r26
    3418:	1b 2b       	or	r17, r27
    341a:	a5 c0       	rjmp	.+330    	; 0x3566 <__pack_f+0x178>
    341c:	84 30       	cpi	r24, 0x04	; 4
    341e:	09 f4       	brne	.+2      	; 0x3422 <__pack_f+0x34>
    3420:	9f c0       	rjmp	.+318    	; 0x3560 <__pack_f+0x172>
    3422:	82 30       	cpi	r24, 0x02	; 2
    3424:	21 f4       	brne	.+8      	; 0x342e <__pack_f+0x40>
    3426:	ee 24       	eor	r14, r14
    3428:	ff 24       	eor	r15, r15
    342a:	87 01       	movw	r16, r14
    342c:	05 c0       	rjmp	.+10     	; 0x3438 <__pack_f+0x4a>
    342e:	e1 14       	cp	r14, r1
    3430:	f1 04       	cpc	r15, r1
    3432:	01 05       	cpc	r16, r1
    3434:	11 05       	cpc	r17, r1
    3436:	19 f4       	brne	.+6      	; 0x343e <__pack_f+0x50>
    3438:	e0 e0       	ldi	r30, 0x00	; 0
    343a:	f0 e0       	ldi	r31, 0x00	; 0
    343c:	96 c0       	rjmp	.+300    	; 0x356a <__pack_f+0x17c>
    343e:	62 81       	ldd	r22, Z+2	; 0x02
    3440:	73 81       	ldd	r23, Z+3	; 0x03
    3442:	9f ef       	ldi	r25, 0xFF	; 255
    3444:	62 38       	cpi	r22, 0x82	; 130
    3446:	79 07       	cpc	r23, r25
    3448:	0c f0       	brlt	.+2      	; 0x344c <__pack_f+0x5e>
    344a:	5b c0       	rjmp	.+182    	; 0x3502 <__pack_f+0x114>
    344c:	22 e8       	ldi	r18, 0x82	; 130
    344e:	3f ef       	ldi	r19, 0xFF	; 255
    3450:	26 1b       	sub	r18, r22
    3452:	37 0b       	sbc	r19, r23
    3454:	2a 31       	cpi	r18, 0x1A	; 26
    3456:	31 05       	cpc	r19, r1
    3458:	2c f0       	brlt	.+10     	; 0x3464 <__pack_f+0x76>
    345a:	20 e0       	ldi	r18, 0x00	; 0
    345c:	30 e0       	ldi	r19, 0x00	; 0
    345e:	40 e0       	ldi	r20, 0x00	; 0
    3460:	50 e0       	ldi	r21, 0x00	; 0
    3462:	2a c0       	rjmp	.+84     	; 0x34b8 <__pack_f+0xca>
    3464:	b8 01       	movw	r22, r16
    3466:	a7 01       	movw	r20, r14
    3468:	02 2e       	mov	r0, r18
    346a:	04 c0       	rjmp	.+8      	; 0x3474 <__pack_f+0x86>
    346c:	76 95       	lsr	r23
    346e:	67 95       	ror	r22
    3470:	57 95       	ror	r21
    3472:	47 95       	ror	r20
    3474:	0a 94       	dec	r0
    3476:	d2 f7       	brpl	.-12     	; 0x346c <__pack_f+0x7e>
    3478:	81 e0       	ldi	r24, 0x01	; 1
    347a:	90 e0       	ldi	r25, 0x00	; 0
    347c:	a0 e0       	ldi	r26, 0x00	; 0
    347e:	b0 e0       	ldi	r27, 0x00	; 0
    3480:	04 c0       	rjmp	.+8      	; 0x348a <__pack_f+0x9c>
    3482:	88 0f       	add	r24, r24
    3484:	99 1f       	adc	r25, r25
    3486:	aa 1f       	adc	r26, r26
    3488:	bb 1f       	adc	r27, r27
    348a:	2a 95       	dec	r18
    348c:	d2 f7       	brpl	.-12     	; 0x3482 <__pack_f+0x94>
    348e:	01 97       	sbiw	r24, 0x01	; 1
    3490:	a1 09       	sbc	r26, r1
    3492:	b1 09       	sbc	r27, r1
    3494:	8e 21       	and	r24, r14
    3496:	9f 21       	and	r25, r15
    3498:	a0 23       	and	r26, r16
    349a:	b1 23       	and	r27, r17
    349c:	00 97       	sbiw	r24, 0x00	; 0
    349e:	a1 05       	cpc	r26, r1
    34a0:	b1 05       	cpc	r27, r1
    34a2:	21 f0       	breq	.+8      	; 0x34ac <__pack_f+0xbe>
    34a4:	81 e0       	ldi	r24, 0x01	; 1
    34a6:	90 e0       	ldi	r25, 0x00	; 0
    34a8:	a0 e0       	ldi	r26, 0x00	; 0
    34aa:	b0 e0       	ldi	r27, 0x00	; 0
    34ac:	9a 01       	movw	r18, r20
    34ae:	ab 01       	movw	r20, r22
    34b0:	28 2b       	or	r18, r24
    34b2:	39 2b       	or	r19, r25
    34b4:	4a 2b       	or	r20, r26
    34b6:	5b 2b       	or	r21, r27
    34b8:	da 01       	movw	r26, r20
    34ba:	c9 01       	movw	r24, r18
    34bc:	8f 77       	andi	r24, 0x7F	; 127
    34be:	90 70       	andi	r25, 0x00	; 0
    34c0:	a0 70       	andi	r26, 0x00	; 0
    34c2:	b0 70       	andi	r27, 0x00	; 0
    34c4:	80 34       	cpi	r24, 0x40	; 64
    34c6:	91 05       	cpc	r25, r1
    34c8:	a1 05       	cpc	r26, r1
    34ca:	b1 05       	cpc	r27, r1
    34cc:	39 f4       	brne	.+14     	; 0x34dc <__pack_f+0xee>
    34ce:	27 ff       	sbrs	r18, 7
    34d0:	09 c0       	rjmp	.+18     	; 0x34e4 <__pack_f+0xf6>
    34d2:	20 5c       	subi	r18, 0xC0	; 192
    34d4:	3f 4f       	sbci	r19, 0xFF	; 255
    34d6:	4f 4f       	sbci	r20, 0xFF	; 255
    34d8:	5f 4f       	sbci	r21, 0xFF	; 255
    34da:	04 c0       	rjmp	.+8      	; 0x34e4 <__pack_f+0xf6>
    34dc:	21 5c       	subi	r18, 0xC1	; 193
    34de:	3f 4f       	sbci	r19, 0xFF	; 255
    34e0:	4f 4f       	sbci	r20, 0xFF	; 255
    34e2:	5f 4f       	sbci	r21, 0xFF	; 255
    34e4:	e0 e0       	ldi	r30, 0x00	; 0
    34e6:	f0 e0       	ldi	r31, 0x00	; 0
    34e8:	20 30       	cpi	r18, 0x00	; 0
    34ea:	a0 e0       	ldi	r26, 0x00	; 0
    34ec:	3a 07       	cpc	r19, r26
    34ee:	a0 e0       	ldi	r26, 0x00	; 0
    34f0:	4a 07       	cpc	r20, r26
    34f2:	a0 e4       	ldi	r26, 0x40	; 64
    34f4:	5a 07       	cpc	r21, r26
    34f6:	10 f0       	brcs	.+4      	; 0x34fc <__pack_f+0x10e>
    34f8:	e1 e0       	ldi	r30, 0x01	; 1
    34fa:	f0 e0       	ldi	r31, 0x00	; 0
    34fc:	79 01       	movw	r14, r18
    34fe:	8a 01       	movw	r16, r20
    3500:	27 c0       	rjmp	.+78     	; 0x3550 <__pack_f+0x162>
    3502:	60 38       	cpi	r22, 0x80	; 128
    3504:	71 05       	cpc	r23, r1
    3506:	64 f5       	brge	.+88     	; 0x3560 <__pack_f+0x172>
    3508:	fb 01       	movw	r30, r22
    350a:	e1 58       	subi	r30, 0x81	; 129
    350c:	ff 4f       	sbci	r31, 0xFF	; 255
    350e:	d8 01       	movw	r26, r16
    3510:	c7 01       	movw	r24, r14
    3512:	8f 77       	andi	r24, 0x7F	; 127
    3514:	90 70       	andi	r25, 0x00	; 0
    3516:	a0 70       	andi	r26, 0x00	; 0
    3518:	b0 70       	andi	r27, 0x00	; 0
    351a:	80 34       	cpi	r24, 0x40	; 64
    351c:	91 05       	cpc	r25, r1
    351e:	a1 05       	cpc	r26, r1
    3520:	b1 05       	cpc	r27, r1
    3522:	39 f4       	brne	.+14     	; 0x3532 <__pack_f+0x144>
    3524:	e7 fe       	sbrs	r14, 7
    3526:	0d c0       	rjmp	.+26     	; 0x3542 <__pack_f+0x154>
    3528:	80 e4       	ldi	r24, 0x40	; 64
    352a:	90 e0       	ldi	r25, 0x00	; 0
    352c:	a0 e0       	ldi	r26, 0x00	; 0
    352e:	b0 e0       	ldi	r27, 0x00	; 0
    3530:	04 c0       	rjmp	.+8      	; 0x353a <__pack_f+0x14c>
    3532:	8f e3       	ldi	r24, 0x3F	; 63
    3534:	90 e0       	ldi	r25, 0x00	; 0
    3536:	a0 e0       	ldi	r26, 0x00	; 0
    3538:	b0 e0       	ldi	r27, 0x00	; 0
    353a:	e8 0e       	add	r14, r24
    353c:	f9 1e       	adc	r15, r25
    353e:	0a 1f       	adc	r16, r26
    3540:	1b 1f       	adc	r17, r27
    3542:	17 ff       	sbrs	r17, 7
    3544:	05 c0       	rjmp	.+10     	; 0x3550 <__pack_f+0x162>
    3546:	16 95       	lsr	r17
    3548:	07 95       	ror	r16
    354a:	f7 94       	ror	r15
    354c:	e7 94       	ror	r14
    354e:	31 96       	adiw	r30, 0x01	; 1
    3550:	87 e0       	ldi	r24, 0x07	; 7
    3552:	16 95       	lsr	r17
    3554:	07 95       	ror	r16
    3556:	f7 94       	ror	r15
    3558:	e7 94       	ror	r14
    355a:	8a 95       	dec	r24
    355c:	d1 f7       	brne	.-12     	; 0x3552 <__pack_f+0x164>
    355e:	05 c0       	rjmp	.+10     	; 0x356a <__pack_f+0x17c>
    3560:	ee 24       	eor	r14, r14
    3562:	ff 24       	eor	r15, r15
    3564:	87 01       	movw	r16, r14
    3566:	ef ef       	ldi	r30, 0xFF	; 255
    3568:	f0 e0       	ldi	r31, 0x00	; 0
    356a:	6e 2f       	mov	r22, r30
    356c:	67 95       	ror	r22
    356e:	66 27       	eor	r22, r22
    3570:	67 95       	ror	r22
    3572:	90 2f       	mov	r25, r16
    3574:	9f 77       	andi	r25, 0x7F	; 127
    3576:	d7 94       	ror	r13
    3578:	dd 24       	eor	r13, r13
    357a:	d7 94       	ror	r13
    357c:	8e 2f       	mov	r24, r30
    357e:	86 95       	lsr	r24
    3580:	49 2f       	mov	r20, r25
    3582:	46 2b       	or	r20, r22
    3584:	58 2f       	mov	r21, r24
    3586:	5d 29       	or	r21, r13
    3588:	b7 01       	movw	r22, r14
    358a:	ca 01       	movw	r24, r20
    358c:	1f 91       	pop	r17
    358e:	0f 91       	pop	r16
    3590:	ff 90       	pop	r15
    3592:	ef 90       	pop	r14
    3594:	df 90       	pop	r13
    3596:	08 95       	ret

00003598 <__unpack_f>:
    3598:	fc 01       	movw	r30, r24
    359a:	db 01       	movw	r26, r22
    359c:	40 81       	ld	r20, Z
    359e:	51 81       	ldd	r21, Z+1	; 0x01
    35a0:	22 81       	ldd	r18, Z+2	; 0x02
    35a2:	62 2f       	mov	r22, r18
    35a4:	6f 77       	andi	r22, 0x7F	; 127
    35a6:	70 e0       	ldi	r23, 0x00	; 0
    35a8:	22 1f       	adc	r18, r18
    35aa:	22 27       	eor	r18, r18
    35ac:	22 1f       	adc	r18, r18
    35ae:	93 81       	ldd	r25, Z+3	; 0x03
    35b0:	89 2f       	mov	r24, r25
    35b2:	88 0f       	add	r24, r24
    35b4:	82 2b       	or	r24, r18
    35b6:	28 2f       	mov	r18, r24
    35b8:	30 e0       	ldi	r19, 0x00	; 0
    35ba:	99 1f       	adc	r25, r25
    35bc:	99 27       	eor	r25, r25
    35be:	99 1f       	adc	r25, r25
    35c0:	11 96       	adiw	r26, 0x01	; 1
    35c2:	9c 93       	st	X, r25
    35c4:	11 97       	sbiw	r26, 0x01	; 1
    35c6:	21 15       	cp	r18, r1
    35c8:	31 05       	cpc	r19, r1
    35ca:	a9 f5       	brne	.+106    	; 0x3636 <__unpack_f+0x9e>
    35cc:	41 15       	cp	r20, r1
    35ce:	51 05       	cpc	r21, r1
    35d0:	61 05       	cpc	r22, r1
    35d2:	71 05       	cpc	r23, r1
    35d4:	11 f4       	brne	.+4      	; 0x35da <__unpack_f+0x42>
    35d6:	82 e0       	ldi	r24, 0x02	; 2
    35d8:	37 c0       	rjmp	.+110    	; 0x3648 <__unpack_f+0xb0>
    35da:	82 e8       	ldi	r24, 0x82	; 130
    35dc:	9f ef       	ldi	r25, 0xFF	; 255
    35de:	13 96       	adiw	r26, 0x03	; 3
    35e0:	9c 93       	st	X, r25
    35e2:	8e 93       	st	-X, r24
    35e4:	12 97       	sbiw	r26, 0x02	; 2
    35e6:	9a 01       	movw	r18, r20
    35e8:	ab 01       	movw	r20, r22
    35ea:	67 e0       	ldi	r22, 0x07	; 7
    35ec:	22 0f       	add	r18, r18
    35ee:	33 1f       	adc	r19, r19
    35f0:	44 1f       	adc	r20, r20
    35f2:	55 1f       	adc	r21, r21
    35f4:	6a 95       	dec	r22
    35f6:	d1 f7       	brne	.-12     	; 0x35ec <__unpack_f+0x54>
    35f8:	83 e0       	ldi	r24, 0x03	; 3
    35fa:	8c 93       	st	X, r24
    35fc:	0d c0       	rjmp	.+26     	; 0x3618 <__unpack_f+0x80>
    35fe:	22 0f       	add	r18, r18
    3600:	33 1f       	adc	r19, r19
    3602:	44 1f       	adc	r20, r20
    3604:	55 1f       	adc	r21, r21
    3606:	12 96       	adiw	r26, 0x02	; 2
    3608:	8d 91       	ld	r24, X+
    360a:	9c 91       	ld	r25, X
    360c:	13 97       	sbiw	r26, 0x03	; 3
    360e:	01 97       	sbiw	r24, 0x01	; 1
    3610:	13 96       	adiw	r26, 0x03	; 3
    3612:	9c 93       	st	X, r25
    3614:	8e 93       	st	-X, r24
    3616:	12 97       	sbiw	r26, 0x02	; 2
    3618:	20 30       	cpi	r18, 0x00	; 0
    361a:	80 e0       	ldi	r24, 0x00	; 0
    361c:	38 07       	cpc	r19, r24
    361e:	80 e0       	ldi	r24, 0x00	; 0
    3620:	48 07       	cpc	r20, r24
    3622:	80 e4       	ldi	r24, 0x40	; 64
    3624:	58 07       	cpc	r21, r24
    3626:	58 f3       	brcs	.-42     	; 0x35fe <__unpack_f+0x66>
    3628:	14 96       	adiw	r26, 0x04	; 4
    362a:	2d 93       	st	X+, r18
    362c:	3d 93       	st	X+, r19
    362e:	4d 93       	st	X+, r20
    3630:	5c 93       	st	X, r21
    3632:	17 97       	sbiw	r26, 0x07	; 7
    3634:	08 95       	ret
    3636:	2f 3f       	cpi	r18, 0xFF	; 255
    3638:	31 05       	cpc	r19, r1
    363a:	79 f4       	brne	.+30     	; 0x365a <__unpack_f+0xc2>
    363c:	41 15       	cp	r20, r1
    363e:	51 05       	cpc	r21, r1
    3640:	61 05       	cpc	r22, r1
    3642:	71 05       	cpc	r23, r1
    3644:	19 f4       	brne	.+6      	; 0x364c <__unpack_f+0xb4>
    3646:	84 e0       	ldi	r24, 0x04	; 4
    3648:	8c 93       	st	X, r24
    364a:	08 95       	ret
    364c:	64 ff       	sbrs	r22, 4
    364e:	03 c0       	rjmp	.+6      	; 0x3656 <__unpack_f+0xbe>
    3650:	81 e0       	ldi	r24, 0x01	; 1
    3652:	8c 93       	st	X, r24
    3654:	12 c0       	rjmp	.+36     	; 0x367a <__unpack_f+0xe2>
    3656:	1c 92       	st	X, r1
    3658:	10 c0       	rjmp	.+32     	; 0x367a <__unpack_f+0xe2>
    365a:	2f 57       	subi	r18, 0x7F	; 127
    365c:	30 40       	sbci	r19, 0x00	; 0
    365e:	13 96       	adiw	r26, 0x03	; 3
    3660:	3c 93       	st	X, r19
    3662:	2e 93       	st	-X, r18
    3664:	12 97       	sbiw	r26, 0x02	; 2
    3666:	83 e0       	ldi	r24, 0x03	; 3
    3668:	8c 93       	st	X, r24
    366a:	87 e0       	ldi	r24, 0x07	; 7
    366c:	44 0f       	add	r20, r20
    366e:	55 1f       	adc	r21, r21
    3670:	66 1f       	adc	r22, r22
    3672:	77 1f       	adc	r23, r23
    3674:	8a 95       	dec	r24
    3676:	d1 f7       	brne	.-12     	; 0x366c <__unpack_f+0xd4>
    3678:	70 64       	ori	r23, 0x40	; 64
    367a:	14 96       	adiw	r26, 0x04	; 4
    367c:	4d 93       	st	X+, r20
    367e:	5d 93       	st	X+, r21
    3680:	6d 93       	st	X+, r22
    3682:	7c 93       	st	X, r23
    3684:	17 97       	sbiw	r26, 0x07	; 7
    3686:	08 95       	ret

00003688 <__fpcmp_parts_f>:
    3688:	1f 93       	push	r17
    368a:	dc 01       	movw	r26, r24
    368c:	fb 01       	movw	r30, r22
    368e:	9c 91       	ld	r25, X
    3690:	92 30       	cpi	r25, 0x02	; 2
    3692:	08 f4       	brcc	.+2      	; 0x3696 <__fpcmp_parts_f+0xe>
    3694:	47 c0       	rjmp	.+142    	; 0x3724 <__fpcmp_parts_f+0x9c>
    3696:	80 81       	ld	r24, Z
    3698:	82 30       	cpi	r24, 0x02	; 2
    369a:	08 f4       	brcc	.+2      	; 0x369e <__fpcmp_parts_f+0x16>
    369c:	43 c0       	rjmp	.+134    	; 0x3724 <__fpcmp_parts_f+0x9c>
    369e:	94 30       	cpi	r25, 0x04	; 4
    36a0:	51 f4       	brne	.+20     	; 0x36b6 <__fpcmp_parts_f+0x2e>
    36a2:	11 96       	adiw	r26, 0x01	; 1
    36a4:	1c 91       	ld	r17, X
    36a6:	84 30       	cpi	r24, 0x04	; 4
    36a8:	99 f5       	brne	.+102    	; 0x3710 <__fpcmp_parts_f+0x88>
    36aa:	81 81       	ldd	r24, Z+1	; 0x01
    36ac:	68 2f       	mov	r22, r24
    36ae:	70 e0       	ldi	r23, 0x00	; 0
    36b0:	61 1b       	sub	r22, r17
    36b2:	71 09       	sbc	r23, r1
    36b4:	3f c0       	rjmp	.+126    	; 0x3734 <__fpcmp_parts_f+0xac>
    36b6:	84 30       	cpi	r24, 0x04	; 4
    36b8:	21 f0       	breq	.+8      	; 0x36c2 <__fpcmp_parts_f+0x3a>
    36ba:	92 30       	cpi	r25, 0x02	; 2
    36bc:	31 f4       	brne	.+12     	; 0x36ca <__fpcmp_parts_f+0x42>
    36be:	82 30       	cpi	r24, 0x02	; 2
    36c0:	b9 f1       	breq	.+110    	; 0x3730 <__fpcmp_parts_f+0xa8>
    36c2:	81 81       	ldd	r24, Z+1	; 0x01
    36c4:	88 23       	and	r24, r24
    36c6:	89 f1       	breq	.+98     	; 0x372a <__fpcmp_parts_f+0xa2>
    36c8:	2d c0       	rjmp	.+90     	; 0x3724 <__fpcmp_parts_f+0x9c>
    36ca:	11 96       	adiw	r26, 0x01	; 1
    36cc:	1c 91       	ld	r17, X
    36ce:	11 97       	sbiw	r26, 0x01	; 1
    36d0:	82 30       	cpi	r24, 0x02	; 2
    36d2:	f1 f0       	breq	.+60     	; 0x3710 <__fpcmp_parts_f+0x88>
    36d4:	81 81       	ldd	r24, Z+1	; 0x01
    36d6:	18 17       	cp	r17, r24
    36d8:	d9 f4       	brne	.+54     	; 0x3710 <__fpcmp_parts_f+0x88>
    36da:	12 96       	adiw	r26, 0x02	; 2
    36dc:	2d 91       	ld	r18, X+
    36de:	3c 91       	ld	r19, X
    36e0:	13 97       	sbiw	r26, 0x03	; 3
    36e2:	82 81       	ldd	r24, Z+2	; 0x02
    36e4:	93 81       	ldd	r25, Z+3	; 0x03
    36e6:	82 17       	cp	r24, r18
    36e8:	93 07       	cpc	r25, r19
    36ea:	94 f0       	brlt	.+36     	; 0x3710 <__fpcmp_parts_f+0x88>
    36ec:	28 17       	cp	r18, r24
    36ee:	39 07       	cpc	r19, r25
    36f0:	bc f0       	brlt	.+46     	; 0x3720 <__fpcmp_parts_f+0x98>
    36f2:	14 96       	adiw	r26, 0x04	; 4
    36f4:	8d 91       	ld	r24, X+
    36f6:	9d 91       	ld	r25, X+
    36f8:	0d 90       	ld	r0, X+
    36fa:	bc 91       	ld	r27, X
    36fc:	a0 2d       	mov	r26, r0
    36fe:	24 81       	ldd	r18, Z+4	; 0x04
    3700:	35 81       	ldd	r19, Z+5	; 0x05
    3702:	46 81       	ldd	r20, Z+6	; 0x06
    3704:	57 81       	ldd	r21, Z+7	; 0x07
    3706:	28 17       	cp	r18, r24
    3708:	39 07       	cpc	r19, r25
    370a:	4a 07       	cpc	r20, r26
    370c:	5b 07       	cpc	r21, r27
    370e:	18 f4       	brcc	.+6      	; 0x3716 <__fpcmp_parts_f+0x8e>
    3710:	11 23       	and	r17, r17
    3712:	41 f0       	breq	.+16     	; 0x3724 <__fpcmp_parts_f+0x9c>
    3714:	0a c0       	rjmp	.+20     	; 0x372a <__fpcmp_parts_f+0xa2>
    3716:	82 17       	cp	r24, r18
    3718:	93 07       	cpc	r25, r19
    371a:	a4 07       	cpc	r26, r20
    371c:	b5 07       	cpc	r27, r21
    371e:	40 f4       	brcc	.+16     	; 0x3730 <__fpcmp_parts_f+0xa8>
    3720:	11 23       	and	r17, r17
    3722:	19 f0       	breq	.+6      	; 0x372a <__fpcmp_parts_f+0xa2>
    3724:	61 e0       	ldi	r22, 0x01	; 1
    3726:	70 e0       	ldi	r23, 0x00	; 0
    3728:	05 c0       	rjmp	.+10     	; 0x3734 <__fpcmp_parts_f+0xac>
    372a:	6f ef       	ldi	r22, 0xFF	; 255
    372c:	7f ef       	ldi	r23, 0xFF	; 255
    372e:	02 c0       	rjmp	.+4      	; 0x3734 <__fpcmp_parts_f+0xac>
    3730:	60 e0       	ldi	r22, 0x00	; 0
    3732:	70 e0       	ldi	r23, 0x00	; 0
    3734:	cb 01       	movw	r24, r22
    3736:	1f 91       	pop	r17
    3738:	08 95       	ret

0000373a <__mulsi3>:
    373a:	62 9f       	mul	r22, r18
    373c:	d0 01       	movw	r26, r0
    373e:	73 9f       	mul	r23, r19
    3740:	f0 01       	movw	r30, r0
    3742:	82 9f       	mul	r24, r18
    3744:	e0 0d       	add	r30, r0
    3746:	f1 1d       	adc	r31, r1
    3748:	64 9f       	mul	r22, r20
    374a:	e0 0d       	add	r30, r0
    374c:	f1 1d       	adc	r31, r1
    374e:	92 9f       	mul	r25, r18
    3750:	f0 0d       	add	r31, r0
    3752:	83 9f       	mul	r24, r19
    3754:	f0 0d       	add	r31, r0
    3756:	74 9f       	mul	r23, r20
    3758:	f0 0d       	add	r31, r0
    375a:	65 9f       	mul	r22, r21
    375c:	f0 0d       	add	r31, r0
    375e:	99 27       	eor	r25, r25
    3760:	72 9f       	mul	r23, r18
    3762:	b0 0d       	add	r27, r0
    3764:	e1 1d       	adc	r30, r1
    3766:	f9 1f       	adc	r31, r25
    3768:	63 9f       	mul	r22, r19
    376a:	b0 0d       	add	r27, r0
    376c:	e1 1d       	adc	r30, r1
    376e:	f9 1f       	adc	r31, r25
    3770:	bd 01       	movw	r22, r26
    3772:	cf 01       	movw	r24, r30
    3774:	11 24       	eor	r1, r1
    3776:	08 95       	ret

00003778 <__udivmodhi4>:
    3778:	aa 1b       	sub	r26, r26
    377a:	bb 1b       	sub	r27, r27
    377c:	51 e1       	ldi	r21, 0x11	; 17
    377e:	07 c0       	rjmp	.+14     	; 0x378e <__udivmodhi4_ep>

00003780 <__udivmodhi4_loop>:
    3780:	aa 1f       	adc	r26, r26
    3782:	bb 1f       	adc	r27, r27
    3784:	a6 17       	cp	r26, r22
    3786:	b7 07       	cpc	r27, r23
    3788:	10 f0       	brcs	.+4      	; 0x378e <__udivmodhi4_ep>
    378a:	a6 1b       	sub	r26, r22
    378c:	b7 0b       	sbc	r27, r23

0000378e <__udivmodhi4_ep>:
    378e:	88 1f       	adc	r24, r24
    3790:	99 1f       	adc	r25, r25
    3792:	5a 95       	dec	r21
    3794:	a9 f7       	brne	.-22     	; 0x3780 <__udivmodhi4_loop>
    3796:	80 95       	com	r24
    3798:	90 95       	com	r25
    379a:	bc 01       	movw	r22, r24
    379c:	cd 01       	movw	r24, r26
    379e:	08 95       	ret

000037a0 <__udivmodsi4>:
    37a0:	a1 e2       	ldi	r26, 0x21	; 33
    37a2:	1a 2e       	mov	r1, r26
    37a4:	aa 1b       	sub	r26, r26
    37a6:	bb 1b       	sub	r27, r27
    37a8:	fd 01       	movw	r30, r26
    37aa:	0d c0       	rjmp	.+26     	; 0x37c6 <__udivmodsi4_ep>

000037ac <__udivmodsi4_loop>:
    37ac:	aa 1f       	adc	r26, r26
    37ae:	bb 1f       	adc	r27, r27
    37b0:	ee 1f       	adc	r30, r30
    37b2:	ff 1f       	adc	r31, r31
    37b4:	a2 17       	cp	r26, r18
    37b6:	b3 07       	cpc	r27, r19
    37b8:	e4 07       	cpc	r30, r20
    37ba:	f5 07       	cpc	r31, r21
    37bc:	20 f0       	brcs	.+8      	; 0x37c6 <__udivmodsi4_ep>
    37be:	a2 1b       	sub	r26, r18
    37c0:	b3 0b       	sbc	r27, r19
    37c2:	e4 0b       	sbc	r30, r20
    37c4:	f5 0b       	sbc	r31, r21

000037c6 <__udivmodsi4_ep>:
    37c6:	66 1f       	adc	r22, r22
    37c8:	77 1f       	adc	r23, r23
    37ca:	88 1f       	adc	r24, r24
    37cc:	99 1f       	adc	r25, r25
    37ce:	1a 94       	dec	r1
    37d0:	69 f7       	brne	.-38     	; 0x37ac <__udivmodsi4_loop>
    37d2:	60 95       	com	r22
    37d4:	70 95       	com	r23
    37d6:	80 95       	com	r24
    37d8:	90 95       	com	r25
    37da:	9b 01       	movw	r18, r22
    37dc:	ac 01       	movw	r20, r24
    37de:	bd 01       	movw	r22, r26
    37e0:	cf 01       	movw	r24, r30
    37e2:	08 95       	ret

000037e4 <__prologue_saves__>:
    37e4:	2f 92       	push	r2
    37e6:	3f 92       	push	r3
    37e8:	4f 92       	push	r4
    37ea:	5f 92       	push	r5
    37ec:	6f 92       	push	r6
    37ee:	7f 92       	push	r7
    37f0:	8f 92       	push	r8
    37f2:	9f 92       	push	r9
    37f4:	af 92       	push	r10
    37f6:	bf 92       	push	r11
    37f8:	cf 92       	push	r12
    37fa:	df 92       	push	r13
    37fc:	ef 92       	push	r14
    37fe:	ff 92       	push	r15
    3800:	0f 93       	push	r16
    3802:	1f 93       	push	r17
    3804:	cf 93       	push	r28
    3806:	df 93       	push	r29
    3808:	cd b7       	in	r28, 0x3d	; 61
    380a:	de b7       	in	r29, 0x3e	; 62
    380c:	ca 1b       	sub	r28, r26
    380e:	db 0b       	sbc	r29, r27
    3810:	0f b6       	in	r0, 0x3f	; 63
    3812:	f8 94       	cli
    3814:	de bf       	out	0x3e, r29	; 62
    3816:	0f be       	out	0x3f, r0	; 63
    3818:	cd bf       	out	0x3d, r28	; 61
    381a:	09 94       	ijmp

0000381c <__epilogue_restores__>:
    381c:	2a 88       	ldd	r2, Y+18	; 0x12
    381e:	39 88       	ldd	r3, Y+17	; 0x11
    3820:	48 88       	ldd	r4, Y+16	; 0x10
    3822:	5f 84       	ldd	r5, Y+15	; 0x0f
    3824:	6e 84       	ldd	r6, Y+14	; 0x0e
    3826:	7d 84       	ldd	r7, Y+13	; 0x0d
    3828:	8c 84       	ldd	r8, Y+12	; 0x0c
    382a:	9b 84       	ldd	r9, Y+11	; 0x0b
    382c:	aa 84       	ldd	r10, Y+10	; 0x0a
    382e:	b9 84       	ldd	r11, Y+9	; 0x09
    3830:	c8 84       	ldd	r12, Y+8	; 0x08
    3832:	df 80       	ldd	r13, Y+7	; 0x07
    3834:	ee 80       	ldd	r14, Y+6	; 0x06
    3836:	fd 80       	ldd	r15, Y+5	; 0x05
    3838:	0c 81       	ldd	r16, Y+4	; 0x04
    383a:	1b 81       	ldd	r17, Y+3	; 0x03
    383c:	aa 81       	ldd	r26, Y+2	; 0x02
    383e:	b9 81       	ldd	r27, Y+1	; 0x01
    3840:	ce 0f       	add	r28, r30
    3842:	d1 1d       	adc	r29, r1
    3844:	0f b6       	in	r0, 0x3f	; 63
    3846:	f8 94       	cli
    3848:	de bf       	out	0x3e, r29	; 62
    384a:	0f be       	out	0x3f, r0	; 63
    384c:	cd bf       	out	0x3d, r28	; 61
    384e:	ed 01       	movw	r28, r26
    3850:	08 95       	ret

00003852 <strlen>:
    3852:	fc 01       	movw	r30, r24
    3854:	01 90       	ld	r0, Z+
    3856:	00 20       	and	r0, r0
    3858:	e9 f7       	brne	.-6      	; 0x3854 <strlen+0x2>
    385a:	80 95       	com	r24
    385c:	90 95       	com	r25
    385e:	8e 0f       	add	r24, r30
    3860:	9f 1f       	adc	r25, r31
    3862:	08 95       	ret

00003864 <itoa>:
    3864:	fb 01       	movw	r30, r22
    3866:	9f 01       	movw	r18, r30
    3868:	e8 94       	clt
    386a:	42 30       	cpi	r20, 0x02	; 2
    386c:	c4 f0       	brlt	.+48     	; 0x389e <itoa+0x3a>
    386e:	45 32       	cpi	r20, 0x25	; 37
    3870:	b4 f4       	brge	.+44     	; 0x389e <itoa+0x3a>
    3872:	4a 30       	cpi	r20, 0x0A	; 10
    3874:	29 f4       	brne	.+10     	; 0x3880 <itoa+0x1c>
    3876:	97 fb       	bst	r25, 7
    3878:	1e f4       	brtc	.+6      	; 0x3880 <itoa+0x1c>
    387a:	90 95       	com	r25
    387c:	81 95       	neg	r24
    387e:	9f 4f       	sbci	r25, 0xFF	; 255
    3880:	64 2f       	mov	r22, r20
    3882:	77 27       	eor	r23, r23
    3884:	0e 94 bc 1b 	call	0x3778	; 0x3778 <__udivmodhi4>
    3888:	80 5d       	subi	r24, 0xD0	; 208
    388a:	8a 33       	cpi	r24, 0x3A	; 58
    388c:	0c f0       	brlt	.+2      	; 0x3890 <itoa+0x2c>
    388e:	89 5d       	subi	r24, 0xD9	; 217
    3890:	81 93       	st	Z+, r24
    3892:	cb 01       	movw	r24, r22
    3894:	00 97       	sbiw	r24, 0x00	; 0
    3896:	a1 f7       	brne	.-24     	; 0x3880 <itoa+0x1c>
    3898:	16 f4       	brtc	.+4      	; 0x389e <itoa+0x3a>
    389a:	5d e2       	ldi	r21, 0x2D	; 45
    389c:	51 93       	st	Z+, r21
    389e:	10 82       	st	Z, r1
    38a0:	c9 01       	movw	r24, r18
    38a2:	0c 94 53 1c 	jmp	0x38a6	; 0x38a6 <strrev>

000038a6 <strrev>:
    38a6:	dc 01       	movw	r26, r24
    38a8:	fc 01       	movw	r30, r24
    38aa:	67 2f       	mov	r22, r23
    38ac:	71 91       	ld	r23, Z+
    38ae:	77 23       	and	r23, r23
    38b0:	e1 f7       	brne	.-8      	; 0x38aa <strrev+0x4>
    38b2:	32 97       	sbiw	r30, 0x02	; 2
    38b4:	04 c0       	rjmp	.+8      	; 0x38be <strrev+0x18>
    38b6:	7c 91       	ld	r23, X
    38b8:	6d 93       	st	X+, r22
    38ba:	70 83       	st	Z, r23
    38bc:	62 91       	ld	r22, -Z
    38be:	ae 17       	cp	r26, r30
    38c0:	bf 07       	cpc	r27, r31
    38c2:	c8 f3       	brcs	.-14     	; 0x38b6 <strrev+0x10>
    38c4:	08 95       	ret

000038c6 <_exit>:
    38c6:	f8 94       	cli

000038c8 <__stop_program>:
    38c8:	ff cf       	rjmp	.-2      	; 0x38c8 <__stop_program>
