module full_tb;
  reg a,b,cin;
  wire s,c;
  
  full_subtractor x(a,b,cin,s,c);
  initial begin
    $dumpfile("gate.vcd");
    $dumpvars(1);
    
    $monitor("a=%b b=%b cin=%b s=%b c=%b",a,b,cin,s,c);
    
    a=1'b0;b=1'b0;cin=1'b0;
    #2 a=1'b0;b=1'b0;cin=1'b1;
    #2 a=1'b0;b=1'b1;cin=1'b0;
    #2 a=1'b0;b=1'b1;cin=1'b1;
    
    #2 a=1'b1;b=1'b0;cin=1'b0;
    #2 a=1'b1;b=1'b0;cin=1'b1;
    #2 a=1'b1;b=1'b1;cin=1'b0;
    #2 a=1'b1;b=1'b1;cin=1'b1;
    
  end
endmodule
    
  
