priority_b_cnt	,	V_168
"DMA0"	,	L_56
VERDE_SMC_UCODE_SIZE	,	V_85
crtc_vblank_int	,	V_928
MCB_BUSY	,	V_482
SI_PM4_UCODE_SIZE	,	V_80
IH_RB_WPTR	,	V_857
other_heads_data_return_time	,	V_144
scratch	,	V_338
si_irq_init	,	F_222
size	,	V_91
si_disable_interrupt_state	,	F_221
si_ring_ib_execute	,	F_94
PA_SC_LINE_STIPPLE_STATE	,	V_324
TRAIN_DONE_D1	,	V_68
TRAIN_DONE_D0	,	V_67
IRQ_NONE	,	V_988
MC_SEQ_SUP_CNTL	,	V_58
RADEON_WB_SCRATCH_OFFSET	,	V_413
"disabling GPU acceleration\n"	,	L_124
a	,	V_119
b	,	V_151
LC_REDO_EQ	,	V_1089
c	,	V_152
CP_RB0_CNTL	,	V_417
radeon_mc	,	V_539
real_vram_size	,	V_541
i	,	V_45
j	,	V_244
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_148
k	,	V_245
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_359
si_init_golden_registers	,	F_1
CP_RB0_RPTR_ADDR_HI	,	V_422
r	,	V_396
CP_RB2_RPTR_ADDR_HI	,	V_438
DACA_AUTODETECT_INT_CONTROL	,	V_871
"force priority to high\n"	,	L_20
active_cu	,	V_246
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_26
PLL_RAMP_UP_TIME_2_MASK	,	V_1122
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_864
max_texture_channel_caches	,	V_270
IH_WPTR_OVERFLOW_CLEAR	,	V_886
"PCIE gen 2 link speeds already enabled\n"	,	L_128
cs_section_def	,	V_824
IH_WPTR_WRITEBACK_ENABLE	,	V_887
opcode	,	V_623
VCLK_SRC_SEL	,	F_303
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_592
CP_BUSY	,	V_458
si_irq_fini	,	F_235
UPLL_PDIV_A_MASK	,	V_1044
PACKET3_WRITE_CONST_RAM_OFFSET	,	V_628
PCI_EXP_LNKCTL	,	V_1069
CAYMAN_RING_TYPE_CP2_INDEX	,	V_388
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_601
si_get_xclk	,	F_4
reg_list_size	,	V_1002
si_asic_reset	,	F_125
DB_DEPTH_INFO	,	V_725
CP_PFP_HALT	,	V_382
IH_BUSY	,	V_475
line_time	,	V_133
"IH: DMA trap\n"	,	L_105
LS_OVERRIDE	,	V_790
le32_to_cpu	,	F_237
root	,	V_1047
R600_RING_TYPE_UVD_INDEX	,	V_1004
SLV_MEM_AGGRESSIVE_LS_EN	,	V_812
tahiti_io_mc_regs	,	V_50
si_tiling_mode_table_init	,	F_49
radeon_ttm_set_active_vram_size	,	F_97
CP_RB1_RPTR	,	V_433
"IH: D1 vblank\n"	,	L_84
GRBM_STATUS2	,	V_463
"CP DMA Bad SRC register\n"	,	L_35
"si_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_13
"HDP"	,	L_58
atom_context	,	V_1013
VGT_CACHE_INVALIDATION	,	V_320
RADEON_RESET_IH	,	V_476
oland_io_mc_regs	,	V_55
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_587
DMA_RB_RPTR	,	V_1007
min_bandwidth	,	V_128
pci_pcie_cap	,	F_312
radeon_gtt_location	,	F_137
CP_MEQ_THRESHOLDS	,	V_312
tmp	,	V_30
evergreen_mc_save	,	V_490
VGT_VTX_VECT_EJECT_REG	,	V_604
block	,	V_706
bytes_per_pixel	,	V_137
CP_ME_CNTL	,	V_378
cayman_dma_resume	,	F_260
cp_int_cntl2	,	V_895
cp_int_cntl1	,	V_894
PACKET3_SET_CONFIG_REG_START	,	V_352
IA_BUSY	,	V_453
RADEON_CP_PACKET3_GET_OPCODE	,	F_164
fb_div	,	V_1024
si_setup_rb	,	F_66
UVD_UDEC_DB_ADDR_CONFIG	,	V_309
IRQ_HANDLED	,	V_999
active_time	,	V_135
RADEON_CG_SUPPORT_UVD_MGCG	,	V_792
CHIP_OLAND	,	V_19
DRM_INFO	,	F_15
pitcairn_mgcg_cgcg_init	,	V_13
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_927
CP_RB1_BASE	,	V_432
max_cu_per_sh	,	V_267
save	,	V_491
RLC_LB_CNTR_MAX	,	V_842
VBLANK_STATUS	,	V_957
sh_per_se	,	V_243
enabled_rbs	,	V_254
current_sclk	,	V_177
dpm_enabled	,	V_175
"si_irq_process start: rptr %d, wptr %d\n"	,	L_83
ROW_SIZE_SHIFT	,	V_299
multi_gpu_tile_size	,	V_292
PF_RQ_PENDING	,	V_457
RADEON_RESET_GRBM	,	V_462
MEM_POWER_OVERRIDE	,	V_805
RADEON_RESET_DMA1	,	V_470
PACKET3_INDIRECT_BUFFER_CONST	,	V_366
sw_mode	,	V_731
disabled_rbs	,	V_253
GRBM_REG_SGIT	,	F_192
CHANSIZE_MASK	,	V_547
DMA_STATUS_REG	,	V_467
MST_MEM_LS_EN	,	V_810
si_disable_interrupts	,	F_220
si_update_rlc	,	F_183
HDP_NONSURFACE_INFO	,	V_534
max_pfn	,	V_586
RADEON_RESET_CP	,	V_460
ADDR_SURF_THIN_MICRO_TILING	,	V_223
cp_int_cntl	,	V_893
UVD_RBC_RB_WPTR	,	V_1012
"IH: D2 vline\n"	,	L_88
RLC_PUD	,	F_187
SOFT_RESET_SPI	,	V_505
crtc_htotal	,	V_170
"failed initializing DMA fences (%d).\n"	,	L_114
WREG32_P	,	F_244
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_298
GRBM_EE_BUSY	,	V_461
si_rlc_resume	,	F_218
BUF_SWAP_32BIT	,	V_416
SPLL_CNTL_MODE	,	V_1147
accel_working	,	V_1014
latency	,	V_146
IH_RB_CNTL	,	V_852
tmp1	,	V_767
"SRBM_SOFT_RESET=0x%08X\n"	,	L_29
tmp2	,	V_732
drm_pcie_get_speed_cap_mask	,	F_310
si_set_uvd_clocks	,	F_302
idx_value	,	V_637
"dpm thermal\n"	,	L_81
"radeon/%s_pfp.bin"	,	L_8
pkt	,	V_622
GC_USER_RB_BACKEND_DISABLE	,	V_251
LB_D3_VBLANK_INTERRUPT	,	V_964
DC_HPD1_INT_CONTROL	,	V_872
radeon_crtc_handle_flip	,	F_243
mc_shared_chmap	,	V_261
MICRO_TILE_MODE	,	F_51
PACKET3_DISPATCH_INDIRECT	,	V_645
DC_HPD5_INT_CONTROL	,	V_877
si_vm_packet3_compute_check	,	F_160
radeon_ib	,	V_361
sc_earlyz_tile_fifo_size	,	V_277
RADEON_RESET_GFX	,	V_455
"Invalid register 0x%x in CS\n"	,	L_33
DEEP_SLEEP_CLK_SEL_MASK	,	V_1141
HAINAN_GB_ADDR_CONFIG_GOLDEN	,	V_280
VM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_494
"limiting VRAM\n"	,	L_30
PACKET3_SET_CONTEXT_REG_START	,	V_835
"radeon: cp failed to lock ring (%d).\n"	,	L_22
CG_UPLL_FUNC_CNTL	,	V_1030
stat_regs	,	V_933
CGTS_SM_CTRL_REG	,	V_785
FB_READ_EN	,	V_283
GDS_BUSY	,	V_451
rmx_type	,	V_181
r600_set_bios_scratch_engine_hung	,	F_126
RADEON_CG_SUPPORT_GFX_CGCG	,	V_776
PACKET3_CP_DMA_CMD_DAS	,	V_640
gpu_pos	,	V_1051
radeon_ring_lockup_update	,	F_128
dce6_audio_fini	,	F_268
RADEON_WB_CP_RPTR_OFFSET	,	V_421
radeon_update_bandwidth_info	,	F_141
yclk	,	V_116
mc_fw	,	V_48
si_enable_hdp_ls	,	F_208
SC_HIZ_TILE_FIFO_SIZE	,	F_78
si_mc_load_microcode	,	F_7
NOOFCOLS_MASK	,	V_288
radeon_vm_map_gart	,	F_172
mc_id	,	V_697
"IH: HPD3\n"	,	L_99
VBLANK_ACK	,	V_958
d3grph_int	,	V_950
BUG	,	F_14
si_dma_vm_set_page	,	F_173
radeon_surface_init	,	F_279
be32_to_cpup	,	F_9
CLK_OD_MASK	,	V_734
HDP_NONSURFACE_BASE	,	V_533
PACKET3_INCREMENT_DE_COUNTER	,	V_678
si_init_gfx_cgpg	,	F_191
"radeon: MC ucode required for NI+.\n"	,	L_125
NOOFCOLS_SHIFT	,	V_289
fw_data	,	V_41
dce6_wm_params	,	V_113
PCIE_CNTL2	,	V_807
si_cp_start	,	F_99
PACKET3_TCL1_ACTION_ENA	,	V_354
si_vm_fini	,	F_166
DRM_PCIE_SPEED_50	,	V_1058
RADEON_CG_SUPPORT_BIF_LS	,	V_808
reference_clock	,	V_27
cu_bitmap	,	V_770
si_enable_hdp_mgcg	,	F_207
VGT_PRIMITIVE_TYPE	,	V_607
dce6_audio_init	,	F_264
rlc_chip_name	,	V_70
hainan_golden_registers2	,	V_25
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_528
INVALIDATE_L2_CACHE	,	V_568
DMA_CLK_CTRL	,	V_806
VM_L2_STATUS	,	V_488
"enabling PCIE gen 3 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_127
si_vm_flush	,	F_174
ES_AND_GS_AUTO	,	V_322
PCIE_LC_SPEED_CNTL	,	V_1060
PCIE_LC_N_FTS_CNTL	,	V_1099
full	,	V_120
gpu_addr	,	V_349
TA_CNTL_AUX	,	V_620
LB_D4_VBLANK_INTERRUPT	,	V_966
si_vm_packet3_gfx_check	,	F_159
si_irq_suspend	,	F_234
PACKET3_OCCLUSION_QUERY	,	V_650
PG_AFTER_GRBM_REG_ST_MASK	,	V_764
me_req_size	,	V_72
si_vm_packet3_cp_dma_check	,	F_158
WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_600
"Invalid CE packet3: 0x%x\n"	,	L_34
ptr	,	V_689
verde_golden_registers	,	V_15
next_rptr_gpu_addr	,	V_372
UPLL_RESET_MASK	,	V_1036
GC_USER_SHADER_ARRAY_CONFIG	,	V_241
PRIORITY_B_CNT	,	V_190
si_mc_program	,	F_131
PACKET3_PREAMBLE_CNTL	,	V_401
LC_N_FTS_MASK	,	V_1149
"Failed to load MC firmware!\n"	,	L_111
numchan	,	V_544
si_get_cu_enabled	,	F_63
mc_arb_ramcfg	,	V_262
VGT_GS_VERTEX_REUSE	,	V_323
disp_int	,	V_935
DC_LB_MEMORY_SPLIT	,	V_106
"si_irq_set: vblank 2\n"	,	L_71
thermal_int	,	V_917
evergreen_get_number_of_dram_channels	,	F_40
has_uvd	,	V_307
si_mc_init	,	F_138
RREG32_PIF_PHY0	,	F_319
SOFT_RESET_GDS	,	V_501
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_553
PROTECTIONS_SHIFT	,	V_705
DMA_POWER_CNTL	,	V_804
HDP_LS_ENABLE	,	V_817
DPG_PIPE_LATENCY_CONTROL	,	V_188
RREG32_PIF_PHY1	,	F_325
ARRAY_2D_TILED_THIN1	,	V_206
WRITE_DATA_DST_SEL	,	F_171
ptr_mask	,	V_980
num_crtc	,	V_193
P_IGNORE_EDB_ERR	,	V_1105
LC_XMIT_N_FTS_OVERRIDE_EN	,	V_1101
PLL_POWER_STATE_IN_OFF_0_MASK	,	V_1112
"IH: D6 vline\n"	,	L_96
ADDR_SURF_BANK_HEIGHT_1	,	V_218
ADDR_SURF_BANK_HEIGHT_2	,	V_217
pm_method	,	V_173
ADDR_SURF_BANK_HEIGHT_4	,	V_212
WREG32_PCIE	,	F_206
buffer_alloc	,	V_101
rb_bufsz	,	V_407
INTERRUPT_CNTL	,	V_881
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_570
si_pcie_gart_tlb_flush	,	F_142
restart_ih	,	V_989
SI_MC_UCODE_SIZE	,	V_51
CP_SEM_WAIT_TIMER	,	V_408
si_vm_init	,	F_165
GRBM_GFX_INDEX	,	V_235
CG_MULT_THERMAL_STATUS	,	V_38
RLC_LB_CNTL	,	V_837
cayman_dma_stop	,	F_270
r600_ring_init	,	F_283
RLC_PDD	,	F_188
"IH: GUI idle\n"	,	L_108
UPLL_REF_DIV_MASK	,	V_1041
latency_hiding	,	V_158
mem_max_burst_length_bytes	,	V_287
SPI_CONFIG_CNTL_1	,	V_314
radeon_ring_write	,	F_87
PACKET3_DRAW_INDIRECT_MULTI	,	V_660
clear_state_gpu_addr	,	V_762
DC_HPD6_INTERRUPT	,	V_978
radeon_get_clock_info	,	F_280
THERM_INT_MASK_HIGH	,	V_922
oland_mgcg_cgcg_init	,	V_22
gb_addr_config	,	V_260
SPI_STATIC_THREAD_MGMT_3	,	V_247
SPI_STATIC_THREAD_MGMT_1	,	V_616
shutdown	,	V_987
SPI_STATIC_THREAD_MGMT_2	,	V_617
LC_GO_TO_RECOVERY	,	V_1103
disp_clk_request_efficiency	,	V_124
dce6_available_bandwidth	,	F_33
bridge_cfg	,	V_1063
GRPH_INT_STATUS	,	V_948
PLL_POWER_STATE_IN_OFF_0	,	F_320
rlc_req_size	,	V_74
DRM_PCIE_SPEED_80	,	V_1059
PLL_POWER_STATE_IN_OFF_1	,	F_323
PACKET3_SET_PREDICATION	,	V_651
VGT_ESGS_RING_SIZE	,	V_605
"DMA1"	,	L_57
temp	,	V_36
CB_BUSY	,	V_450
src_id	,	V_981
si_halt_rlc	,	F_182
DMA_PGFSM_WRITE	,	V_749
NOOFCHAN_MASK	,	V_111
atomic_xchg	,	F_239
dce6_average_bandwidth_vs_available_bandwidth	,	F_37
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_575
MACRO_TILE_ASPECT	,	F_57
MPLL_CLKOUT_SEL	,	F_334
RLC_SAVE_AND_RESTORE_BASE	,	V_758
dpm_thermal	,	V_932
si_gpu_soft_reset	,	F_115
TCLK	,	V_33
upper_32_bits	,	F_91
GFX_POWER_STATUS	,	V_727
gpu_cfg	,	V_1064
ce_req_size	,	V_73
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_588
dev	,	V_89
SPI_CONFIG_CNTL	,	V_619
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_571
ARRAY_SIZE	,	F_3
"IB initialization failed (%d).\n"	,	L_118
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_25
si_get_gpu_clock_counter	,	F_299
si_vm_reg_valid	,	F_156
crtc_offset	,	V_107
CP_STRMOUT_CNTL	,	V_603
LB_D3_VLINE_INTERRUPT	,	V_965
LB_D6_VLINE_INTERRUPT	,	V_971
pci_read_config_word	,	F_313
MISC_CLK_CNTL	,	V_1140
MC_VM_FB_LOCATION	,	V_532
bios	,	V_1016
INT_SEL	,	F_93
READ_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_598
si_enable_mgcg	,	F_197
DMA_BUSY	,	V_472
FORCE_EOV_MAX_REZ_CNT	,	F_81
mc_vram_size	,	V_540
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_559
hpd	,	V_931
order_base_2	,	F_110
CB_CGTT_SCLK_CTRL	,	V_783
ROW_SIZE	,	F_70
incr	,	V_709
si_suspend	,	F_267
ce_fw	,	V_94
SPI_LB_CU_MASK	,	V_839
RLC_CAPTURE_GPU_CLOCK_COUNT	,	V_1019
PACKET3_DRAW_INDEX_INDIRECT_MULTI	,	V_668
LB_D5_VBLANK_INTERRUPT	,	V_968
SI_CE_UCODE_SIZE	,	V_81
radeon_fence_process	,	F_245
VC_AND_TC	,	V_321
PACKET3_CP_DMA_CMD_DAIC	,	V_641
BANK_WIDTH	,	F_55
RADEON_RESET_SEM	,	V_478
RADEON_WB_CP2_RPTR_OFFSET	,	V_437
one_reg_wr	,	V_690
CLK_OD	,	F_178
UPLL_VCO_MODE_MASK	,	V_1035
dce6_bandwidth_update	,	F_47
PCI_EXP_LNKCTL_HAWD	,	V_1070
info	,	V_636
CG_CLKPIN_CNTL_2	,	V_31
CB_PERFCOUNTER3_SELECT0	,	V_331
CB_PERFCOUNTER3_SELECT1	,	V_332
CHIP_ARUBA	,	V_171
count	,	V_683
hainan_io_mc_regs	,	V_57
LC_L0S_INACTIVITY_MASK	,	V_1107
PCIE_LC_LINK_WIDTH_CNTL	,	V_1076
hsc	,	V_185
"IH: D3 vline\n"	,	L_90
LC_UPCONFIGURE_DIS	,	V_1079
LC_L1_INACTIVITY_MASK	,	V_1108
pipe_offset	,	V_102
SC_BUSY	,	V_444
si_vm_decode_fault	,	F_167
vclk	,	V_1022
"si_irq_set: sw int gfx\n"	,	L_64
PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_594
asic	,	V_713
"si_irq_set: vblank 0\n"	,	L_69
radeon_gem_fini	,	F_294
AUTO_INVLD_EN	,	F_83
RREG32_UVD_CTX	,	F_199
sc_prim_fifo_size_frontend	,	V_274
mc_req_size	,	V_75
PACKET3_BASE_INDEX	,	F_102
"Expecting atombios for cayman GPU\n"	,	L_121
fw_name	,	V_77
verde_pg_init	,	V_18
CHIP_VERDE	,	V_14
rptr	,	V_425
LC_RENEGOTIATION_SUPPORT	,	V_1077
UVD_CGC_CTRL2	,	V_739
radeon_ring_test_lockup	,	F_130
RADEON_PG_SUPPORT_SDMA	,	V_747
si_enable_interrupts	,	F_219
lock	,	V_990
si_pcie_gart_disable	,	F_151
PACKET3_SH_KCACHE_ACTION_ENA	,	V_356
"SH"	,	L_52
RLC_GCPM_GENERAL_3	,	V_777
CP_RB2_RPTR_ADDR	,	V_436
DC_HPDx_INT_ACK	,	V_973
vram_width	,	V_548
radeon_ib_pool_fini	,	F_290
RPTR_REARM	,	V_892
dram_bandwidth	,	V_129
DMIF_BUFFERS_ALLOCATED_COMPLETED	,	V_109
TMON_CLK_SEL	,	F_331
ROQ_IB2_START	,	F_72
CONFIG_MEMSIZE	,	V_552
PROTECTIONS_MASK	,	V_704
hainan_mgcg_cgcg_init	,	V_26
status	,	V_696
"VERDE"	,	L_4
si_cp_load_microcode	,	F_98
RUN_MASK	,	V_59
"radeon: failed initializing UVD (%d).\n"	,	L_117
PA_SC_FORCE_EOV_MAX_CNTS	,	V_319
evergreen_fix_pci_max_read_req_size	,	F_69
radeon_ring_force_activity	,	F_129
pcie_capability_read_dword	,	F_329
HDP_NONSURFACE_SIZE	,	V_535
PLL_RAMP_UP_TIME_0_MASK	,	V_1119
si_update_cg	,	F_209
"IH: thermal low to high\n"	,	L_106
dpm	,	V_994
evergreen_print_gpu_status_regs	,	F_117
"si_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_15
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_526
GRBM_CNTL	,	V_281
CP_ME_RAM_DATA	,	V_394
regs_size	,	V_47
gtt_base_align	,	V_542
CC_RB_BACKEND_DISABLE	,	V_249
size_t	,	T_2
AUTO_PG_EN	,	V_756
RADEON_CG_BLOCK_GFX	,	V_818
hainan_golden_registers	,	V_24
DC_HPDx_INT_POLARITY	,	V_873
IH_RB_ENABLE	,	V_854
DMA_PGFSM_CONFIG	,	V_750
si_default_state	,	V_403
radeon_crtc	,	V_97
"si_irq_set: hpd 3\n"	,	L_77
si_init_microcode	,	F_11
CP_PFP_UCODE_ADDR	,	V_389
GFX_PG_SRC	,	V_760
dce6_dmif_request_bandwidth	,	F_31
SC_EARLYZ_TILE_FIFO_SIZE	,	F_79
VALID_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_596
PB1_PIF_CNTL	,	V_1130
priority_a_mark	,	V_164
header	,	V_363
max_src_lines_per_dst_line	,	V_147
CGCG_EN	,	V_781
gtt_start	,	V_572
DYN_RR_EN	,	V_738
TMON_CLK_SEL_MASK	,	V_1139
DMA1_REGISTER_OFFSET	,	V_306
d1grph_int	,	V_947
THM_CLK_CNTL	,	V_1137
DCLK_SRC_SEL_MASK	,	V_1029
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_866
request_firmware	,	F_16
reg_base	,	V_340
HDP_HOST_PATH_CNTL	,	V_335
"DB_HTILE"	,	L_48
si_resume	,	F_265
PACKET3_ME_INITIALIZE	,	V_397
"IH: D5 vline\n"	,	L_94
ADDR_SURF_TILE_SPLIT_4KB	,	V_205
GRBM_READ_TIMEOUT	,	F_68
CP_CE_UCODE_ADDR	,	V_391
DC_HPD1_INTERRUPT	,	V_972
OVERRIDE	,	V_791
LC_INITIATE_LINK_SPEED_CHANGE	,	V_1093
VM_INVALIDATE_REQUEST	,	V_554
si_get_csb_size	,	F_211
si_enable_mc_ls	,	F_201
radeon_ib_pool_init	,	F_262
R600_WB_IH_WPTR_OFFSET	,	V_889
fence	,	V_344
RADEON_CG_SUPPORT_MC_MGCG	,	V_800
aper_size	,	V_551
PIPE_INTERLEAVE_SIZE_MASK	,	V_297
pd_gpu_addr	,	V_719
LC_L1_INACTIVITY	,	F_318
RADEON_CP_PACKET_GET_COUNT	,	F_163
dclk	,	V_1023
RADEON_CG_SUPPORT_HDP_LS	,	V_816
"Unknown packet type %d !\n"	,	L_42
cs_extent_def	,	V_826
current_data_rate	,	V_1053
"si_irq_set: sw int dma1\n"	,	L_68
"IH: D4 vblank\n"	,	L_91
LC_XMIT_N_FTS_MASK	,	V_1100
CG_UPLL_FUNC_CNTL_5	,	V_1033
CG_UPLL_FUNC_CNTL_4	,	V_1042
CG_UPLL_FUNC_CNTL_3	,	V_1039
PACKET3_COPY_DATA	,	V_682
CG_UPLL_FUNC_CNTL_2	,	V_1027
LC_DYN_LANES_PWR_STATE_MASK	,	V_1127
L2_BUSY	,	V_489
PACKET3_EVENT_WRITE	,	V_673
"IH: D2 vblank\n"	,	L_87
"Failed to init rlc BOs!\n"	,	L_112
min	,	F_32
MC_VM_AGP_BOT	,	V_538
BCLK_AS_XCLK	,	V_1143
rdev	,	V_2
FAULT_VMID_MASK	,	V_701
interlaced	,	V_154
smc_req_size	,	V_76
d6grph_int	,	V_953
dmif_req_bandwidth	,	V_131
si_enable_uvd_mgcg	,	F_198
THERM_INT_MASK_LOW	,	V_923
RADEON_CG_SUPPORT_GFX_CP_LS	,	V_786
"IH: CP EOP\n"	,	L_104
LOAD_BALANCE_ENABLE	,	V_838
si_rlc_start	,	F_215
PACKET3_WAIT_REG_MEM	,	V_670
protections	,	V_703
reg_index	,	V_834
FORCE_BIF_REFCLK_EN	,	V_1144
XTALIN_DIVIDE	,	V_35
ADDR_SURF_BANK_WIDTH_2	,	V_224
disp_priority	,	V_183
ADDR_SURF_BANK_WIDTH_1	,	V_211
VERDE_GB_ADDR_CONFIG_GOLDEN	,	V_279
PACKET3_DISPATCH_DIRECT	,	V_644
PA_CL_ENHANCE	,	V_336
CP_RB2_RPTR	,	V_440
si_enable_gfx_cgpg	,	F_186
RLC_RL_BASE	,	V_840
R600_WB_DMA_RPTR_OFFSET	,	V_1006
PACKET3_MEM_WRITE	,	V_671
RADEON_CG_SUPPORT_HDP_MGCG	,	V_813
PCI_EXP_DEVSTA	,	V_1084
RADEON_CG_SUPPORT_GFX_MGCG	,	V_784
mode_info	,	V_194
dce6_data_return_bandwidth	,	F_29
dmif_size	,	V_150
cayman_dma_fini	,	F_287
idx	,	V_633
installed	,	V_919
RLC_LB_CNTR_INIT	,	V_843
GRPH_PFLIP_INT_OCCURRED	,	V_954
printk	,	F_17
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_564
"radeon/%s_smc.bin"	,	L_16
PACKET3_WRITE_DATA	,	V_371
"si_irq_set: sw int cp2\n"	,	L_66
dev_err	,	F_144
PACKET3_CP_DMA_CMD_SAIC	,	V_639
"IH: D6 vblank\n"	,	L_95
oland_golden_registers	,	V_20
GRBM_REG_SGIT_MASK	,	V_763
PACKET3_PFP_SYNC_ME	,	V_672
SSEN_MASK	,	V_1038
PACKET3_STRMOUT_BUFFER_UPDATE	,	V_665
PRIORITY_MARK_MASK	,	V_186
disp_dram_allocation	,	V_121
mask	,	V_237
"smc: error loading firmware \"%s\"\n"	,	L_17
"IH: HPD4\n"	,	L_100
"radeon: IH init failed (%d).\n"	,	L_116
release_firmware	,	F_18
VM_CONTEXT0_CNTL2	,	V_579
LB_D4_VLINE_INTERRUPT	,	V_967
SOFT_RESET_DMA	,	V_513
si_get_temp	,	F_6
DMIF_BUFFERS_ALLOCATED	,	F_21
UPLL_PDIV_B_MASK	,	V_1045
tahiti_golden_registers2	,	V_9
save_restore_gpu_addr	,	V_759
CP_RB_WPTR_DELAY	,	V_410
ARRAY_LINEAR_ALIGNED	,	V_220
base	,	V_104
SI_PFP_UCODE_SIZE	,	V_79
LATENCY_WATERMARK_MASK	,	F_44
PACKET3_DRAW_INDEX_MULTI_ELEMENT	,	V_667
enable	,	V_377
REPLAY_MEM_LS_EN	,	V_811
PACKET3_COND_EXEC	,	V_652
RLC_CLEAR_STATE_RESTORE_BASE	,	V_761
si_enable_dma_mgcg	,	F_203
LC_CURRENT_DATA_RATE_SHIFT	,	V_1062
"No VRAM object for PCIE GART.\n"	,	L_31
work	,	V_998
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_940
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_942
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_944
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_946
RADEON_CG_BLOCK_BIF	,	V_821
PACKET3_LOAD_CONST_RAM	,	V_626
dce6_dram_bandwidth	,	F_23
radeon_ring_unlock_commit	,	F_103
RB_RPTR_WR_ENA	,	V_418
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_865
LB_D5_VLINE_INTERRUPT	,	V_969
"si_irq_set: hpd 6\n"	,	L_80
CF_RQ_PENDING	,	V_456
LC_CURRENT_DATA_RATE_MASK	,	V_1061
PITCAIRN_SMC_UCODE_SIZE	,	V_84
cursor_line_pair_return_time	,	V_142
SH_BROADCAST_WRITES	,	V_233
PIPE_CONFIG	,	F_52
CP_RB0_RPTR_ADDR	,	V_420
INT_MASK	,	V_863
LB_D2_VBLANK_INTERRUPT	,	V_962
wm_low	,	V_159
ENABLE_ADVANCED_DRIVER_MODEL	,	V_560
gtt_size	,	V_602
evergreen_mc_wait_for_idle	,	F_122
max_shader_engines	,	V_265
WRITE_DATA_ENGINE_SEL	,	F_170
radeon_dpm_get_mclk	,	F_41
PG_CNTL_ENABLE	,	V_748
VLINE_ACK	,	V_961
hpd1	,	V_902
hpd2	,	V_903
hpd3	,	V_904
hpd4	,	V_905
hpd5	,	V_906
LS2_EXIT_TIME_MASK	,	V_1129
hpd6	,	V_907
SC_BACKEND_PRIM_FIFO_SIZE	,	F_77
UPLL_FB_DIV	,	F_307
dce6_average_bandwidth	,	F_34
RLC_CNTL	,	V_742
CP_RB0_WPTR	,	V_419
vm_manager	,	V_585
IH_WPTR_OVERFLOW_ENABLE	,	V_885
UPLL_BYPASS_EN_MASK	,	V_1031
udelay	,	F_10
arb_control3	,	V_169
high_to_low	,	V_996
GFX_CLOCK_STATUS	,	V_728
RADEON_RESET_COMPUTE	,	V_498
RASTER_CONFIG_RB_MAP_3	,	V_257
RLC_PG_CNTL	,	V_753
RASTER_CONFIG_RB_MAP_0	,	V_256
SRBM_STATUS2	,	V_471
"si_irq_set: vblank 3\n"	,	L_72
RASTER_CONFIG_RB_MAP_2	,	V_258
vclk_div	,	V_1025
LC_RECONFIG_NOW	,	V_1083
si_irq_disable	,	F_233
RLC_TTPD	,	F_189
PACKET3_CP_DMA	,	V_687
CMON_CLK_SEL	,	F_330
offset	,	V_802
CP_ME_RAM_RADDR	,	V_395
ADDR_SURF_TILE_SPLIT_512B	,	V_222
DCM	,	V_736
PACKET3_DRAW_INDEX_INDIRECT	,	V_655
RLC_SERDES_WR_MASTER_MASK_1	,	V_779
vram_scratch	,	V_531
RLC_SERDES_WR_MASTER_MASK_0	,	V_778
SEM_BUSY	,	V_477
dfixed_const	,	F_24
DMA_PACKET_NOP	,	V_1009
RADEON_CG_SUPPORT_MC_LS	,	V_798
available_bandwidth	,	V_140
PCI_EXP_LNKCTL2	,	V_1086
schedule_work	,	F_246
PCI_EXP_DEVSTA_TRPND	,	V_1085
PLL_POWER_STATE_IN_TXS2_0_MASK	,	V_1113
sc_hiz_tile_fifo_size	,	V_276
RADEON_PACKET_TYPE3	,	V_693
RADEON_PACKET_TYPE2	,	V_692
si_init_ao_cu_mask	,	F_194
RLC_SERDES_WR_CTRL	,	V_780
reset_mask	,	V_441
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_597
PACKET3_INDEX_TYPE	,	V_659
WREG32_PIF_PHY0	,	F_322
WREG32_PIF_PHY1	,	F_326
DMA_RB_WPTR	,	V_1008
max_sh_per_se	,	V_268
RADEON_PACKET_TYPE0	,	V_691
value	,	V_711
si_get_number_of_dram_channels	,	F_22
pixel_period	,	V_161
UVD_UDEC_ADDR_CONFIG	,	V_308
line_fill_time	,	V_149
dce6_dram_bandwidth_for_display	,	F_28
dce6_line_buffer_adjust	,	F_19
si_default_size	,	V_400
command	,	V_635
vblank_queue	,	V_993
KERN_ERR	,	V_92
LATENCY_HIGH_WATERMARK	,	F_46
sclk	,	V_123
fixed20_12	,	T_3
crtc_id	,	V_103
LC_SET_QUIESCE	,	V_1088
PACKET3_CE_WRITE	,	V_632
PACKET3_WRITE_GDS_RAM	,	V_647
PRIORITY_ALWAYS_ON	,	V_184
tahiti_mgcg_cgcg_init	,	V_8
DMA_RB_CNTL	,	V_496
RADEON_CG_BLOCK_SDMA	,	V_820
thermal	,	V_995
SOFT_RESET_DB	,	V_500
SOFT_RESET_DC	,	V_515
RADEON_CG_SUPPORT_SDMA_MGCG	,	V_803
dfixed_div	,	F_25
PB0_PIF_CNTL	,	V_1128
"TC"	,	L_50
gpu_clock_mutex	,	V_1018
DMA_PACKET	,	F_259
si_enable_dma_pg	,	F_184
ring_obj	,	V_1017
CP_MEM_LS_EN	,	V_788
DC_LB_MEMORY_CONFIG	,	F_20
radeon_fence	,	V_343
RREG32_PCIE	,	F_205
dram_channels	,	V_117
r600_vram_scratch_init	,	F_251
disable_plloff_in_l1	,	V_1096
r600_ih_ring_init	,	F_285
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_129
sumo_rlc_fini	,	F_288
PACKET3_SET_CONFIG_REG_END	,	V_686
DMA1_BUSY	,	V_473
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_404
ASIC_IS_AVIVO	,	F_276
RREG32	,	F_5
"CB"	,	L_43
other_mode	,	V_100
CG_CGTT_LOCAL_1	,	V_796
CG_CGTT_LOCAL_0	,	V_795
interrupt_cntl	,	V_879
LC_LINK_WIDTH_SHIFT	,	V_1080
reference_freq	,	V_29
num_tile_pipes	,	V_286
ucode_size	,	V_46
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_561
active_cu_number	,	V_768
PAGE_TABLE_DEPTH	,	F_150
OLAND_SMC_UCODE_SIZE	,	V_86
dram_efficiency	,	V_115
"VM fault (0x%02x, vmid %d) at page %u, %s from %s (%d)\n"	,	L_60
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_66
irq	,	V_918
RLC_GPU_CLOCK_COUNT_MSB	,	V_1021
"IH: D5 vblank\n"	,	L_93
si_enable_cgcg	,	F_196
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_867
SOFT_RESET_IA	,	V_510
EVENT_TYPE	,	F_89
GRBM_SOFT_RESET	,	V_521
SCRATCH_UMSK	,	V_384
DMA0_REGISTER_OFFSET	,	V_305
reg	,	V_342
CHIP_TAHITI	,	V_4
PLL_RAMP_UP_TIME_3_MASK	,	V_1124
num_reg	,	V_339
LC_DYN_LANES_PWR_STATE	,	F_327
MC_VM_MX_L1_TLB_CNTL	,	V_557
ret	,	V_688
PCIE_LC_CNTL	,	V_1106
PLL_POWER_STATE_IN_OFF_1_MASK	,	V_1115
spll	,	V_28
PACKET3_SET_CE_DE_COUNTERS	,	V_625
evergreen	,	V_934
GFX_LS_STATUS	,	V_729
LC_LINK_WIDTH_MASK	,	V_1078
PA_SC_FIFO_SIZE	,	V_315
MC_SEQ_IO_DEBUG_INDEX	,	V_61
SOFT_RESET_IH	,	V_518
si_rlc_reset	,	F_214
CG_DT_MASK	,	V_735
VM_CONTEXT1_CNTL2	,	V_589
si_pcie_gart_fini	,	F_153
pci_write_config_word	,	F_314
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_523
is_atom_bios	,	V_1015
sc_prim_fifo_size_backend	,	V_275
"Wait for MC idle timedout !\n"	,	L_27
mc_latency	,	V_139
hw_mode	,	V_740
"CB_FMASK"	,	L_44
DC_HPD2_INT_CONTROL	,	V_874
tahiti_golden_rlc_registers	,	V_7
atom_asic_init	,	F_266
CP_RB2_BASE	,	V_439
RADEON_RESET_VMC	,	V_481
d5grph_int	,	V_952
gtt_end	,	V_574
DC_HPD6_INT_CONTROL	,	V_878
DMA_TILING_CONFIG	,	V_304
MC_ARB_RAMCFG	,	V_285
DC_HPD4_INT_CONTROL	,	V_876
lb_size	,	V_156
si_rlc_stop	,	F_120
PACKET3_TC_ACTION_ENA	,	V_355
DRM_DEBUG	,	F_12
family	,	V_3
"Loading %s Microcode\n"	,	L_7
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_577
SOFT_RESET_MC	,	V_520
VM_L2_CNTL	,	V_562
num_gpus	,	V_291
si_cp_resume	,	F_108
CLOCK_GATING_DIS	,	V_814
pfp_fw	,	V_88
current_lw	,	V_1068
RLC_BUSY	,	V_465
d2grph_int	,	V_949
latency_tolerant_lines	,	V_157
DMIF_ADDR_CONFIG	,	V_301
RADEON_CG_BLOCK_HDP	,	V_823
si_create_bitmask	,	F_62
"RLC"	,	L_55
si_startup	,	F_248
VGA_MEMORY_DISABLE	,	V_525
ddev	,	V_991
radeon_gart_table_vram_unpin	,	F_152
MC_SEQ_SUP_PGM	,	V_64
DC_HPD3_INTERRUPT	,	V_975
"HAINAN"	,	L_6
PACKET3_COND_WRITE	,	V_684
INTERRUPT_CNTL2	,	V_880
INACTIVE_CUS_MASK	,	V_240
pg_flags	,	V_746
radeon_uvd_fini	,	F_292
ridx	,	V_717
vsc	,	V_138
CG_UPLL_SPREAD_SPECTRUM	,	V_1037
src_width	,	V_134
drm_handle_vblank	,	F_241
CP_RB0_RPTR	,	V_426
CP_PFP_UCODE_DATA	,	V_390
si_init	,	F_274
SPLL_REFCLK_SEL_MASK	,	V_1148
ENABLE_L1_TLB	,	V_558
err	,	V_78
rlc	,	V_744
LC_FORCE_DIS_HW_SPEED_CHANGE	,	V_1091
si_vm_packet3_ce_check	,	F_157
SOFT_RESET_PA	,	V_502
ROQ_IB1_START	,	F_71
"si_smc: Bogus length %zu in firmware \"%s\"\n"	,	L_18
PACKET3_SET_CONTEXT_REG	,	V_406
disable_l0s	,	V_1094
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_32
num_tile_mode_states	,	V_196
TILE_SPLIT	,	F_53
si_cs_data	,	V_1003
"failed initializing CP fences (%d).\n"	,	L_113
ndw	,	V_712
PACKET3_DRAW_INDEX_OFFSET_2	,	V_666
"IH: HPD1\n"	,	L_97
CHANSIZE_OVERRIDE	,	V_546
rmb	,	F_240
BCI_BUSY	,	V_445
msi_enabled	,	V_891
mode	,	V_99
WREG32_PCIE_PORT	,	F_315
pitcairn_golden_rlc_registers	,	V_12
PLL_POWER_STATE_IN_TXS2_1	,	F_324
VGT_INDEX_TYPE	,	V_608
RLC_AUTO_PG_CTRL	,	V_755
PACKET3_NUM_INSTANCES	,	V_663
CG_DT	,	F_177
radeon_fence_driver_start_ring	,	F_254
buffer	,	V_833
PLL_POWER_STATE_IN_TXS2_0	,	F_321
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_530
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_221
vram_is_ddr	,	V_545
LB_D6_VBLANK_INTERRUPT	,	V_970
si_fence_ring_emit	,	F_86
shader_engine_tile_size	,	V_290
radeon_dpm_get_sclk	,	F_42
CP_CE_UCODE_DATA	,	V_392
si_get_rb_disabled	,	F_65
clk_req_support	,	V_1110
CHIP_HAINAN	,	V_23
lb_partitions	,	V_155
SMC_CG_IND_START	,	V_794
"si_irq_set: sw int dma\n"	,	L_67
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_101
"si_irq_set: hpd 2\n"	,	L_76
si_pcie_gen3_enable	,	F_249
SOFT_RESET_SC	,	V_503
PACKET3_SET_CONTEXT_REG_INDIRECT	,	V_675
running	,	V_42
si_program_aspm	,	F_250
SOFT_RESET_DMA1	,	V_514
RLC_MAX_PG_CU	,	V_772
SQC_CACHES	,	V_615
visible_vram_size	,	V_380
mem_row_size_in_kb	,	V_202
pfp_req_size	,	V_71
se_num	,	V_230
"CP"	,	L_51
si_ib_parse	,	F_161
"VGT"	,	L_53
bridge_cfg2	,	V_1065
IA_BUSY_NO_DMA	,	V_454
SOFT_RESET_TA	,	V_508
"UVD fences init error (%d).\n"	,	L_115
CP_PERFMON_CNTL	,	V_317
DMA_RB_ENABLE	,	V_497
smc_fw	,	V_96
SOFT_RESET_TC	,	V_507
sumo_rlc_init	,	F_252
disp_int_cont5	,	V_945
SOFT_RESET_SX	,	V_506
disp_int_cont3	,	V_941
disp_int_cont4	,	V_943
disp_int_cont2	,	V_939
CP_RB1_RPTR_ADDR_HI	,	V_431
SOFT_RESET_GRBM	,	V_512
radeon_uvd_suspend	,	F_272
"unknown"	,	L_59
RLC_LB_INIT_CU_MASK	,	V_844
ADDR_SURF_TILE_SPLIT_256B	,	V_215
si_fini	,	F_291
ring	,	V_346
PACKET3_WAIT_ON_DE_COUNTER	,	V_631
return_efficiency	,	V_122
ih_cntl	,	V_849
dce6_average_bandwidth_vs_dram_bandwidth_for_display	,	F_36
PACKET3	,	F_88
ext	,	V_827
PA_SU_LINE_STIPPLE_VALUE	,	V_613
vmid	,	V_700
RADEON_GPU_PAGE_SIZE	,	V_415
start_reg	,	V_634
worst_chunk_return_time	,	V_141
FB_WRITE_EN	,	V_284
LS2_EXIT_TIME	,	F_328
RLC_CGCG_CGLS_CTRL	,	V_774
DB_BUSY	,	V_449
max_backends_per_se	,	V_269
VM_CONTEXT0_CNTL	,	V_580
radeon_wb_disable	,	F_273
PACKET3_CP_DMA_CMD_SAS	,	V_638
IH_RB_RPTR	,	V_856
mutex_unlock	,	F_301
radeon_pcie_gen2	,	V_1055
BACKEND_DISABLE_MASK	,	V_250
disable_clkreq	,	V_1097
uvd_v1_0_init	,	F_261
bandwidth	,	V_118
RLC_ENABLE	,	V_743
UVD_CGC_CTRL	,	V_733
r600_pcie_gart_init	,	F_286
"si_irq_set: vblank 4\n"	,	L_73
VGT_TF_MEMORY_BASE	,	V_612
PACKET3_DUMP_CONST_RAM	,	V_629
split_equal_to_row_size	,	V_199
mutex_lock	,	F_300
LC_DETECTED_LINK_WIDTH_SHIFT	,	V_1073
verde_io_mc_regs	,	V_54
disable_l1	,	V_1095
TAHITI_GB_ADDR_CONFIG_GOLDEN	,	V_278
radeon_bo_init	,	F_282
priority_b_mark	,	V_165
RADEON_CP_PACKET2	,	V_1005
SOFT_RESET_VMC	,	V_519
mdelay	,	F_111
CP_RB1_WPTR	,	V_428
ZCLK_SEL	,	F_333
CMON_CLK_SEL_MASK	,	V_1138
blackout	,	V_43
radeon_ring	,	V_345
blank_time	,	V_136
CC_GC_SHADER_ARRAY_CONFIG	,	V_239
uvd_v2_2_resume	,	F_255
IH_CNTL	,	V_850
r600_ih_ring_alloc	,	F_223
MC_LS_ENABLE	,	V_799
dce6_get_dmif_bytes_per_request	,	F_30
ADDR_SURF_TILE_SPLIT_128B	,	V_214
WARN	,	F_230
pci_dev	,	V_1046
CAYMAN_WB_DMA1_RPTR_OFFSET	,	V_1010
PLL_RAMP_UP_TIME_1_MASK	,	V_1120
GB_ADDR_CONFIG	,	V_300
UVD_UDEC_DBW_ADDR_CONFIG	,	V_310
PACKET3_DRAW_INDEX_IMMD	,	V_662
WREG32	,	F_8
"IH ring buffer overflow (0x%08X, %d, %d)\n"	,	L_82
VGT_NUM_INDICES	,	V_609
VM_L2_CNTL2	,	V_566
VM_L2_CNTL3	,	V_569
VGT_NUM_INSTANCES	,	V_316
RADEON_CP_PACKET_GET_TYPE	,	F_162
si_wait_for_rlc_serdes	,	F_175
evergreen_is_display_hung	,	F_114
"write"	,	L_61
RADEON_IS_IGP	,	V_1056
LB_D1_VLINE_INTERRUPT	,	V_959
"si_irq_set: hpd 5\n"	,	L_79
MC_VM_AGP_TOP	,	V_537
UPLL_PDIV_A	,	F_308
UPLL_PDIV_B	,	F_309
HDP_FLUSH_INVALIDATE_CACHE	,	V_334
PACKET3_ME_WRITE	,	V_681
__BIG_ENDIAN	,	F_95
FORCE_EOV_MAX_CLK_CNT	,	F_80
PACKET3_INCREMENT_CE_COUNTER	,	V_630
me_fw	,	V_93
GRBM_STATUS	,	V_442
"OLAND"	,	L_5
DC_HPD4_INTERRUPT	,	V_976
dummy_page	,	V_578
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_63
DRM_MODE_FLAG_INTERLACE	,	V_180
uint64_t	,	T_5
end_reg	,	V_642
"IH: HPD5\n"	,	L_101
"GPU not posted. posting now...\n"	,	L_123
RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_591
"si_irq_set: sw int cp1\n"	,	L_65
current_mclk	,	V_176
CLIP_VTX_REORDER_ENA	,	V_337
CP_COHERENCY_BUSY	,	V_459
wm_high	,	V_160
RADEON_CG_BLOCK_MC	,	V_819
wptr	,	V_369
MCC_BUSY	,	V_484
reg_list	,	V_1000
DMIF_ADDR_CALC	,	V_302
si_gpu_init	,	F_67
RADEON_RESET_DISPLAY	,	V_487
PRIORITY_OFF	,	V_167
"si startup failed on resume\n"	,	L_120
radeon_uvd_send_upll_ctlreq	,	F_306
TAHITI_IO_MC_REGS_SIZE	,	V_52
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_868
oland_golden_rlc_registers	,	V_21
flags	,	V_179
LB_D2_VLINE_INTERRUPT	,	V_963
verde_rlc_save_restore_register_list	,	V_1001
"vm manager initialization failed (%d).\n"	,	L_119
enabled	,	V_105
DC_HPD5_INTERRUPT	,	V_977
"Non-PM4 ring %d !\n"	,	L_41
TA_BUSY	,	V_447
"Invalid GFX packet3: 0x%x\n"	,	L_38
DB_RENDER_CONTROL	,	V_757
SI_RLC_UCODE_SIZE	,	V_82
"IH: thermal high to low\n"	,	L_107
mc_cg_registers	,	V_797
NUM_CLIP_SEQ	,	F_84
CE_PARTITION_BASE	,	V_399
VGA_HDP_CONTROL	,	V_524
LC_UPCONFIGURE_SUPPORT	,	V_1081
RADEON_VM_PAGE_SYSTEM	,	V_715
PACKET3_ALLOC_GDS	,	V_646
CB_PERFCOUNTER2_SELECT0	,	V_329
ENABLE_INTR	,	V_853
CB_PERFCOUNTER2_SELECT1	,	V_330
DATA_SEL	,	F_92
"PCIE gen 3 link speeds already enabled\n"	,	L_126
"\n"	,	L_1
EVENT_INDEX	,	F_90
next_rptr	,	V_367
section	,	V_829
DMA_IDLE	,	V_468
disp_int_cont	,	V_937
CP_QUEUE_THRESHOLDS	,	V_311
GRPH_PFLIP_INT_CLEAR	,	V_955
CP_RB1_CNTL	,	V_427
MEMORY_CLIENT_RW_MASK	,	V_707
uvd_v1_0_fini	,	F_271
priority_a_cnt	,	V_166
cu_per_sh	,	V_238
SE_BROADCAST_WRITES	,	V_234
nvm	,	V_694
DISP_INTERRUPT_STATUS	,	V_936
PRIORITY_A_CNT	,	V_189
PA_BUSY	,	V_443
max_tile_pipes	,	V_266
grbm_int_cntl	,	V_908
CP_RB0_BASE	,	V_424
UPLL_SLEEP_MASK	,	V_1032
PACKET3_SET_SH_REG	,	V_676
G_DIV_ID	,	F_179
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_149
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_593
rlc_fw	,	V_95
radeon_bo_fini	,	F_296
radeon_vm_manager_init	,	F_263
si_vm_set_page	,	F_168
dce6_latency_watermark	,	F_35
si_irq_set	,	F_229
r600_vram_scratch_fini	,	F_293
addr	,	V_347
SOFT_RESET_VGT	,	V_509
VGT_HS_OFFCHIP_PARAM	,	V_611
SX_DEBUG_1	,	V_313
PACKET3_CONTEXT_CONTROL	,	V_658
tmp16	,	V_1054
SOFT_RESET_CP	,	V_511
RLC_UCODE_DATA	,	V_848
radeon_scratch_free	,	F_107
si_get_cu_active_bitmap	,	F_193
PACKET3_SH_ICACHE_ACTION_ENA	,	V_357
SOFT_RESET_CB	,	V_499
RADEON_RESET_RLC	,	V_466
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_565
extent	,	V_830
lb_fill_bw	,	V_148
atomic_set	,	F_247
vram_end	,	V_529
RADEON_CG_BLOCK_UVD	,	V_822
radeon_card_posted	,	F_278
RLC_RQ_PENDING	,	V_464
b1	,	V_126
INVALIDATE_ALL_L1_TLBS	,	V_567
b2	,	V_127
ROW_SIZE_MASK	,	V_293
"DB"	,	L_47
vtaps	,	V_153
ih_rb_cntl	,	V_851
radeon_gart_table_vram_free	,	F_154
IH_RB_BASE	,	V_884
RLC_MSD	,	F_190
latency_watermark_b	,	V_163
latency_watermark_a	,	V_162
fence_drv	,	V_348
UVD_CGC_MEM_CTRL	,	V_793
rptr_save_reg	,	V_368
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_582
si_cp_enable	,	F_96
EFFECTIVE_L2_QUEUE_SIZE	,	F_147
PB1_PIF_PWRDOWN_1	,	V_1118
"IH: D3 vblank\n"	,	L_89
PB1_PIF_PWRDOWN_0	,	V_1117
PB1_PIF_PWRDOWN_3	,	V_1126
PB1_PIF_PWRDOWN_2	,	V_1125
PACKET3_SWITCH_BUFFER	,	V_365
PM_METHOD_DPM	,	V_174
SRBM_SOFT_RESET	,	V_522
GRPH_INT_CONTROL	,	V_870
dclk_div	,	V_1026
GFX_PG_ENABLE	,	V_754
PCI_EXP_LNKCAP_CLKPM	,	V_1133
si_pcie_gart_enable	,	F_143
"GPU softreset: 0x%08X\n"	,	L_24
"radeon/%s_mc.bin"	,	L_14
CACHE_INVALIDATION	,	F_82
LC_REVERSE_XMIT	,	V_1150
seq	,	V_360
PACKET3_ATOMIC_GDS	,	V_648
PACKET3_ATOMIC	,	V_649
pci_resource_len	,	F_140
PCIE_LC_CNTL2	,	V_1134
max_rb_num	,	V_248
PCIE_LC_CNTL3	,	V_1102
config	,	V_200
PCIE_LC_CNTL4	,	V_1087
DRM_DEBUG_KMS	,	F_43
si_setup_spi	,	F_64
radeon_vm_manager_fini	,	F_269
MEQ2_START	,	F_74
"Card not posted and no BIOS - ignoring\n"	,	L_122
"TAHITI"	,	L_2
PACKET3_DRAW_INDEX_2	,	V_657
queue_thermal	,	V_986
ADDR_SURF_8_BANK	,	V_226
MAX_PU_CU	,	F_195
CP_RB2_WPTR	,	V_435
radeon_gart_table_vram_pin	,	F_145
radeon_gart_fini	,	F_155
CNTX_EMPTY_INT_ENABLE	,	V_724
CP_CE_HALT	,	V_383
gart	,	V_555
LC_PMI_TO_L1_DIS	,	V_1109
RLC_GPU_CLOCK_COUNT_LSB	,	V_1020
is_const_ib	,	V_364
speed_cntl	,	V_1052
ZCLK_SEL_MASK	,	V_1142
DRM_ERROR	,	F_58
CG_THERMAL_INT	,	V_921
cs_data	,	V_828
crtcs	,	V_195
sh_num	,	V_231
PACKET3_COPY_DW	,	V_685
HDP_ADDR_CONFIG	,	V_303
si_init_cg	,	F_210
ADDR_SURF_16_BANK	,	V_210
PB0_PIF_PWRDOWN_0	,	V_1111
PB0_PIF_PWRDOWN_2	,	V_1121
PB0_PIF_PWRDOWN_1	,	V_1114
PB0_PIF_PWRDOWN_3	,	V_1123
RLC_CGTT_MGCG_OVERRIDE	,	V_789
RLC_PG_AO_CU_MASK	,	V_771
mode1	,	V_192
mode0	,	V_191
radeon_program_register_sequence	,	F_2
si_enable_bif_mgls	,	F_204
CP_COHER_CNTL2	,	V_351
VM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_584
counter	,	V_769
sx_debug_1	,	V_263
CB_PERFCOUNTER0_SELECT1	,	V_326
CB_PERFCOUNTER0_SELECT0	,	V_325
PIPE0_DMIF_BUFFER_CONTROL	,	V_108
SQ_CONFIG	,	V_318
RREG32_PCIE_PORT	,	F_311
RLC_BUSY_STATUS	,	V_726
si_set_uvd_dcm	,	F_176
OLAND_MC_UCODE_SIZE	,	V_56
NOOFBANK_MASK	,	V_295
"bad PACKET3_SET_CONFIG_REG\n"	,	L_37
crtc_hdisplay	,	V_178
TAHITI_RB_BITMAP_WIDTH_PER_SH	,	V_255
RADEON_IS_PCIE	,	V_1057
MC_SEQ_IO_DEBUG_DATA	,	V_62
PCIE_LC_STATUS1	,	V_1071
dce6_check_latency_hiding	,	F_38
max_hw_contexts	,	V_273
LC_XMIT_N_FTS	,	F_316
ib	,	V_362
ASIC_IS_NODCE	,	F_133
id	,	V_376
RADEON_RING_TYPE_GFX_INDEX	,	V_385
ENABLE_L2_CACHE	,	V_563
ih	,	V_855
PACKET3_WAIT_ON_AVAIL_BUFFER	,	V_680
"IH: DMA1 trap\n"	,	L_109
BANK_HEIGHT	,	F_56
PACKET3_EVENT_WRITE_EOP	,	V_358
gb_tile_moden	,	V_198
si_irq_process	,	F_238
CP_ME_HALT	,	V_381
PACKET3_EVENT_WRITE_EOS	,	V_674
hdp_host_path_cntl	,	V_264
SCRATCH_REG0	,	V_341
radeon_ring_test	,	F_112
DC_HPD2_INTERRUPT	,	V_974
max_gs_threads	,	V_272
MC_VM_AGP_BASE	,	V_536
ring_size	,	V_414
ALIGN	,	F_13
VBLANK_INT_MASK	,	V_930
LC_OPERATING_LINK_WIDTH_SHIFT	,	V_1075
u16	,	T_7
verde_golden_rlc_registers	,	V_16
gpu_cfg2	,	V_1066
"si_irq_set: hpd 1\n"	,	L_75
radeon_fence_driver_init	,	F_281
"Unhandled interrupt: %d %d\n"	,	L_86
SOFT_RESET_RLC	,	V_516
reg_offset	,	V_197
PLL_POWER_STATE_IN_TXS2_1_MASK	,	V_1116
crtc6	,	V_901
length_dw	,	V_374
MPLL_BYPASSCLK_SEL	,	V_1145
"MC busy: 0x%08X, clearing.\n"	,	L_23
LC_ALLOW_PDWN_IN_L1	,	V_1135
ADDR_SURF_TILE_SPLIT_2KB	,	V_204
crtc1	,	V_896
crtc2	,	V_897
crtc3	,	V_898
crtc4	,	V_899
crtc5	,	V_900
RADEON_WB_CP1_RPTR_OFFSET	,	V_430
wake_up	,	F_242
CP_RB2_CNTL	,	V_434
"CB_CMASK"	,	L_45
HAINAN_SMC_UCODE_SIZE	,	V_87
io_mc_regs	,	V_44
ARRAY_MODE	,	F_50
grph1	,	V_909
LC_REVERSE_RCVR	,	V_1151
grph2	,	V_910
grph3	,	V_911
pdev	,	V_550
grph4	,	V_912
grph5	,	V_913
grph6	,	V_914
u32	,	V_6
mc	,	V_379
MC_SEQ_MISC0	,	V_836
PACKET3_SET_SH_REG_OFFSET	,	V_677
data_return_bandwidth	,	V_130
RMX_OFF	,	V_182
IH_REQ_NONSNOOP_EN	,	V_883
IH_DUMMY_RD_OVERRIDE	,	V_882
SX_BUSY	,	V_446
RLC_STAT	,	V_730
CGLS_EN	,	V_782
num_heads	,	V_145
pitcairn_io_mc_regs	,	V_53
max_lw	,	V_1067
dc_latency	,	V_143
ADDR_SURF_P8_32x32_8x16	,	V_208
VCLK_SRC_SEL_MASK	,	V_1028
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_869
dfixed_mul	,	F_26
ADDR_SURF_DEPTH_MICRO_TILING	,	V_207
PA_SC_ENHANCE	,	V_614
radeon_fence_driver_fini	,	F_295
DCLK_SRC_SEL	,	F_304
"radeon/%s_rlc.bin"	,	L_12
bpp	,	V_132
si_init_uvd_internal_cg	,	F_181
BACKEND_DISABLE_SHIFT	,	V_252
si_fini_pg	,	F_118
dev_warn	,	F_123
R600_RING_TYPE_DMA_INDEX	,	V_926
FAULT_VMID_SHIFT	,	V_702
MAX_PU_CU_MASK	,	V_773
pt_ring_index	,	V_714
u64	,	T_4
pe	,	V_708
CP_ME_RAM_WADDR	,	V_393
si_enable_mc_mgcg	,	F_202
disp_clk	,	V_125
pm	,	V_172
bridge_pos	,	V_1050
r600_flags	,	V_710
"si_irq_set: hpd 4\n"	,	L_78
GB_TILE_MODE0	,	V_228
CP_MEM_SLP_CNTL	,	V_787
LC_ALLOW_PDWN_IN_L23	,	V_1136
PACKET3_INDEX_BUFFER_SIZE	,	V_643
"si_cp: Failed to load firmware \"%s\"\n"	,	L_19
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_599
"read"	,	L_62
radeon_ring_fini	,	F_106
LATENCY_LOW_WATERMARK	,	F_45
vram_start	,	V_527
PACKET3_COMPUTE	,	F_104
src_data	,	V_982
WREG32_SMC	,	F_200
cayman_vm_page_flags	,	F_169
CG_CLKPIN_CNTL	,	V_34
srbm_soft_reset	,	V_493
MC_CG_ENABLE	,	V_801
"IH: HPD2\n"	,	L_98
radeon_uvd_calc_upll_dividers	,	F_305
vblank_sync	,	V_992
radeon_aspm	,	V_1098
MEMORY_CLIENT_ID_MASK	,	V_698
VGT_TF_RING_SIZE	,	V_610
CB_PERFCOUNTER1_SELECT0	,	V_327
CB_PERFCOUNTER1_SELECT1	,	V_328
"radeon/%s_me.bin"	,	L_10
CP_DEBUG	,	V_411
RLC_MC_CNTL	,	V_845
SOFT_RESET_BCI	,	V_504
ring_index	,	V_984
PACKET3_NOP	,	V_624
PACKET3_INDIRECT_BUFFER	,	V_373
__be32	,	T_1
LC_FORCE_DIS_SW_SPEED_CHANGE	,	V_1092
BIF_FB_EN	,	V_282
cg_flags	,	V_775
RLC_UCODE_ADDR	,	V_847
se	,	V_765
SOFT_RESET_SEM	,	V_517
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_595
sh	,	V_766
si	,	V_201
si_cp_fini	,	F_105
INACTIVE_CUS_SHIFT	,	V_242
VLINE_STATUS	,	V_960
RLC_UCODE_CNTL	,	V_846
atomic_read	,	F_231
radeon_atombios_fini	,	F_297
radeon_uvd_init	,	F_284
LC_OPERATING_LINK_WIDTH_MASK	,	V_1074
LC_L0S_INACTIVITY	,	F_317
uint32_t	,	T_6
radeon_cs_packet	,	V_621
ADDR_SURF_P4_8x16	,	V_229
SECT_CONTEXT	,	V_831
DEEP_SLEEP_CLK_SEL	,	F_332
chip_name	,	V_69
MCD_BUSY	,	V_485
orig	,	V_741
sect	,	V_825
LC_FORCE_EN_SW_SPEED_CHANGE	,	V_1090
PACKET3_SET_CONFIG_REG	,	V_350
WREG32_UVD_CTX	,	F_180
ring_id	,	V_983
NOOFBANK_SHIFT	,	V_296
DMA_CNTL	,	V_860
radeon_ring_lock	,	F_100
bus	,	V_1048
lnkcap	,	V_1131
tahiti_golden_registers	,	V_5
radeon_device	,	V_1
pflip	,	V_929
MEMORY_CLIENT_ID_SHIFT	,	V_699
MC_SHARED_CHMAP	,	V_110
evergreen_mc_stop	,	F_121
si_enable_gui_idle_interrupt	,	F_109
hotplug_work	,	V_997
ARRAY_1D_TILED_THIN1	,	V_216
si_lbpw_supported	,	F_216
pci_set_master	,	F_228
grbm_soft_reset	,	V_492
drm_display_mode	,	V_98
radeon_ring_init	,	F_258
vram_base_offset	,	V_695
LB_D1_VBLANK_INTERRUPT	,	V_956
max_gprs	,	V_271
DC_HPDx_INT_EN	,	V_920
"Invalid Compute packet3: 0x%x\n"	,	L_39
ADDR_SURF_MACRO_ASPECT_2	,	V_213
ADDR_SURF_MACRO_ASPECT_1	,	V_219
ADDR_SURF_MACRO_ASPECT_4	,	V_225
"DB_STEN"	,	L_49
bit_width	,	V_236
vm	,	V_375
ADDR_SURF_TILE_SPLIT_1KB	,	V_203
ADDR_SURF_TILE_SPLIT_64B	,	V_209
CAYMAN_RING_TYPE_CP1_INDEX	,	V_387
radeon_wb_fini	,	F_289
"PITCAIRN"	,	L_3
NUM_BANKS	,	F_54
MC_SHARED_BLACKOUT_CNTL	,	V_60
dce6_program_watermarks	,	F_39
VGT_BUSY	,	V_448
ENABLE_CONTEXT	,	V_581
PACKET3_DRAW_INDIRECT	,	V_654
queue_hotplug	,	V_985
PACKET3_DRAW_INDEX_AUTO	,	V_661
radeon_irq_kms_init	,	F_256
wb	,	V_370
RLC_TTOP_D	,	V_752
si_enable_lbpw	,	F_217
RB_NO_UPDATE	,	V_423
"si_irq_set: vblank 5\n"	,	L_74
SE_INDEX	,	F_61
wm	,	V_114
tile_config	,	V_294
CNTX_BUSY_INT_ENABLE	,	V_723
si_get_ih_wptr	,	F_236
DMA_PG	,	V_745
VGT_GSVS_RING_SIZE	,	V_606
VTX_DONE_DELAY	,	F_75
PACKET3_WAIT_ON_CE_COUNTER	,	V_679
tile_mode_array	,	V_227
PCI_EXP_LNKCAP	,	V_1132
rv515_vga_render_disable	,	F_134
radeon_mc_wait_for_idle	,	F_132
PACKET3_MPEG_INDEX	,	V_669
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_409
CP_RB1_RPTR_ADDR	,	V_429
dma_cntl1	,	V_916
RB_OVERFLOW	,	V_979
"CB_IMMED"	,	L_46
INSTANCE_BROADCAST_WRITES	,	V_232
HDP_MISC_CNTL	,	V_333
dev_info	,	F_116
CTF_TEMP_MASK	,	V_39
dfixed_trunc	,	F_27
"IH: D4 vline\n"	,	L_92
PACKET3_CLEAR_STATE	,	V_405
radeon_wb_init	,	F_253
reg_count	,	V_832
r600_ih_ring_fini	,	F_224
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_573
SPI_BUSY	,	V_452
IH_RB_WPTR_ADDR_HI	,	V_890
MC_WRREQ_CREDIT	,	F_225
actual_temp	,	V_37
PACKET3_SURFACE_SYNC	,	V_353
ring_int	,	V_924
radeon_vram_location	,	F_136
UPLL_FB_DIV_MASK	,	V_1040
PACKET3_WRITE_CONST_RAM	,	V_627
DYN_OR_EN	,	V_737
aper_base	,	V_549
VM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_583
PACKET3_INDEX_BASE	,	V_656
GRBM_RQ_PENDING	,	V_479
TRAP_ENABLE	,	V_861
chansize	,	V_543
MPLL_CLKOUT_SEL_MASK	,	V_1146
SRBM_STATUS	,	V_474
UVD_RBC_RB_RPTR	,	V_1011
radeon_irq_kms_fini	,	F_257
RADEON_PG_SUPPORT_GFX_PG	,	V_751
CTF_TEMP_SHIFT	,	V_40
usec_timeout	,	V_65
radeon_vm	,	V_718
kfree	,	F_298
si_init_dma_pg	,	F_185
si_gfx_is_lockup	,	F_127
"si_irq_set: vblank 1\n"	,	L_70
out	,	V_90
SH_INDEX	,	F_60
si_gpu_check_soft_reset	,	F_113
radeon_update_display_priority	,	F_48
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_495
RESET_ANTI_MUX_MASK	,	V_1034
si_fini_cg	,	F_119
si_vram_gtt_location	,	F_135
SPI_PS_MAX_WAVE_ID	,	V_618
"unknown asic: 0x%x\n"	,	L_21
PA_SC_RASTER_CONFIG	,	V_259
si_init_pg	,	F_213
MCB_NON_DISPLAY_BUSY	,	V_483
"Packet0 not allowed!\n"	,	L_40
evergreen_mc_resume	,	F_124
verde_mgcg_cgcg_init	,	V_17
RLC_SERDES_MASTER_BUSY_0	,	V_720
MC_WR_CLEAN_CNT	,	F_226
RLC_SERDES_MASTER_BUSY_1	,	V_721
DPG_PIPE_ARBITRATION_CONTROL3	,	V_187
HDP_MEM_POWER_LS	,	V_815
"si_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_9
RADEON_RESET_DMA	,	V_469
EINVAL	,	V_49
robj	,	V_556
pitcairn_golden_registers	,	V_11
RADEON_RESET_MC	,	V_486
MEQ1_START	,	F_73
self	,	V_1049
NOOFCHAN_SHIFT	,	V_112
LC_RENEGOTIATE_EN	,	V_1082
VMC_BUSY	,	V_480
si_scratch_init	,	F_85
GRBM_INT_CNTL	,	V_862
SCRATCH_ADDR	,	V_412
data	,	V_63
table_addr	,	V_576
LC_DETECTED_LINK_WIDTH_MASK	,	V_1072
"IH"	,	L_54
PCIE_P_CNTL	,	V_1104
"IH: D1 vline\n"	,	L_85
d4grph_int	,	V_951
si_select_se_sh	,	F_59
TAHITI_SMC_UCODE_SIZE	,	V_83
IH_RB_WPTR_ADDR_LO	,	V_888
RLC_RL_SIZE	,	V_841
PACKET3_SET_BASE	,	V_398
RADEON_VM_PAGE_VALID	,	V_716
"radeon/%s_ce.bin"	,	L_11
pci_resource_start	,	F_139
CP_INT_CNTL_RING2	,	V_859
si_irq_ack	,	F_232
"GPU fault detected: %d 0x%08x\n"	,	L_103
radeon_gart_restore	,	F_146
"IH: HPD6\n"	,	L_102
VM_CONTEXT1_CNTL	,	V_590
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_402
PACKET3_PRED_EXEC	,	V_653
CP_INT_CNTL_RING0	,	V_722
DISP_INTERRUPT_STATUS_CONTINUE	,	V_938
"GRBM_SOFT_RESET=0x%08X\n"	,	L_28
CP_INT_CNTL_RING1	,	V_858
si_get_csb_buffer	,	F_212
PACKET3_DRAW_INDEX_MULTI_AUTO	,	V_664
"Failed to load firmware!\n"	,	L_110
radeon_get_bios	,	F_275
SC_FRONTEND_PRIM_FIFO_SIZE	,	F_76
"CP DMA Bad DST register\n"	,	L_36
UPLL_SPARE_ISPARE9	,	V_1043
ready	,	V_386
radeon_atombios_init	,	F_277
DC_HPD3_INT_CONTROL	,	V_875
TIME_STAMP_INT_ENABLE	,	V_925
CHIP_PITCAIRN	,	V_10
dma_cntl	,	V_915
MC_VMID	,	F_227
MUX_TCLK_TO_XCLK	,	V_32
SLV_MEM_LS_EN	,	V_809
