###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          378   # Number of WRITE/WRITEP commands
num_reads_done                 =      1620020   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1322384   # Number of read row buffer hits
num_read_cmds                  =      1620006   # Number of READ/READP commands
num_writes_done                =          379   # Number of read requests issued
num_write_row_hits             =          285   # Number of write row buffer hits
num_act_cmds                   =       299073   # Number of ACT commands
num_pre_cmds                   =       299060   # Number of PRE commands
num_ondemand_pres              =       285809   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9528107   # Cyles of rank active rank.0
rank_active_cycles.1           =      9331436   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       471893   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       668564   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1491795   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        53644   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        18397   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12833   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12791   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6047   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3625   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2627   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1673   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1262   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15727   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            1   # Write cmd latency (cycles)
write_latency[100-119]         =            1   # Write cmd latency (cycles)
write_latency[120-139]         =            3   # Write cmd latency (cycles)
write_latency[140-159]         =            6   # Write cmd latency (cycles)
write_latency[160-179]         =           10   # Write cmd latency (cycles)
write_latency[180-199]         =           14   # Write cmd latency (cycles)
write_latency[200-]            =          343   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           19   # Read request latency (cycles)
read_latency[20-39]            =       400759   # Read request latency (cycles)
read_latency[40-59]            =       166177   # Read request latency (cycles)
read_latency[60-79]            =       163530   # Read request latency (cycles)
read_latency[80-99]            =       105705   # Read request latency (cycles)
read_latency[100-119]          =        89297   # Read request latency (cycles)
read_latency[120-139]          =        81178   # Read request latency (cycles)
read_latency[140-159]          =        63830   # Read request latency (cycles)
read_latency[160-179]          =        53124   # Read request latency (cycles)
read_latency[180-199]          =        45206   # Read request latency (cycles)
read_latency[200-]             =       451195   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.88698e+06   # Write energy
read_energy                    =  6.53186e+09   # Read energy
act_energy                     =  8.18264e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.26509e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.20911e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94554e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82282e+09   # Active standby energy rank.1
average_read_latency           =      201.529   # Average read request latency (cycles)
average_interarrival           =      6.17121   # Average request interarrival latency (cycles)
total_energy                   =  2.03724e+10   # Total energy (pJ)
average_power                  =      2037.24   # Average power (mW)
average_bandwidth              =      13.8274   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          501   # Number of WRITE/WRITEP commands
num_reads_done                 =      1657547   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1465290   # Number of read row buffer hits
num_read_cmds                  =      1657539   # Number of READ/READP commands
num_writes_done                =          504   # Number of read requests issued
num_write_row_hits             =          402   # Number of write row buffer hits
num_act_cmds                   =       193242   # Number of ACT commands
num_pre_cmds                   =       193226   # Number of PRE commands
num_ondemand_pres              =       177141   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9440393   # Cyles of rank active rank.0
rank_active_cycles.1           =      9414162   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       559607   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       585838   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1526846   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        55797   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        19038   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12978   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12365   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6185   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3809   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2669   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1754   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1282   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15391   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            1   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            2   # Write cmd latency (cycles)
write_latency[160-179]         =            2   # Write cmd latency (cycles)
write_latency[180-199]         =            5   # Write cmd latency (cycles)
write_latency[200-]            =          491   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       498810   # Read request latency (cycles)
read_latency[40-59]            =       195848   # Read request latency (cycles)
read_latency[60-79]            =       151533   # Read request latency (cycles)
read_latency[80-99]            =        99951   # Read request latency (cycles)
read_latency[100-119]          =        80909   # Read request latency (cycles)
read_latency[120-139]          =        72228   # Read request latency (cycles)
read_latency[140-159]          =        56713   # Read request latency (cycles)
read_latency[160-179]          =        47019   # Read request latency (cycles)
read_latency[180-199]          =        39770   # Read request latency (cycles)
read_latency[200-]             =       414754   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.50099e+06   # Write energy
read_energy                    =   6.6832e+09   # Read energy
act_energy                     =   5.2871e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.68611e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.81202e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89081e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87444e+09   # Active standby energy rank.1
average_read_latency           =      205.649   # Average read request latency (cycles)
average_interarrival           =      6.03095   # Average request interarrival latency (cycles)
total_energy                   =  2.02341e+10   # Total energy (pJ)
average_power                  =      2023.41   # Average power (mW)
average_bandwidth              =      14.1487   # Average bandwidth
