WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500063 heartbeat IPC: 3.9999 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 20 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500064 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 20 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500064 (Simulation time: 0 hr 0 min 20 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 10086376 heartbeat IPC: 1.31817 cumulative IPC: 1.31817 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 17631006 heartbeat IPC: 1.32545 cumulative IPC: 1.3218 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 25188150 heartbeat IPC: 1.32326 cumulative IPC: 1.32229 (Simulation time: 0 hr 2 min 3 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 32738712 heartbeat IPC: 1.32441 cumulative IPC: 1.32282 (Simulation time: 0 hr 2 min 37 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40509979 heartbeat IPC: 1.2868 cumulative IPC: 1.31545 (Simulation time: 0 hr 3 min 12 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 38009916 cumulative IPC: 1.31545 (Simulation time: 0 hr 3 min 12 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 38009916 (Simulation time: 0 hr 3 min 12 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/631.deepsjeng_s-928B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.31545 instructions: 50000003 cycles: 38009916
CPU 0 Branch Prediction Accuracy: 89.1569% MPKI: 16.1133 Average ROB Occupancy at Mispredict: 27.9455
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01754
BRANCH_INDIRECT: 0.01102
BRANCH_CONDITIONAL: 15.5915
BRANCH_DIRECT_CALL: 0.01738
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.47578

LLC TOTAL       ACCESS:      37408  HIT:      10255  MISS:      27153
LLC LOAD         ACCESS:      15049  HIT:        809  MISS:      14240
LLC RFO          ACCESS:        772  HIT:        410  MISS:        362
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       8665  HIT:       8658  MISS:          7
LLC TRANSLATION  ACCESS:      12922  HIT:        378  MISS:      12544
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 122.682 cycles
cpu0_DTLB TOTAL       ACCESS:   13059807  HIT:   12995360  MISS:      64447
cpu0_DTLB LOAD         ACCESS:   13059807  HIT:   12995360  MISS:      64447
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 92.0745 cycles
cpu0_ITLB TOTAL       ACCESS:    3544580  HIT:    3544580  MISS:          0
cpu0_ITLB LOAD         ACCESS:    3544580  HIT:    3544580  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   15797875  HIT:   15658049  MISS:     139826
cpu0_L1D LOAD         ACCESS:    9769669  HIT:    9689863  MISS:      79806
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6009727  HIT:    5967206  MISS:      42521
cpu0_L1D TRANSLATION  ACCESS:      18479  HIT:        980  MISS:      17499
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 32.5466 cycles
cpu0_L1I TOTAL       ACCESS:    4203669  HIT:    4142176  MISS:      61493
cpu0_L1I LOAD         ACCESS:    4203669  HIT:    4142176  MISS:      61493
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.47604 cycles
cpu0_L2C TOTAL       ACCESS:     120233  HIT:      91479  MISS:      28754
cpu0_L2C LOAD         ACCESS:      73638  HIT:      58589  MISS:      15049
cpu0_L2C RFO          ACCESS:      13463  HIT:      12691  MISS:        772
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      15674  HIT:      15663  MISS:         11
cpu0_L2C TRANSLATION  ACCESS:      17458  HIT:       4536  MISS:      12922
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 136.788 cycles
cpu0_STLB TOTAL       ACCESS:      13728  HIT:       4588  MISS:       9140
cpu0_STLB LOAD         ACCESS:      13728  HIT:       4588  MISS:       9140
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 636.206 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      11516
  ROW_BUFFER_MISS:      15630
 AVG DBUS CONGESTED CYCLE:    3.97516
 WQ ROW_BUFFER_HIT:         26
  ROW_BUFFER_MISS:       1200  FULL:          0
