[11/06 13:35:25     0s] Checking out Encounter license ...
[11/06 13:35:26     0s] 	edsxl		CHECKED OUT:	"Encounter_Digital_Impl_Sys_XL"
[11/06 13:35:26     0s] Encounter_Digital_Impl_Sys_XL 14.2 license checkout succeeded.
[11/06 13:35:26     0s] You can run 2 CPU jobs with the base license that is currently checked out.
[11/06 13:35:26     0s] If required, use the setMultiCpuUsage command to enable multi-CPU processing.
[11/06 13:35:46     4s] *******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

[11/06 13:35:46     4s] @(#)CDS: Encounter v14.24-s039_1 (64bit) 04/28/2015 11:46 (Linux 2.6.18-194.el5)
[11/06 13:35:46     4s] @(#)CDS: NanoRoute v14.24-s029 NR150421-2040/14_24-UB (database version 2.30, 264.6.1) {superthreading v1.25}
[11/06 13:35:46     4s] @(#)CDS: CeltIC v14.24-s017_1 (64bit) 04/17/2015 04:49:06 (Linux 2.6.18-194.el5)
[11/06 13:35:46     4s] @(#)CDS: AAE 14.24-s007 (64bit) 04/28/2015 (Linux 2.6.18-194.el5)
[11/06 13:35:46     4s] @(#)CDS: CTE 14.24-s019_1 (64bit) Apr 24 2015 04:06:27 (Linux 2.6.18-194.el5)
[11/06 13:35:46     4s] @(#)CDS: CPE v14.24-s029
[11/06 13:35:46     4s] @(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
[11/06 13:35:46     4s] @(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
[11/06 13:35:46     4s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[11/06 13:35:46     4s] @(#)CDS: RCDB 11.5
[11/06 13:35:46     4s] --- Starting "Encounter v14.24-s039_1" on Fri Nov  6 13:35:46 2015 (mem=96.0M) ---
[11/06 13:35:46     4s] --- Running on localhost.localdomain (x86_64 w/Linux 2.6.18-406.el5) ---
[11/06 13:35:46     4s] This version was compiled on Tue Apr 28 11:46:37 PDT 2015.
[11/06 13:35:46     4s] Set DBUPerIGU to 1000.
[11/06 13:35:46     4s] Set net toggle Scale Factor to 1.00
[11/06 13:35:46     4s] Set Shrink Factor to 1.00000
[11/06 13:35:47     5s] Sourcing ./enc.tcl
[11/06 13:35:47     5s] Sourcing tcl/tk file "./enc.tcl" ...
[11/06 13:35:47     5s] <CMD> setCheckMode -tapeOut true
[11/06 13:35:47     5s] <CMD> set defHierChar /
[11/06 13:35:47     5s] <CMD> set init_oa_ref_lib {TECH_H18A6  CORELIB_HV  }
[11/06 13:35:47     5s] <CMD> set init_verilog VERILOG/FreqDiv_synth.v
[11/06 13:35:47     5s] <CMD> set init_top_cell FreqDiv
[11/06 13:35:47     5s] <CMD> set init_pwr_net {vdd!  }
[11/06 13:35:47     5s] <CMD> set init_gnd_net {gnd! subc!  }
[11/06 13:35:47     5s] <CMD> set init_mmmc_file h18_FreqDiv_mmmc.view
[11/06 13:35:47     5s] <CMD> set conf_gen_footprint 1
[11/06 13:35:47     5s] <CMD> set fp_core_to_left 50.000000
[11/06 13:35:47     5s] <CMD> set fp_core_to_right 50.000000
[11/06 13:35:47     5s] <CMD> set fp_core_to_top 50.000000
[11/06 13:35:47     5s] <CMD> set fp_core_to_bottom 50.000000
[11/06 13:35:47     5s] <CMD> set lsgOCPGainMult 1.000000
[11/06 13:35:47     5s] <CMD> set conf_ioOri R0
[11/06 13:35:47     5s] <CMD> set fp_core_util 0.800
[11/06 13:35:47     5s] <CMD> set init_assign_buffer 0
[11/06 13:35:47     5s] <CMD> set conf_in_tran_delay 0.1ps
[11/06 13:35:47     5s] <CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
[11/06 13:35:47     5s] <CMD> set init_layout_view layout
[11/06 13:35:47     5s] <CMD> set init_abstract_view abstract
[11/06 13:35:47     5s] <CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
[11/06 13:35:47     5s] ---# TCL Script amsSetup.tcl loaded
[11/06 13:35:47     5s] <CMD_INTERNAL> print {---# Additional ams TCL Procedures loaded}
[11/06 13:35:47     5s] ---# Additional ams TCL Procedures loaded
[11/06 13:35:47     5s] <CMD> getVersion
[11/06 13:35:47     5s] <CMD> getVersion
[11/06 13:35:47     5s] <CMD_INTERNAL> print {### austriamicrosystems HitKit-Utilities Menu added}
[11/06 13:35:47     5s] ### austriamicrosystems HitKit-Utilities Menu added
[11/06 13:35:47     5s] 
[11/06 13:35:47     5s] **INFO:  MMMC transition support version v31-84 
[11/06 13:35:47     5s] 
[11/06 13:35:47     5s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/06 13:35:47     5s] <CMD> suppressMessage ENCEXT-2799
[11/06 13:35:47     5s] <CMD> win
[11/06 13:36:23     5s] <CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
[11/06 13:36:23     5s] ---# TCL Script amsSetup.tcl loaded
[11/06 13:37:00     6s] <CMD> init_design
[11/06 13:37:00     6s] ---# Setup MMMC
---#
[11/06 13:37:00     6s] ---#   rc_corner        : ams_rc_corner_typ
[11/06 13:37:00     6s] ---#   lib-sets         : libs_min, libs_max, libs_typ
[11/06 13:37:00     6s] ---#   constraint-modes : func test
[11/06 13:37:00     6s] ---#   delay-corners    : corner_min, corner_max, corner_typ
[11/06 13:37:00     6s] ---#   analysis-views   : 
[11/06 13:37:00     6s] ---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
[11/06 13:37:00     6s] ---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
[11/06 13:37:00     6s] ---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
[11/06 13:37:00     6s] ---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
[11/06 13:37:00     6s] ---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
[11/06 13:37:00     6s] ---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
[11/06 13:37:00     6s] ---#
---# use following command to show analysis view definitions
         report_analysis_view 

[11/06 13:37:00     6s] Reading tech data from OA library 'TECH_H18A6' ...
[11/06 13:37:00     6s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[11/06 13:37:00     6s] Set DBUPerIGU to M2 pitch 560.
[11/06 13:37:00     6s] Base constraint group name for reading all the rules is: 'LEFDefaultRouteSpec' and it has been read from the library 'TECH_H18A6'. 
[11/06 13:37:00     6s] Reading OA reference library 'CORELIB_HV' ...
[11/06 13:37:01     6s] **WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
[11/06 13:37:01     6s] **WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
[11/06 13:37:01     6s] **WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
[11/06 13:37:01     6s] **WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
[11/06 13:37:01     6s] **WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
[11/06 13:37:01     6s] **WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
[11/06 13:37:01     6s] **WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
[11/06 13:37:01     6s] **WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
[11/06 13:37:01     6s] **WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.
[11/06 13:37:02     6s] 
[11/06 13:37:02     6s] viaInitial starts at Fri Nov  6 13:37:02 2015
**WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'RX_M1'.
[11/06 13:37:02     6s] **WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'RX_M1_min'.
[11/06 13:37:02     6s] **WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'DRX_M1'.
[11/06 13:37:02     6s] viaInitial ends at Fri Nov  6 13:37:02 2015
*** Begin netlist parsing (mem=387.4M) ***
[11/06 13:37:02     6s] Reading netlist ...
[11/06 13:37:02     6s] Backslashed names will retain backslash and a trailing blank character.
[11/06 13:37:02     6s] Reading verilog netlist 'VERILOG/FreqDiv_synth.v'
[11/06 13:37:02     6s] 
[11/06 13:37:02     6s] *** Memory Usage v#1 (Current mem = 387.410M, initial mem = 95.957M) ***
[11/06 13:37:02     6s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=387.4M) ***
[11/06 13:37:02     6s] Set top cell to FreqDiv.
[11/06 13:37:02     6s] Loading view definition file from h18_FreqDiv_mmmc.view
[11/06 13:37:02     6s] Reading libs_max timing library '/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib' ...
[11/06 13:37:02     6s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
[11/06 13:37:02     6s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
[11/06 13:37:02     6s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
[11/06 13:37:02     6s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
[11/06 13:37:02     6s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
[11/06 13:37:02     6s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
[11/06 13:37:02     6s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
[11/06 13:37:02     6s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
[11/06 13:37:02     6s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
[11/06 13:37:02     6s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
[11/06 13:37:02     6s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X1_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X2_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X3_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X4_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X6_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X8_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X1_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X2_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X3_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X4_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X6_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X8_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X1_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X2_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X3_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X4_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X6_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X8_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI22X1_HV' is not defined in the library.
[11/06 13:37:02     6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI22X2_HV' is not defined in the library.
[11/06 13:37:02     6s] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[11/06 13:37:03     8s] Read 473 cells in library 'h18_CORELIB_HV_WC' 
[11/06 13:37:03     8s] Reading libs_min timing library '/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_BC.lib' ...
[11/06 13:37:05     9s] Read 473 cells in library 'h18_CORELIB_HV_BC' 
[11/06 13:37:05     9s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.15min, fe_real=1.67min, fe_mem=481.0M) ***
[11/06 13:37:05     9s] Starting recursive module instantiation check.
[11/06 13:37:05     9s] No recursion found.
[11/06 13:37:05     9s] Building hierarchical netlist for Cell FreqDiv ...
[11/06 13:37:05     9s] *** Netlist is unique.
[11/06 13:37:05     9s] ** info: there are 953 modules.
[11/06 13:37:05     9s] ** info: there are 49 stdCell insts.
[11/06 13:37:05     9s] 
[11/06 13:37:05     9s] *** Memory Usage v#1 (Current mem = 482.719M, initial mem = 95.957M) ***
[11/06 13:37:05     9s] *info: set bottom ioPad orient R0
[11/06 13:37:05     9s] Adjusting Core to Left to: 50.4000. Core to Bottom to: 50.4000.
[11/06 13:37:05     9s] **WARN: (ENCFP-3961):	The techSite 'amsCornerSiteHV' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[11/06 13:37:05     9s] Type 'man ENCFP-3961' for more detail.
[11/06 13:37:05     9s] **WARN: (ENCFP-3961):	The techSite 'amsCornerSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[11/06 13:37:05     9s] Type 'man ENCFP-3961' for more detail.
[11/06 13:37:05     9s] **WARN: (ENCFP-3961):	The techSite 'amsIoSiteHV' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[11/06 13:37:05     9s] Type 'man ENCFP-3961' for more detail.
[11/06 13:37:05     9s] **WARN: (ENCFP-3961):	The techSite 'amsIoSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[11/06 13:37:05     9s] Type 'man ENCFP-3961' for more detail.
[11/06 13:37:05     9s] **WARN: (ENCFP-3961):	The techSite 'ams018twSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[11/06 13:37:05     9s] Type 'man ENCFP-3961' for more detail.
[11/06 13:37:05     9s] **WARN: (ENCFP-3961):	The techSite 'ams018SiteSHVT' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[11/06 13:37:05     9s] Type 'man ENCFP-3961' for more detail.
[11/06 13:37:05     9s] **WARN: (ENCFP-3961):	The techSite 'ams018Site' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[11/06 13:37:05     9s] Type 'man ENCFP-3961' for more detail.
[11/06 13:37:05     9s] Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
[11/06 13:37:05     9s] Set Default Net Delay as 1000 ps.
[11/06 13:37:05     9s] Set Default Net Load as 0.5 pF. 
[11/06 13:37:05     9s] Set Input Pin Transition Delay as 0.1 ps.
[11/06 13:37:05     9s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/06 13:37:05     9s] **WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
[11/06 13:37:05     9s] Type 'man ENCEXT-6202' for more detail.
[11/06 13:37:05     9s] Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
[11/06 13:37:05     9s] Cap table was created using Encounter 09.13-s229_1.
[11/06 13:37:05     9s] Process name: cmhv7sf_6AM_nm.
[11/06 13:37:05     9s] Importing multi-corner RC tables ... 
[11/06 13:37:05     9s] Summary of Active RC-Corners : 
[11/06 13:37:05     9s]  
[11/06 13:37:05     9s]  Analysis View: func_max
[11/06 13:37:05     9s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 13:37:05     9s]     RC-Corner Index       : 0
[11/06 13:37:05     9s]     RC-Corner Temperature : 25 Celsius
[11/06 13:37:05     9s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 13:37:05     9s]     RC-Corner PreRoute Res Factor         : 1
[11/06 13:37:05     9s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 13:37:05     9s]     RC-Corner PostRoute Res Factor        : 1
[11/06 13:37:05     9s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 13:37:05     9s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 13:37:05     9s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 13:37:05     9s]  
[11/06 13:37:05     9s]  Analysis View: test_max
[11/06 13:37:05     9s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 13:37:05     9s]     RC-Corner Index       : 0
[11/06 13:37:05     9s]     RC-Corner Temperature : 25 Celsius
[11/06 13:37:05     9s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 13:37:05     9s]     RC-Corner PreRoute Res Factor         : 1
[11/06 13:37:05     9s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 13:37:05     9s]     RC-Corner PostRoute Res Factor        : 1
[11/06 13:37:05     9s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 13:37:05     9s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 13:37:05     9s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 13:37:05     9s]  
[11/06 13:37:05     9s]  Analysis View: func_min
[11/06 13:37:05     9s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 13:37:05     9s]     RC-Corner Index       : 0
[11/06 13:37:05     9s]     RC-Corner Temperature : 25 Celsius
[11/06 13:37:05     9s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 13:37:05     9s]     RC-Corner PreRoute Res Factor         : 1
[11/06 13:37:05     9s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 13:37:05     9s]     RC-Corner PostRoute Res Factor        : 1
[11/06 13:37:05     9s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 13:37:05     9s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 13:37:05     9s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 13:37:05     9s]  
[11/06 13:37:05     9s]  Analysis View: test_min
[11/06 13:37:05     9s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 13:37:05     9s]     RC-Corner Index       : 0
[11/06 13:37:05     9s]     RC-Corner Temperature : 25 Celsius
[11/06 13:37:05     9s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 13:37:05     9s]     RC-Corner PreRoute Res Factor         : 1
[11/06 13:37:05     9s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 13:37:05     9s]     RC-Corner PostRoute Res Factor        : 1
[11/06 13:37:05     9s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 13:37:05     9s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 13:37:05     9s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 13:37:05     9s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 13:37:05     9s] *Info: initialize multi-corner CTS.
[11/06 13:37:05     9s] CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_test.sdc' ...
[11/06 13:37:05     9s] Current (total cpu=0:00:09.5, real=0:01:40, peak res=443.3M, current mem=585.1M)
[11/06 13:37:05     9s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).
[11/06 13:37:05     9s] 
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 13:37:05     9s] **WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
[11/06 13:37:05     9s] To avoid this warning, increase the display limit per unique message by
[11/06 13:37:05     9s] using the set_message -limit <number> command.
[11/06 13:37:05     9s] The message limit can be removed by using the set_message -no_limit command.
[11/06 13:37:05     9s] Note that setting a very large number using the set_message -limit command
[11/06 13:37:05     9s] or removing the message limit using the set_message -no_limit command can
[11/06 13:37:05     9s] significantly increase the log file size.
[11/06 13:37:05     9s] To suppress a message, use the set_message -suppress command.
[11/06 13:37:05     9s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 13:37:05     9s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units
[11/06 13:37:05     9s] 
[11/06 13:37:05     9s] 
[11/06 13:37:05     9s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=457.8M, current mem=599.6M)
[11/06 13:37:05     9s] Current (total cpu=0:00:09.5, real=0:01:40, peak res=457.8M, current mem=599.6M)
[11/06 13:37:05     9s] CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_func.sdc' ...
[11/06 13:37:05     9s] Current (total cpu=0:00:09.5, real=0:01:40, peak res=457.8M, current mem=599.6M)
[11/06 13:37:05     9s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).
[11/06 13:37:05     9s] 
[11/06 13:37:05     9s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 13:37:05     9s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units
[11/06 13:37:05     9s] 
[11/06 13:37:05     9s] 
[11/06 13:37:05     9s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=458.2M, current mem=601.0M)
[11/06 13:37:05     9s] Current (total cpu=0:00:09.6, real=0:01:40, peak res=458.2M, current mem=601.0M)
[11/06 13:37:05     9s] Total number of combinational cells: 373
[11/06 13:37:05     9s] Total number of sequential cells: 85
[11/06 13:37:05     9s] Total number of tristate cells: 14
[11/06 13:37:05     9s] Total number of level shifter cells: 0
[11/06 13:37:05     9s] Total number of power gating cells: 0
[11/06 13:37:05     9s] Total number of isolation cells: 0
[11/06 13:37:05     9s] Total number of power switch cells: 0
[11/06 13:37:05     9s] Total number of pulse generator cells: 0
[11/06 13:37:05     9s] Total number of always on buffers: 0
[11/06 13:37:05     9s] Total number of retention cells: 0
[11/06 13:37:05     9s] List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
[11/06 13:37:05     9s] Total number of usable buffers: 19
[11/06 13:37:05     9s] List of unusable buffers:
[11/06 13:37:05     9s] Total number of unusable buffers: 0
[11/06 13:37:05     9s] List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
[11/06 13:37:05     9s] Total number of usable inverters: 22
[11/06 13:37:05     9s] List of unusable inverters:
[11/06 13:37:05     9s] Total number of unusable inverters: 0
[11/06 13:37:05     9s] List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
[11/06 13:37:05     9s] Total number of identified usable delay cells: 4
[11/06 13:37:05     9s] List of identified unusable delay cells:
[11/06 13:37:05     9s] Total number of identified unusable delay cells: 0
[11/06 13:37:05     9s] 
[11/06 13:37:05     9s] *** Summary of all messages that are not suppressed in this session:
[11/06 13:37:05     9s] Severity  ID               Count  Summary                                  
[11/06 13:37:05     9s] WARNING   ENCFP-3961           7  The techSite '%s' has no related cells i...
[11/06 13:37:05     9s] WARNING   ENCEXT-6202          1  In addition to the technology file, capa...
[11/06 13:37:05     9s] WARNING   ENCPP-547            3  Cut '%s' does not fit in viaRule '%s'.   
[11/06 13:37:05     9s] WARNING   ENCOAX-738           1  Non-Default Rule '%s' has already been d...
[11/06 13:37:05     9s] WARNING   ENCOAX-741           8  Site '%s' has already been defined in %s...
[11/06 13:37:05     9s] WARNING   ENCCTE-290          48  Could not locate cell %s in any library ...
[11/06 13:37:05     9s] *** Message Summary: 68 warning(s), 0 error(s)
[11/06 13:37:05     9s] 
[11/06 13:37:05     9s] <CMD> setCTSMode -bottomPreferredLayer 1
[11/06 13:37:05     9s] <CMD> setMaxRouteLayer 5
[11/06 13:37:05     9s] <CMD> checkDesign -all -outDir checkDesignDbSetup
[11/06 13:37:05     9s] Creating directory checkDesignDbSetup.
[11/06 13:37:05    10s] Core basic site is ams018hvSite
[11/06 13:37:05    10s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 13:37:05    10s] Detected Followpin layer is 0, but was earlier assumed to be 1
[11/06 13:37:05    10s] Begin checking placement ... (start mem=605.0M, init mem=605.0M)
[11/06 13:37:05    10s] *info: Placed = 0             
[11/06 13:37:05    10s] *info: Unplaced = 49          
[11/06 13:37:05    10s] Placement Density:80.75%(1764/2185)
[11/06 13:37:05    10s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=605.0M)
[11/06 13:37:05    10s] ############################################################################
[11/06 13:37:05    10s] # Encounter Netlist Design Rule Check
[11/06 13:37:05    10s] # Fri Nov  6 13:37:05 2015

[11/06 13:37:05    10s] ############################################################################
[11/06 13:37:05    10s] Design: FreqDiv
[11/06 13:37:05    10s] 
[11/06 13:37:05    10s] ------ Design Summary:
[11/06 13:37:05    10s] Total Standard Cell Number   (cells) : 49
[11/06 13:37:05    10s] Total Block Cell Number      (cells) : 0
[11/06 13:37:05    10s] Total I/O Pad Cell Number    (cells) : 0
[11/06 13:37:05    10s] Total Standard Cell Area     ( um^2) : 1764.00
[11/06 13:37:05    10s] Total Block Cell Area        ( um^2) : 0.00
[11/06 13:37:05    10s] Total I/O Pad Cell Area      ( um^2) : 0.00
[11/06 13:37:05    10s] 
[11/06 13:37:05    10s] ------ Design Statistics:
[11/06 13:37:05    10s] 
[11/06 13:37:05    10s] Number of Instances            : 49
[11/06 13:37:05    10s] Number of Nets                 : 87
[11/06 13:37:05    10s] Average number of Pins per Net : 2.47
[11/06 13:37:05    10s] Maximum number of Pins in Net  : 17
[11/06 13:37:05    10s] 
[11/06 13:37:05    10s] ------ I/O Port summary
[11/06 13:37:05    10s] 
[11/06 13:37:05    10s] Number of Primary I/O Ports    : 8
[11/06 13:37:05    10s] Number of Input Ports          : 6
[11/06 13:37:05    10s] Number of Output Ports         : 2
[11/06 13:37:05    10s] Number of Bidirectional Ports  : 0
[11/06 13:37:05    10s] Number of Power/Ground Ports   : 0
[11/06 13:37:05    10s] Number of Floating Ports                     *: 0
[11/06 13:37:05    10s] Number of Ports Connected to Multiple Pads   *: 0
[11/06 13:37:05    10s] Number of Ports Connected to Core Instances   : 8
[11/06 13:37:05    10s] 
[11/06 13:37:05    10s] ------ Design Rule Checking:
[11/06 13:37:05    10s] 
[11/06 13:37:05    10s] Number of Output Pins connect to Power/Ground *: 0
[11/06 13:37:05    10s] Number of Insts with Input Pins tied together ?: 0
[11/06 13:37:05    10s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[11/06 13:37:05    10s] Number of Input/InOut Floating Pins            : 0
[11/06 13:37:05    10s] Number of Output Floating Pins                 : 0
[11/06 13:37:05    10s] Number of Output Term Marked TieHi/Lo         *: 0
[11/06 13:37:05    10s] 
[11/06 13:37:05    10s] Number of nets with tri-state drivers          : 0
[11/06 13:37:05    10s] Number of nets with parallel drivers           : 0
[11/06 13:37:05    10s] Number of nets with multiple drivers           : 0
[11/06 13:37:05    10s] Number of nets with no driver (No FanIn)       : 0
[11/06 13:37:05    10s] Number of Output Floating nets (No FanOut)     : 15
[11/06 13:37:05    10s] Number of High Fanout nets (>50)               : 0
[11/06 13:37:05    10s] Checking routing tracks.....
[11/06 13:37:05    10s] Checking other grids.....
[11/06 13:37:05    10s] Checking routing blockage.....
[11/06 13:37:05    10s] Checking components.....
[11/06 13:37:05    10s] Checking IO Pins.....
[11/06 13:37:05    10s] Unplaced Io Pins = 8 
[11/06 13:37:05    10s] Checking constraints (guide/region/fence).....
[11/06 13:37:05    10s] Checking groups.....
[11/06 13:37:05    10s] 
[11/06 13:37:05    10s] Checking Ptn Pins .....
[11/06 13:37:05    10s] Checking Ptn Core Box.....
[11/06 13:37:05    10s] 
[11/06 13:37:05    10s] Checking Preroutes.....
[11/06 13:37:05    10s] No. of regular pre-routes not on tracks : 0 
[11/06 13:37:05    10s]  Design check done.
[11/06 13:37:05    10s] Report saved in file checkDesignDbSetup/FreqDiv.main.htm.ascii.
[11/06 13:37:05    10s] *** Message Summary: 0 warning(s), 0 error(s)
[11/06 13:37:05    10s] 
[11/06 13:37:05    10s] <CMD> check_timing -verbose  > $filename2
[11/06 13:37:05    10s] #################################################################################
[11/06 13:37:05    10s] # Design Stage: PreRoute
[11/06 13:37:05    10s] # Design Mode: 90nm
[11/06 13:37:05    10s] # Analysis Mode: MMMC non-OCV
[11/06 13:37:05    10s] # Extraction Mode: default
[11/06 13:37:05    10s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[11/06 13:37:05    10s] # Switching Delay Calculation Engine to AAE
[11/06 13:37:05    10s] #################################################################################
[11/06 13:37:05    10s] Calculate delays in BcWc mode...
[11/06 13:37:05    10s] Calculate delays in BcWc mode...
[11/06 13:37:05    10s] Topological Sorting (CPU = 0:00:00.0, MEM = 626.4M, InitMEM = 625.4M)
[11/06 13:37:06    10s] **WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[11/06 13:37:06    10s] Type 'man ENCTS-403' for more detail.
[11/06 13:37:06    10s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 13:37:06    10s] AAE_THRD: End delay calculation. (MEM=756.984 CPU=0:00:00.0 REAL=0:00:00.0)
[11/06 13:37:06    10s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 757.0M) ***
[11/06 13:37:06    10s] <CMD_INTERNAL> print {#### }
[11/06 13:37:06    10s] #### 
[11/06 13:37:06    10s] <CMD_INTERNAL> print {---# CheckDesign Result: checkDesignDbSetup/FreqDiv.main.htm}
[11/06 13:37:06    10s] ---# CheckDesign Result: checkDesignDbSetup/FreqDiv.main.htm
[11/06 13:37:06    10s] <CMD_INTERNAL> print {---# CheckTiming Result: checkDesignDbSetup/FreqDiv.checkTiming}
[11/06 13:37:06    10s] ---# CheckTiming Result: checkDesignDbSetup/FreqDiv.checkTiming
[11/06 13:37:06    10s] <CMD_INTERNAL> print {#### }
[11/06 13:37:06    10s] #### 
[11/06 13:38:33    10s] <CMD> setPreference ConstraintUserXGrid 0.01
[11/06 13:38:33    10s] <CMD> setPreference ConstraintUserXOffset 0.01
[11/06 13:38:33    10s] <CMD> setPreference ConstraintUserYGrid 0.01
[11/06 13:38:33    10s] <CMD> setPreference ConstraintUserYOffset 0.01
[11/06 13:38:33    10s] <CMD> setPreference SnapAllCorners 1
[11/06 13:38:33    10s] <CMD> setPreference BlockSnapRule 2
[11/06 13:38:33    10s] <CMD> snapFPlanIO -usergrid
[11/06 13:38:45    10s] <CMD> clearGlobalNets
[11/06 13:38:45    10s] <CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
[11/06 13:38:45    10s] <CMD_INTERNAL> print {---# GlobalConnect all vdd! pins to net vdd!}
[11/06 13:38:45    10s] ---# GlobalConnect all vdd! pins to net vdd!
[11/06 13:38:45    10s] <CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
[11/06 13:38:45    10s] <CMD_INTERNAL> print {---# GlobalConnect all gnd! pins to net gnd!}
[11/06 13:38:45    10s] ---# GlobalConnect all gnd! pins to net gnd!
[11/06 13:40:02    11s] **WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/06 13:43:08    12s] <CMD> setCTSMode -traceDPinAsLeaf false -traceIoPinAsLeaf false -routeClkNet true -routeGuide true -routeTopPreferredLayer MT -routeBottomPreferredLayer M1 -routeNonDefaultRule {} -routeLeafTopPreferredLayer MT -routeLeafBottomPreferredLayer M1 -routeLeafNonDefaultRule {} -useLefACLimit false -routePreferredExtraSpace 1 -routeLeafPreferredExtraSpace 1 -opt true -optAddBuffer false -moveGate true -useHVRC true -fixLeafInst true -fixNonLeafInst true -verbose false -reportHTML false -addClockRootProp false -nameSingleDelim false -honorFence false -useLibMaxFanout false -useLibMaxCap false
[11/06 13:43:08    12s] <CMD> setEndCapMode -reset
[11/06 13:43:08    12s] <CMD> setEndCapMode -boundary_tap false
[11/06 13:43:08    12s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
[11/06 13:43:08    12s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/06 13:43:08    12s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/06 13:43:10    13s] <CMD> setEndCapMode -reset
[11/06 13:43:10    13s] <CMD> setEndCapMode -boundary_tap false
[11/06 13:43:10    13s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/06 13:43:10    13s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/06 13:43:37    13s] **WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/06 13:44:12    14s] <CMD> saveDesign FreqDiv_loaded.enc
[11/06 13:44:12    14s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[11/06 13:44:12    14s] ----- oaOut ---------------------------
[11/06 13:44:12    14s] Saving OA database: Lib: FEOADesignlib, Cell: FreqDiv, View: FreqDiv_loaded
[11/06 13:44:12    14s] If the OA library being created is to be used for interoperability with Virtuoso version 6.1.5, SiP Layout 16.5, or other applications that have not been updated to support compressed databases,  set 'setOaxMode -compressLevel 0' before creating this library. Otherwise, using the library in those tools will require oazip to be run on the created library.
[11/06 13:44:12    14s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[11/06 13:44:12    14s] Special routes: 0 strips and 0 vias are crated in OA database.
[11/06 13:44:12    14s] Created 49 insts; 98 instTerms; 87 nets; 0 routes.
[11/06 13:44:12    14s] TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 13:44:12    14s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 13:44:12    14s] TIMER: oaOut total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 13:44:12    14s] Saving AAE Data ...
[11/06 13:44:12    14s] Saving configuration ...
[11/06 13:44:12    14s] Saving preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_loaded/enc.pref.tcl ...
[11/06 13:44:12    14s] Saving sdp information ...
[11/06 13:44:12    14s] Saving thumbnail file...
[11/06 13:44:12    14s] *** Message Summary: 0 warning(s), 0 error(s)
[11/06 13:44:12    14s] 
[11/06 13:44:23    14s] <CMD> setDrawView fplan
[11/06 13:44:24    14s] <CMD> setDrawView ameba
[11/06 13:44:25    14s] <CMD> setDrawView place
[11/06 13:44:26    14s] <CMD> fit
[11/06 13:45:35    15s] <CMD> getIoFlowFlag
[11/06 13:48:02    16s] <CMD> setIoFlowFlag 0
[11/06 13:48:02    16s] <CMD> floorPlan -site ams018hvSite -r 0.932949403538 0.6 25 25 25 25
[11/06 13:48:02    16s] Adjusting Core to Left to: 25.2000. Core to Bottom to: 25.2000.
[11/06 13:48:02    16s] Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
[11/06 13:48:02    16s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/06 13:48:02    16s] <CMD> uiSetTool select
[11/06 13:48:02    16s] <CMD> getIoFlowFlag
[11/06 13:48:02    16s] <CMD> fit
[11/06 13:48:21    16s] <CMD> setIoFlowFlag 0
[11/06 13:48:21    16s] <CMD> floorPlan -site ams018hvSite -r 0.863901268426 0.5 25.2 25.2 25.0 25.0
[11/06 13:48:21    16s] Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
[11/06 13:48:21    16s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/06 13:48:21    16s] <CMD> uiSetTool select
[11/06 13:48:21    16s] <CMD> getIoFlowFlag
[11/06 13:48:21    16s] <CMD> fit
[11/06 13:48:49    16s] <CMD> setIoFlowFlag 0
[11/06 13:48:49    16s] <CMD> floorPlan -site ams018hvSite -r 0.72 0.6 25.2 25.2 25.0 25.0
[11/06 13:48:49    16s] Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
[11/06 13:48:49    16s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/06 13:48:49    16s] <CMD> uiSetTool select
[11/06 13:48:49    16s] <CMD> getIoFlowFlag
[11/06 13:48:49    16s] <CMD> fit
[11/06 13:49:05    16s] <CMD> setIoFlowFlag 0
[11/06 13:49:05    16s] <CMD> floorPlan -site ams018hvSite -r 0.699784017279 0.599952 25.2 25.2 25.0 25.0
[11/06 13:49:05    16s] Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
[11/06 13:49:05    16s] <CMD> uiSetTool select
[11/06 13:49:05    16s] <CMD> getIoFlowFlag
[11/06 13:49:05    16s] <CMD> fit
[11/06 13:53:36    17s] <CMD> setIoFlowFlag 0
[11/06 13:53:36    17s] <CMD> floorPlan -site ams018hvSite -r 0.699784017279 0.5 25.2 25.2 25.0 25.0
[11/06 13:53:36    17s] Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
[11/06 13:53:36    17s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/06 13:53:36    17s] <CMD> uiSetTool select
[11/06 13:53:36    17s] <CMD> getIoFlowFlag
[11/06 13:53:36    17s] <CMD> fit
[11/06 13:55:03    17s] <CMD> setIoFlowFlag 0
[11/06 13:55:03    17s] <CMD> floorPlan -site ams018hvSite -r 0.583183337619 0.499986 25.2 25.2 25.0 25.0
[11/06 13:55:03    17s] Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
[11/06 13:55:03    17s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/06 13:55:03    17s] <CMD> uiSetTool select
[11/06 13:55:03    17s] <CMD> getIoFlowFlag
[11/06 13:55:03    17s] <CMD> fit
[11/06 13:55:03    17s] <CMD> setIoFlowFlag 0
[11/06 13:55:03    17s] <CMD> floorPlan -site ams018hvSite -r 0.460747343161 0.499943 25.2 25.2 25.0 25.0
[11/06 13:55:03    17s] Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
[11/06 13:55:03    17s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/06 13:55:03    18s] <CMD> uiSetTool select
[11/06 13:55:03    18s] <CMD> getIoFlowFlag
[11/06 13:55:03    18s] <CMD> fit
[11/06 13:55:08    18s] <CMD> setIoFlowFlag 0
[11/06 13:55:08    18s] <CMD> floorPlan -site ams018hvSite -r 0.352729454109 0.4999 25.2 25.2 25.0 25.0
[11/06 13:55:08    18s] Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
[11/06 13:55:08    18s] <CMD> uiSetTool select
[11/06 13:55:08    18s] <CMD> getIoFlowFlag
[11/06 13:55:08    18s] <CMD> fit
[11/06 13:55:10    18s] <CMD> setIoFlowFlag 0
[11/06 13:55:10    18s] <CMD> floorPlan -site ams018hvSite -r 0.352729454109 0.4999 25.2 25.2 25.0 25.0
[11/06 13:55:10    18s] Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
[11/06 13:55:10    18s] <CMD> uiSetTool select
[11/06 13:55:10    18s] <CMD> getIoFlowFlag
[11/06 13:55:10    18s] <CMD> fit
[11/06 13:55:12    18s] <CMD> setIoFlowFlag 0
[11/06 13:55:12    18s] <CMD> floorPlan -site ams018hvSite -r 0.352729454109 0.4999 25.2 25.2 25.0 25.0
[11/06 13:55:12    18s] Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
[11/06 13:55:12    18s] <CMD> uiSetTool select
[11/06 13:55:12    18s] <CMD> getIoFlowFlag
[11/06 13:55:12    18s] <CMD> fit
[11/06 13:55:18    18s] <CMD> zoomBox 1.669 -5.288 -6.615 7.474
[11/06 13:55:20    18s] <CMD> fit
[11/06 13:55:42    19s] <CMD> encMessage warning 0
[11/06 13:55:42    19s] Suppress "**WARN ..." messages.
[11/06 13:55:42    19s] <CMD> encMessage debug 0
[11/06 13:55:42    19s] <CMD> encMessage info 0
[11/06 13:55:42    19s] **WARN: (ENCSYC-6163):	Command 'freeDesign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
[11/06 13:55:42    19s] Free PSO.
[11/06 13:55:43    19s] 
[11/06 13:55:43    19s] 
[11/06 13:55:43    19s] Info (SM2C): Status of key globals:
[11/06 13:55:43    19s] 	 MMMC-by-default flow     : 1
[11/06 13:55:43    19s] 	 Default MMMC objs envvar : 0
[11/06 13:55:43    19s] 	 Data portability         : 0
[11/06 13:55:43    19s] 	 MMMC PV Emulation        : 0
[11/06 13:55:43    19s] 	 MMMC debug               : 0
[11/06 13:55:43    19s] 	 Init_Design flow         : 1
[11/06 13:55:43    19s] 
[11/06 13:55:43    19s] 
[11/06 13:55:43    19s] 	 CTE SM2C global          : false
[11/06 13:55:43    19s] 	 Reporting view filter    : false
[11/06 13:55:43    19s] Loading global variable file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_loaded/FreqDiv.globals ...
[11/06 13:55:43    19s] **WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
[11/06 13:55:43    19s] **WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
[11/06 13:55:43    19s] **WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
[11/06 13:55:43    19s] **WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
[11/06 13:55:43    19s] **WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
[11/06 13:55:43    19s] **WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
[11/06 13:55:43    19s] **WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
[11/06 13:55:43    19s] **WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
[11/06 13:55:43    19s] **WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.
[11/06 13:55:43    20s] **WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'RX_M1'.
[11/06 13:55:43    20s] **WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'RX_M1_min'.
[11/06 13:55:43    20s] **WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'DRX_M1'.
[11/06 13:55:43    20s] Loading view definition file from /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_loaded/viewDefinition.tcl
[11/06 13:55:43    20s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
[11/06 13:55:43    20s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
[11/06 13:55:43    20s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
[11/06 13:55:43    20s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
[11/06 13:55:43    20s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
[11/06 13:55:43    20s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
[11/06 13:55:43    20s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
[11/06 13:55:43    20s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
[11/06 13:55:43    20s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
[11/06 13:55:43    20s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
[11/06 13:55:43    20s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
[11/06 13:55:46    22s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.38min, fe_real=20.35min, fe_mem=535.6M) ***
[11/06 13:55:46    22s] Loading preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_loaded/enc.pref.tcl ...
[11/06 13:55:46    23s] Loading mode file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_loaded/FreqDiv.mode ...
[11/06 13:55:46    23s] **WARN: analysis view func_min not found, use default_view_setup
[11/06 13:55:46    23s] **WARN: analysis view test_min not found, use default_view_setup
[11/06 13:55:46    23s] **WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
[11/06 13:55:46    23s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).
[11/06 13:55:46    23s] 
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 13:55:46    23s] **WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
[11/06 13:55:46    23s] To avoid this warning, increase the display limit per unique message by
[11/06 13:55:46    23s] using the set_message -limit <number> command.
[11/06 13:55:46    23s] The message limit can be removed by using the set_message -no_limit command.
[11/06 13:55:46    23s] Note that setting a very large number using the set_message -limit command
[11/06 13:55:46    23s] or removing the message limit using the set_message -no_limit command can
[11/06 13:55:46    23s] significantly increase the log file size.
[11/06 13:55:46    23s] To suppress a message, use the set_message -suppress command.
[11/06 13:55:46    23s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).
[11/06 13:55:46    23s] 
[11/06 13:55:46    23s] **WARN: (ENCOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Encounter. This property is not translated and it will be lost in round trip unless updateMode is enabled.
[11/06 13:56:16    23s] <CMD> getIoFlowFlag
[11/06 13:56:45    24s] <CMD> setIoFlowFlag 0
[11/06 13:56:45    24s] <CMD> floorPlan -site ams018hvSite -r 0.932949403538 0.5 25 25 25 25
[11/06 13:56:45    24s] Adjusting Core to Left to: 25.2000. Core to Bottom to: 25.2000.
[11/06 13:56:45    24s] Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
[11/06 13:56:45    24s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/06 13:56:45    24s] <CMD> uiSetTool select
[11/06 13:56:45    24s] <CMD> getIoFlowFlag
[11/06 13:56:45    24s] <CMD> fit
[11/06 13:58:58    25s] <CMD> set sprCreateIeRingNets {}
[11/06 13:58:58    25s] <CMD> set sprCreateIeRingLayers {}
[11/06 13:58:58    25s] <CMD> set sprCreateIeRingWidth 1.0
[11/06 13:58:58    25s] <CMD> set sprCreateIeRingSpacing 1.0
[11/06 13:58:58    25s] <CMD> set sprCreateIeRingOffset 1.0
[11/06 13:58:58    25s] <CMD> set sprCreateIeRingThreshold 1.0
[11/06 13:58:58    25s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/06 14:00:36    26s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 3 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 12
[11/06 14:00:36    26s] 
[11/06 14:00:36    26s] The power planner created 8 wires.
[11/06 14:00:36    26s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 647.6M) ***
[11/06 14:00:45    27s] <CMD> undo
[11/06 14:01:06    27s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 4 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 12
[11/06 14:01:06    27s] 
[11/06 14:01:06    27s] The power planner created 8 wires.
[11/06 14:01:06    27s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 647.6M) ***
[11/06 14:01:19    28s] <CMD> undo
[11/06 14:01:33    28s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 5 -spacing {bottom 0.6 top 0.6 right 0.4 left 0.4} -offset 12
[11/06 14:01:33    28s] 
[11/06 14:01:33    28s] The power planner created 8 wires.
[11/06 14:01:33    28s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 647.6M) ***
[11/06 14:01:53    28s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 5 -spacing {bottom 0.6 top 0.6 right 0.4 left 0.4} -offset 12
[11/06 14:01:53    28s] 
[11/06 14:01:53    28s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 647.6M) ***
[11/06 14:02:00    28s] <CMD> undo
[11/06 14:02:00    28s] **ERROR: (ENCSYT-6852):	No more action to undo.
[11/06 14:02:03    28s] <CMD> redo
[11/06 14:02:03    28s] **ERROR: (ENCSYT-6855):	No more action to redo.
[11/06 14:04:57    29s] <CMD> windowSelect 12.124 77.339 15.518 76.660
[11/06 14:04:58    29s] <CMD> selectWire 8.2000 8.2000 13.2000 97.6400 2 gnd!
[11/06 14:04:59    29s] <CMD> windowToggleSelect 9.919 76.320 17.894 75.133
[11/06 14:05:00    29s] <CMD> windowSelect 10.767 73.775 18.742 72.927
[11/06 14:05:01    29s] <CMD> selectWire 8.2000 8.2000 13.2000 97.6400 2 gnd!
[11/06 14:05:02    29s] <CMD> uiSetTool moveWire
[11/06 14:05:03    29s] <CMD> deselectWire 8.2000 8.2000 13.2000 97.6400 2 gnd!
[11/06 14:05:04    29s] <CMD> selectWire 8.2000 8.2000 13.2000 97.6400 2 gnd!
[11/06 14:05:06    29s] <CMD> windowToggleSelect 10.597 78.187 19.251 78.866
[11/06 14:05:07    29s] <CMD> deleteSelectedFromFPlan
[11/06 14:05:08    29s] <CMD> undo
[11/06 14:05:25    30s] <CMD> saveDesign FreqDiv_ring.enc
[11/06 14:05:25    30s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[11/06 14:05:25    30s] ----- oaOut ---------------------------
[11/06 14:05:25    30s] Saving OA database: Lib: FEOADesignlib, Cell: FreqDiv, View: FreqDiv_ring
[11/06 14:05:25    30s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[11/06 14:05:25    30s] Special routes: 8 strips and 8 vias are crated in OA database.
[11/06 14:05:25    30s] Created 49 insts; 98 instTerms; 87 nets; 0 routes.
[11/06 14:05:25    30s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 14:05:25    30s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 14:05:25    30s] TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 14:05:25    30s] Saving AAE Data ...
[11/06 14:05:25    30s] Saving configuration ...
[11/06 14:05:25    30s] Saving preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring/enc.pref.tcl ...
[11/06 14:05:25    30s] Saving sdp information ...
[11/06 14:05:25    30s] Saving thumbnail file...
[11/06 14:05:25    30s] *** Message Summary: 0 warning(s), 0 error(s)
[11/06 14:05:25    30s] 
[11/06 14:06:06    31s] <CMD> set sprCreateIeStripeNets {}
[11/06 14:06:06    31s] <CMD> set sprCreateIeStripeLayers {}
[11/06 14:06:06    31s] <CMD> set sprCreateIeStripeWidth 10.0
[11/06 14:06:06    31s] <CMD> set sprCreateIeStripeSpacing 2.0
[11/06 14:06:06    31s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/06 14:08:12    32s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 2 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 0.4 -xleft_offset 20 -xright_offset 20 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 2 -nets {gnd! vdd!} -stacked_via_bottom_layer M1
[11/06 14:08:12    32s] 
[11/06 14:08:12    32s] Starting stripe generation ...
[11/06 14:08:12    32s] Non-Default setAddStripeOption Settings :
[11/06 14:08:12    32s]   NONE
[11/06 14:08:12    32s] Stripe generation is complete; vias are now being generated.
[11/06 14:08:12    32s] The power planner created 4 wires.
[11/06 14:08:12    32s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 652.6M) ***
[11/06 14:08:19    32s] <CMD> undo
[11/06 14:12:35    34s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 2 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 0.4 -xleft_offset 15 -xright_offset 15 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 2 -nets {gnd! vdd!} -stacked_via_bottom_layer M1
[11/06 14:12:35    34s] 
[11/06 14:12:35    34s] Starting stripe generation ...
[11/06 14:12:35    34s] Non-Default setAddStripeOption Settings :
[11/06 14:12:35    34s]   NONE
[11/06 14:12:35    34s] Stripe generation is complete; vias are now being generated.
[11/06 14:12:35    34s] The power planner created 4 wires.
[11/06 14:12:35    34s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 652.6M) ***
[11/06 14:12:44    34s] <CMD> undo
[11/06 14:12:52    34s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 2 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 0.4 -xleft_offset 10 -xright_offset 10 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 2 -nets {gnd! vdd!} -stacked_via_bottom_layer M1
[11/06 14:12:52    34s] 
[11/06 14:12:52    34s] Starting stripe generation ...
[11/06 14:12:52    34s] Non-Default setAddStripeOption Settings :
[11/06 14:12:52    34s]   NONE
[11/06 14:12:52    34s] Stripe generation is complete; vias are now being generated.
[11/06 14:12:52    34s] The power planner created 4 wires.
[11/06 14:12:52    34s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 652.6M) ***
[11/06 14:13:35    35s] <CMD> undo
[11/06 14:13:45    35s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 2 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 0.4 -xleft_offset 10 -xright_offset 10 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 3 -nets {gnd! vdd!} -stacked_via_bottom_layer M1
[11/06 14:13:45    35s] 
[11/06 14:13:45    35s] Starting stripe generation ...
[11/06 14:13:45    35s] Non-Default setAddStripeOption Settings :
[11/06 14:13:45    35s]   NONE
[11/06 14:13:45    35s] Stripe generation is complete; vias are now being generated.
[11/06 14:13:45    35s] The power planner created 4 wires.
[11/06 14:13:45    35s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 652.6M) ***
[11/06 14:13:53    35s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 2 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 0.4 -xleft_offset 10 -xright_offset 10 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 3 -nets {gnd! vdd!} -stacked_via_bottom_layer M1
[11/06 14:13:53    35s] 
[11/06 14:13:53    35s] Starting stripe generation ...
[11/06 14:13:53    35s] Non-Default setAddStripeOption Settings :
[11/06 14:13:53    35s]   NONE
[11/06 14:13:53    35s] Stripe generation is complete; vias are now being generated.
[11/06 14:13:53    35s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (36.70, 8.20) (36.70, 97.64) because same wire already exists.
[11/06 14:13:53    35s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (73.94, 8.20) (73.94, 97.64) because same wire already exists.
[11/06 14:13:53    35s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (40.10, 2.60) (40.10, 103.24) because same wire already exists.
[11/06 14:13:53    35s] **WARN: (ENCPP-170):	The power planner failed to create a wire at (77.34, 2.60) (77.34, 103.24) because same wire already exists.
[11/06 14:13:53    35s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 652.6M) ***
[11/06 14:15:14    36s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1 AM } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { none } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 AM } -nets { vdd! gnd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 AM }
[11/06 14:15:15    37s] *** Begin SPECIAL ROUTE on Fri Nov  6 14:15:15 2015 ***
[11/06 14:15:15    37s] SPECIAL ROUTE ran on directory: /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE
[11/06 14:15:15    37s] SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 2.6.18-406.el5 x86_64 2.67Ghz)
[11/06 14:15:15    37s] 
[11/06 14:15:15    37s] Begin option processing ...
[11/06 14:15:15    37s] srouteConnectPowerBump set to false
[11/06 14:15:15    37s] routeSelectNet set to "vdd! gnd!"
[11/06 14:15:15    37s] routeSpecial set to true
[11/06 14:15:15    37s] srouteBlockPin set to "useLef"
[11/06 14:15:15    37s] srouteBottomLayerLimit set to 1
[11/06 14:15:15    37s] srouteBottomTargetLayerLimit set to 1
[11/06 14:15:15    37s] srouteConnectConverterPin set to false
[11/06 14:15:15    37s] srouteCrossoverViaBottomLayer set to 1
[11/06 14:15:15    37s] srouteCrossoverViaTopLayer set to 6
[11/06 14:15:15    37s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/06 14:15:15    37s] srouteFollowCorePinEnd set to 3
[11/06 14:15:15    37s] srouteJogControl set to "preferWithChanges differentLayer"
[11/06 14:15:15    37s] sroutePadPinAllPorts set to true
[11/06 14:15:15    37s] sroutePreserveExistingRoutes set to true
[11/06 14:15:15    37s] srouteRoutePowerBarPortOnBothDir set to true
[11/06 14:15:15    37s] srouteStopBlockPin set to "nearestTarget"
[11/06 14:15:15    37s] srouteStopSCPin set to true
[11/06 14:15:15    37s] srouteTopLayerLimit set to 6
[11/06 14:15:15    37s] srouteTopTargetLayerLimit set to 6
[11/06 14:15:15    37s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1216.00 megs.
[11/06 14:15:15    37s] 
[11/06 14:15:15    37s] Reading DB technology information...
[11/06 14:15:15    37s] Finished reading DB technology information.
[11/06 14:15:15    37s] Reading floorplan and netlist information...
[11/06 14:15:15    37s] Finished reading floorplan and netlist information.
[11/06 14:15:15    37s] Read in 13 layers, 6 routing layers, 1 overlap layer
[11/06 14:15:15    37s] Read in 1 nondefault rule, 0 used
[11/06 14:15:15    37s] Read in 479 macros, 14 used
[11/06 14:15:15    37s] Read in 13 components
[11/06 14:15:15    37s]   13 core components: 13 unplaced, 0 placed, 0 fixed
[11/06 14:15:15    37s] Read in 8 logical pins
[11/06 14:15:15    37s] Read in 8 nets
[11/06 14:15:15    37s] Read in 3 special nets, 2 routed
[11/06 14:15:15    37s] Read in 26 terminals
[11/06 14:15:15    37s] 2 nets selected.
[11/06 14:15:15    37s] 
[11/06 14:15:15    37s] Begin power routing ...
[11/06 14:15:15    37s] **WARN: (ENCSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
[11/06 14:15:15    37s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/06 14:15:15    37s] Type 'man ENCSR-1256' for more detail.
[11/06 14:15:15    37s] Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/06 14:15:15    37s] **WARN: (ENCSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
[11/06 14:15:15    37s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[11/06 14:15:15    37s] Type 'man ENCSR-1256' for more detail.
[11/06 14:15:15    37s] Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
[11/06 14:15:15    37s] CPU time for FollowPin 0 seconds
[11/06 14:15:15    37s] CPU time for FollowPin 0 seconds
[11/06 14:15:15    37s]   Number of IO ports routed: 0
[11/06 14:15:15    37s]   Number of Block ports routed: 0
[11/06 14:15:15    37s]   Number of Stripe ports routed: 0
[11/06 14:15:15    37s]   Number of Core ports routed: 0
[11/06 14:15:15    37s]   Number of Pad ports routed: 0
[11/06 14:15:15    37s]   Number of Power Bump ports routed: 0
[11/06 14:15:15    37s]   Number of Followpin connections: 12
[11/06 14:15:15    37s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1225.00 megs.
[11/06 14:15:15    37s] 
[11/06 14:15:15    37s] 
[11/06 14:15:15    37s] 
[11/06 14:15:15    37s]  Begin updating DB with routing results ...
[11/06 14:15:15    37s]  Updating DB with 11 via definition ...
[11/06 14:15:15    37s] 
sroute post-processing starts at Fri Nov  6 14:15:15 2015
The viaGen is rebuilding shadow vias for net gnd!.
[11/06 14:15:15    37s] sroute post-processing ends at Fri Nov  6 14:15:15 2015

sroute post-processing starts at Fri Nov  6 14:15:15 2015
The viaGen is rebuilding shadow vias for net vdd!.
[11/06 14:15:15    37s] sroute post-processing ends at Fri Nov  6 14:15:15 2015
sroute: Total CPU time used = 0:0:0
[11/06 14:15:15    37s] sroute: Total Real time used = 0:0:0
[11/06 14:15:15    37s] sroute: Total Memory used = 10.30 megs
[11/06 14:15:15    37s] sroute: Total Peak Memory used = 665.13 megs
[11/06 14:15:46    37s] <CMD> saveDesign FreqDiv_ring_stripe.enc
[11/06 14:15:46    37s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[11/06 14:15:46    37s] ----- oaOut ---------------------------
[11/06 14:15:46    37s] Saving OA database: Lib: FEOADesignlib, Cell: FreqDiv, View: FreqDiv_ring_stripe
[11/06 14:15:46    37s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[11/06 14:15:46    37s] Special routes: 24 strips and 40 vias are crated in OA database.
[11/06 14:15:46    37s] Created 49 insts; 98 instTerms; 87 nets; 0 routes.
[11/06 14:15:46    37s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 14:15:46    37s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 14:15:46    37s] TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 14:15:46    37s] Saving AAE Data ...
[11/06 14:15:46    37s] Saving configuration ...
[11/06 14:15:46    37s] Saving preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring_stripe/enc.pref.tcl ...
[11/06 14:15:46    37s] Saving sdp information ...
[11/06 14:15:46    37s] Saving thumbnail file...
[11/06 14:15:46    37s] *** Message Summary: 0 warning(s), 0 error(s)
[11/06 14:15:46    37s] 
[11/06 14:15:57    38s] <CMD> dbGet top.fPlan.corebox
[11/06 14:15:57    38s] <CMD_INTERNAL> print {---# Corebox: 25.2 25.2 88.84 80.64
}
[11/06 14:15:57    38s] ---# Corebox: 25.2 25.2 88.84 80.64

[11/06 14:15:57    38s] <CMD> createRouteBlk -box 15.0 14.2 25.0 91.64 -layer 1
[11/06 14:15:57    38s] <CMD> createRouteBlk -box 25.0 81.64 89.04 91.64 -layer 1
[11/06 14:15:57    38s] <CMD> createRouteBlk -box 25.0 14.2 89.04 24.2 -layer 1
[11/06 14:15:57    38s] <CMD> createRouteBlk -box 89.04 14.2 99.04 91.64 -layer 1
[11/06 14:16:04    38s] <CMD> setDrawView place
[11/06 14:16:05    38s] <CMD> setDrawView ameba
[11/06 14:16:06    38s] <CMD> setDrawView fplan
[11/06 14:16:06    38s] <CMD> setDrawView ameba
[11/06 14:16:08    38s] <CMD> setDrawView fplan
[11/06 14:16:10    38s] <CMD> setDrawView ameba
[11/06 14:16:11    38s] <CMD> setDrawView place
[11/06 14:16:22    38s] <CMD> getMultiCpuUsage -localCpu
[11/06 14:16:25    38s] <CMD> verify_drc -report FreqDiv.drc.rpt -limit 1000
[11/06 14:16:25    38s]  *** Starting Verify DRC (MEM: 667.1) ***
[11/06 14:16:25    38s] 
[11/06 14:16:25    38s] ### nrEnv::init -minimal called
[11/06 14:16:25    38s] ### Ignoring a total of 5 master slice layers:
[11/06 14:16:25    38s] ###  NW DN SN DP SP
[11/06 14:16:25    38s] #WARNING (NRDB-728) PIN Q in CELL_VIEW LOGIC1_HV does not have antenna diff area.
[11/06 14:16:25    39s] #WARNING (NRDB-728) PIN Q in CELL_VIEW LOGIC0_HV does not have antenna diff area.
[11/06 14:16:26    39s] ### nrEnv::init completed with status success.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.000.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.000.
[11/06 14:16:26    39s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 
[11/06 14:16:26    39s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M1 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/06 14:16:26    39s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M2 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/06 14:16:26    39s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M3 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/06 14:16:26    39s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M4 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/06 14:16:26    39s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER MT are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.000.
[11/06 14:16:26    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:16:26    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.000.
[11/06 14:16:26    39s]   VERIFY DRC ...... Starting Verification
[11/06 14:16:26    39s]   VERIFY DRC ...... Initializing
[11/06 14:16:26    39s]   VERIFY DRC ...... Deleting Existing Violations
[11/06 14:16:26    39s]   VERIFY DRC ...... Creating Sub-Areas
[11/06 14:16:26    39s]   VERIFY DRC ...... Using new threading
[11/06 14:16:26    39s]   VERIFY DRC ...... Sub-Area : 1 of 1
[11/06 14:16:26    39s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/06 14:16:26    39s] 
[11/06 14:16:26    39s]   Verification Complete : 0 Viols.
[11/06 14:16:26    39s] 
[11/06 14:16:26    39s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 104.1M) ***
[11/06 14:16:26    39s] 
[11/06 14:17:43    39s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/06 14:25:52    42s] <CMD> setPinAssignMode -pinEditInBatch true
[11/06 14:25:52    42s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 0.56 -pin Fout
[11/06 14:25:52    42s] Successfully spread [1] pins.
[11/06 14:25:52    42s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 785.4M).
[11/06 14:27:13    42s] <CMD> setPinAssignMode -pinEditInBatch true
[11/06 14:27:13    42s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 0.56 -pin {Fin Resetn {Fsel[0]} {Fsel[1]} {Fsel[2]} {Fsel[3]}}
[11/06 14:27:13    42s] Successfully spread [6] pins.
[11/06 14:27:13    42s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 785.4M).
[11/06 14:27:18    43s] <CMD> zoomBox 111.048 61.049 116.309 50.359
[11/06 14:27:27    43s] <CMD> fit
[11/06 14:29:06    43s] <CMD> setPinAssignMode -pinEditInBatch true
[11/06 14:29:06    43s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 0.56 -pin {Fin F_PFD}
[11/06 14:29:06    43s] Successfully spread [2] pins.
[11/06 14:29:06    43s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 785.4M).
[11/06 14:29:14    44s] <CMD> zoomBox 109.691 58.334 118.684 49.002
[11/06 14:29:19    44s] <CMD> fit
[11/06 14:29:28    44s] <CMD> zoomBox -5.692 60.201 12.973 46.796
[11/06 14:30:00    44s] <CMD> zoomBox -1.949 55.711 2.932 51.841
[11/06 14:30:22    45s] <CMD> setPinAssignMode -pinEditInBatch true
[11/06 14:30:22    45s] <CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing -1.0 -pin {Fin F_PFD}
[11/06 14:30:22    45s] **ERROR: (ENCPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[11/06 14:30:44    45s] <CMD> setPinAssignMode -pinEditInBatch true
[11/06 14:30:44    45s] <CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1 -pin {Fin F_PFD}
[11/06 14:30:44    45s] Successfully spread [2] pins.
[11/06 14:30:44    45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 785.4M).
[11/06 14:30:52    45s] <CMD> undo
[11/06 14:30:52    45s] **ERROR: (ENCSYT-6852):	No more action to undo.
[11/06 14:31:02    45s] <CMD> setPinAssignMode -pinEditInBatch true
[11/06 14:31:02    45s] <CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.6 -pin {Fin F_PFD}
[11/06 14:31:02    45s] Successfully spread [2] pins.
[11/06 14:31:02    45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 785.4M).
[11/06 14:31:07    46s] <CMD> fit
[11/06 14:31:42    46s] <CMD> setPinAssignMode -pinEditInBatch true
[11/06 14:31:42    46s] <CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 5 -pin {Fin F_PFD}
[11/06 14:31:42    46s] Successfully spread [2] pins.
[11/06 14:31:42    46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 785.4M).
[11/06 14:32:19    47s] <CMD> setPinAssignMode -pinEditInBatch true
[11/06 14:32:19    47s] <CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 1 -pin {{Fsel[0]} {Fsel[1]} {Fsel[2]} {Fsel[3]} Resetn}
[11/06 14:32:19    47s] Successfully spread [5] pins.
[11/06 14:32:19    47s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 785.4M).
[11/06 14:32:29    47s] <CMD> zoomBox 118.344 45.948 104.600 63.085
[11/06 14:32:31    47s] <CMD> zoomBox 112.274 56.741 116.795 49.643
[11/06 14:32:38    47s] <CMD> fit
[11/06 14:32:48    47s] <CMD> setPinAssignMode -pinEditInBatch true
[11/06 14:32:48    47s] <CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing -1.12 -pin {{Fsel[0]} {Fsel[1]} {Fsel[2]} {Fsel[3]} Resetn}
[11/06 14:32:48    47s] **ERROR: (ENCPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[11/06 14:32:49    47s] <CMD> setPinAssignMode -pinEditInBatch true
[11/06 14:32:49    47s] <CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing -1.12 -pin {{Fsel[0]} {Fsel[1]} {Fsel[2]} {Fsel[3]} Resetn}
[11/06 14:32:49    47s] **ERROR: (ENCPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[11/06 14:32:49    47s] <CMD> setPinAssignMode -pinEditInBatch false
[11/06 14:32:50    47s] <CMD> setPinAssignMode -pinEditInBatch false
[11/06 14:33:30    48s] <CMD> saveDesign FreqDiv_ring_stripe_pin.enc
[11/06 14:33:30    48s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[11/06 14:33:30    48s] ----- oaOut ---------------------------
[11/06 14:33:30    48s] Saving OA database: Lib: FEOADesignlib, Cell: FreqDiv, View: FreqDiv_ring_stripe_pin
[11/06 14:33:31    48s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[11/06 14:33:31    48s] Special routes: 24 strips and 40 vias are crated in OA database.
[11/06 14:33:31    48s] Created 49 insts; 98 instTerms; 87 nets; 0 routes.
[11/06 14:33:31    48s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 1.0
[11/06 14:33:31    48s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 14:33:31    48s] TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 1s elapsed} Memory = 1.0
[11/06 14:33:31    48s] Saving AAE Data ...
[11/06 14:33:31    48s] Saving configuration ...
[11/06 14:33:31    48s] Saving preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring_stripe_pin/enc.pref.tcl ...
[11/06 14:33:31    48s] Saving sdp information ...
[11/06 14:33:31    48s] Saving thumbnail file...
[11/06 14:33:31    48s] *** Message Summary: 0 warning(s), 0 error(s)
[11/06 14:33:31    48s] 
[11/06 14:34:06    48s] <CMD_INTERNAL> print {---# Setup MMMC
---#}
[11/06 14:34:06    48s] ---# Setup MMMC
---#
[11/06 14:34:06    48s] <CMD> create_rc_corner -name ams_rc_corner_typ  -cap_table {/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable}  -preRoute_res {1.0}  -postRoute_res {1.0}  -preRoute_cap {1.0}  -postRoute_cap {1.0}  -postRoute_xcap {1.0}  -qx_tech_file {/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile}
[11/06 14:34:06    48s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/06 14:34:06    48s] **WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
[11/06 14:34:06    48s] Type 'man ENCEXT-6202' for more detail.
[11/06 14:34:06    48s] Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
[11/06 14:34:06    48s] Cap table was created using Encounter 09.13-s229_1.
[11/06 14:34:06    48s] Process name: cmhv7sf_6AM_nm.
[11/06 14:34:06    48s] Importing multi-corner RC tables ... 
[11/06 14:34:06    48s] Summary of Active RC-Corners : 
[11/06 14:34:06    48s]  
[11/06 14:34:06    48s]  Analysis View: func_max
[11/06 14:34:06    48s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:34:06    48s]     RC-Corner Index       : 0
[11/06 14:34:06    48s]     RC-Corner Temperature : 25 Celsius
[11/06 14:34:06    48s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:34:06    48s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:34:06    48s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:34:06    48s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:34:06    48s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:34:06    48s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:34:06    48s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:34:06    48s]  
[11/06 14:34:06    48s]  Analysis View: test_max
[11/06 14:34:06    48s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:34:06    48s]     RC-Corner Index       : 0
[11/06 14:34:06    48s]     RC-Corner Temperature : 25 Celsius
[11/06 14:34:06    48s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:34:06    48s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:34:06    48s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:34:06    48s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:34:06    48s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:34:06    48s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:34:06    48s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:34:06    48s]  
[11/06 14:34:06    48s]  Analysis View: func_min
[11/06 14:34:06    48s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:34:06    48s]     RC-Corner Index       : 0
[11/06 14:34:06    48s]     RC-Corner Temperature : 25 Celsius
[11/06 14:34:06    48s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:34:06    48s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:34:06    48s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:34:06    48s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:34:06    48s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:34:06    48s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:34:06    48s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:34:06    48s]  
[11/06 14:34:06    48s]  Analysis View: test_min
[11/06 14:34:06    48s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:34:06    48s]     RC-Corner Index       : 0
[11/06 14:34:06    48s]     RC-Corner Temperature : 25 Celsius
[11/06 14:34:06    48s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:34:06    48s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:34:06    48s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:34:06    48s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:34:06    48s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:34:06    48s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:34:06    48s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:06    48s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:34:06    48s] <CMD_INTERNAL> print {---#   rc_corner        : ams_rc_corner_typ}
[11/06 14:34:06    48s] ---#   rc_corner        : ams_rc_corner_typ
[11/06 14:34:06    48s] <CMD> create_library_set -name libs_min -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_BC.lib  }
[11/06 14:34:06    48s] <CMD> create_library_set -name libs_max -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib  }
[11/06 14:34:06    48s] <CMD> create_library_set -name libs_typ -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_TYP.lib  }
[11/06 14:34:06    48s] <CMD_INTERNAL> print {---#   lib-sets         : libs_min, libs_max, libs_typ}
[11/06 14:34:06    48s] ---#   lib-sets         : libs_min, libs_max, libs_typ
[11/06 14:34:06    48s] <CMD> create_constraint_mode -name $cons -sdc_files $filename
[11/06 14:34:06    49s] CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_func.sdc' ...
[11/06 14:34:06    49s] Current (total cpu=0:00:48.6, real=0:58:41, peak res=632.8M, current mem=680.8M)
[11/06 14:34:06    49s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).
[11/06 14:34:06    49s] 
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:06    49s] **WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
[11/06 14:34:06    49s] To avoid this warning, increase the display limit per unique message by
[11/06 14:34:06    49s] using the set_message -limit <number> command.
[11/06 14:34:06    49s] The message limit can be removed by using the set_message -no_limit command.
[11/06 14:34:06    49s] Note that setting a very large number using the set_message -limit command
[11/06 14:34:06    49s] or removing the message limit using the set_message -no_limit command can
[11/06 14:34:06    49s] significantly increase the log file size.
[11/06 14:34:06    49s] To suppress a message, use the set_message -suppress command.
[11/06 14:34:06    49s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:34:06    49s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units
[11/06 14:34:06    49s] 
[11/06 14:34:06    49s] 
[11/06 14:34:06    49s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=530.6M, current mem=689.2M)
[11/06 14:34:06    49s] Current (total cpu=0:00:48.7, real=0:58:41, peak res=632.8M, current mem=689.2M)
[11/06 14:34:06    49s] CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_test.sdc' ...
[11/06 14:34:06    49s] Current (total cpu=0:00:48.7, real=0:58:41, peak res=632.8M, current mem=689.2M)
[11/06 14:34:06    49s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).
[11/06 14:34:06    49s] 
[11/06 14:34:06    49s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:34:06    49s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units
[11/06 14:34:06    49s] 
[11/06 14:34:06    49s] 
[11/06 14:34:06    49s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=530.9M, current mem=689.2M)
[11/06 14:34:06    49s] Current (total cpu=0:00:48.7, real=0:58:41, peak res=632.8M, current mem=689.2M)
[11/06 14:34:06    49s] <CMD> create_constraint_mode -name $cons -sdc_files $filename
[11/06 14:34:06    49s] CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_func.sdc' ...
[11/06 14:34:06    49s] Current (total cpu=0:00:48.8, real=0:58:41, peak res=632.8M, current mem=682.7M)
[11/06 14:34:07    49s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).
[11/06 14:34:07    49s] 
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:07    49s] **WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
[11/06 14:34:07    49s] To avoid this warning, increase the display limit per unique message by
[11/06 14:34:07    49s] using the set_message -limit <number> command.
[11/06 14:34:07    49s] The message limit can be removed by using the set_message -no_limit command.
[11/06 14:34:07    49s] Note that setting a very large number using the set_message -limit command
[11/06 14:34:07    49s] or removing the message limit using the set_message -no_limit command can
[11/06 14:34:07    49s] significantly increase the log file size.
[11/06 14:34:07    49s] To suppress a message, use the set_message -suppress command.
[11/06 14:34:07    49s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:34:07    49s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units
[11/06 14:34:07    49s] 
[11/06 14:34:07    49s] 
[11/06 14:34:07    49s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=530.5M, current mem=691.2M)
[11/06 14:34:07    49s] Current (total cpu=0:00:48.8, real=0:58:42, peak res=632.8M, current mem=691.2M)
[11/06 14:34:07    49s] CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_test.sdc' ...
[11/06 14:34:07    49s] Current (total cpu=0:00:48.8, real=0:58:42, peak res=632.8M, current mem=691.2M)
[11/06 14:34:07    49s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).
[11/06 14:34:07    49s] 
[11/06 14:34:07    49s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:34:07    49s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units
[11/06 14:34:07    49s] 
[11/06 14:34:07    49s] 
[11/06 14:34:07    49s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=530.8M, current mem=691.2M)
[11/06 14:34:07    49s] Current (total cpu=0:00:48.9, real=0:58:42, peak res=632.8M, current mem=691.2M)
[11/06 14:34:07    49s] <CMD_INTERNAL> print {---#   constraint-modes : func test}
[11/06 14:34:07    49s] ---#   constraint-modes : func test
[11/06 14:34:07    49s] <CMD> create_delay_corner -name corner_min -library_set {libs_min} -opcond_library {h18_CORELIB_HV_BC} -opcond {best} -rc_corner {ams_rc_corner_typ}
[11/06 14:34:07    49s] <CMD> create_delay_corner -name corner_max -library_set {libs_max} -opcond_library {h18_CORELIB_HV_WC} -opcond {worst} -rc_corner {ams_rc_corner_typ}
[11/06 14:34:07    49s] <CMD> create_delay_corner -name corner_typ -library_set {libs_typ} -opcond_library {h18_CORELIB_HV_TYP} -opcond {typical} -rc_corner {ams_rc_corner_typ}
[11/06 14:34:07    49s] <CMD_INTERNAL> print {---#   delay-corners    : corner_min, corner_max, corner_typ}
[11/06 14:34:07    49s] ---#   delay-corners    : corner_min, corner_max, corner_typ
[11/06 14:34:07    49s] <CMD_INTERNAL> print {---#   analysis-views   : }
[11/06 14:34:07    49s] ---#   analysis-views   : 
[11/06 14:34:07    49s] ---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
[11/06 14:34:07    49s] ---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
[11/06 14:34:07    49s] ---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
[11/06 14:34:07    49s] ---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
[11/06 14:34:07    49s] ---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
[11/06 14:34:07    49s] ---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
[11/06 14:34:07    49s] <CMD_INTERNAL> print {---#
---# use following command to show analysis view definitions
         report_analysis_view 
}
[11/06 14:34:07    49s] ---#
---# use following command to show analysis view definitions
         report_analysis_view 

[11/06 14:34:38    49s] <CMD> set_analysis_view -setup $maxviewList -hold $minviewList
[11/06 14:34:38    49s] **WARN: analysis view func_min not found, use default_view_setup
[11/06 14:34:38    49s] **WARN: analysis view test_min not found, use default_view_setup
[11/06 14:34:38    49s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/06 14:34:38    49s] **WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
[11/06 14:34:38    49s] Type 'man ENCEXT-6202' for more detail.
[11/06 14:34:38    49s] Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
[11/06 14:34:38    49s] Cap table was created using Encounter 09.13-s229_1.
[11/06 14:34:38    49s] Process name: cmhv7sf_6AM_nm.
[11/06 14:34:38    49s] Importing multi-corner RC tables ... 
[11/06 14:34:38    49s] Summary of Active RC-Corners : 
[11/06 14:34:38    49s]  
[11/06 14:34:38    49s]  Analysis View: func_max
[11/06 14:34:38    49s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:34:38    49s]     RC-Corner Index       : 0
[11/06 14:34:38    49s]     RC-Corner Temperature : 25 Celsius
[11/06 14:34:38    49s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:34:38    49s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:34:38    49s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:34:38    49s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:34:38    49s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:34:38    49s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:34:38    49s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:34:38    49s]  
[11/06 14:34:38    49s]  Analysis View: test_max
[11/06 14:34:38    49s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:34:38    49s]     RC-Corner Index       : 0
[11/06 14:34:38    49s]     RC-Corner Temperature : 25 Celsius
[11/06 14:34:38    49s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:34:38    49s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:34:38    49s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:34:38    49s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:34:38    49s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:34:38    49s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:34:38    49s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:34:38    49s]  
[11/06 14:34:38    49s]  Analysis View: func_min
[11/06 14:34:38    49s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:34:38    49s]     RC-Corner Index       : 0
[11/06 14:34:38    49s]     RC-Corner Temperature : 25 Celsius
[11/06 14:34:38    49s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:34:38    49s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:34:38    49s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:34:38    49s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:34:38    49s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:34:38    49s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:34:38    49s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:34:38    49s]  
[11/06 14:34:38    49s]  Analysis View: test_min
[11/06 14:34:38    49s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:34:38    49s]     RC-Corner Index       : 0
[11/06 14:34:38    49s]     RC-Corner Temperature : 25 Celsius
[11/06 14:34:38    49s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:34:38    49s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:34:38    49s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:34:38    49s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:34:38    49s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:34:38    49s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:34:38    49s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:34:38    49s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:34:38    49s] CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_func.sdc' ...
[11/06 14:34:38    49s] Current (total cpu=0:00:49.2, real=0:59:13, peak res=632.8M, current mem=682.9M)
[11/06 14:34:38    49s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).
[11/06 14:34:38    49s] 
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:34:38    49s] **WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
[11/06 14:34:38    49s] To avoid this warning, increase the display limit per unique message by
[11/06 14:34:38    49s] using the set_message -limit <number> command.
[11/06 14:34:38    49s] The message limit can be removed by using the set_message -no_limit command.
[11/06 14:34:38    49s] Note that setting a very large number using the set_message -limit command
[11/06 14:34:38    49s] or removing the message limit using the set_message -no_limit command can
[11/06 14:34:38    49s] significantly increase the log file size.
[11/06 14:34:38    49s] To suppress a message, use the set_message -suppress command.
[11/06 14:34:38    49s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:34:38    49s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units
[11/06 14:34:38    49s] 
[11/06 14:34:38    49s] 
[11/06 14:34:38    49s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=530.3M, current mem=689.9M)
[11/06 14:34:38    49s] Current (total cpu=0:00:49.2, real=0:59:13, peak res=632.8M, current mem=689.9M)
[11/06 14:34:38    49s] CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_test.sdc' ...
[11/06 14:34:38    49s] Current (total cpu=0:00:49.2, real=0:59:13, peak res=632.8M, current mem=689.9M)
[11/06 14:34:38    49s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).
[11/06 14:34:38    49s] 
[11/06 14:34:38    49s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:34:38    49s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units
[11/06 14:34:38    49s] 
[11/06 14:34:38    49s] 
[11/06 14:34:38    49s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=530.7M, current mem=689.9M)
[11/06 14:34:38    49s] Current (total cpu=0:00:49.3, real=0:59:13, peak res=632.8M, current mem=689.9M)
[11/06 14:34:38    49s] Total number of combinational cells: 373
[11/06 14:34:38    49s] Total number of sequential cells: 85
[11/06 14:34:38    49s] Total number of tristate cells: 14
[11/06 14:34:38    49s] Total number of level shifter cells: 0
[11/06 14:34:38    49s] Total number of power gating cells: 0
[11/06 14:34:38    49s] Total number of isolation cells: 0
[11/06 14:34:38    49s] Total number of power switch cells: 0
[11/06 14:34:38    49s] Total number of pulse generator cells: 0
[11/06 14:34:38    49s] Total number of always on buffers: 0
[11/06 14:34:38    49s] Total number of retention cells: 0
[11/06 14:34:38    49s] List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
[11/06 14:34:38    49s] Total number of usable buffers: 19
[11/06 14:34:38    49s] List of unusable buffers:
[11/06 14:34:38    49s] Total number of unusable buffers: 0
[11/06 14:34:38    49s] List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
[11/06 14:34:38    49s] Total number of usable inverters: 22
[11/06 14:34:38    49s] List of unusable inverters:
[11/06 14:34:38    49s] Total number of unusable inverters: 0
[11/06 14:34:38    49s] List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
[11/06 14:34:38    49s] Total number of identified usable delay cells: 4
[11/06 14:34:38    49s] List of identified unusable delay cells:
[11/06 14:34:38    49s] Total number of identified unusable delay cells: 0
[11/06 14:34:54    49s] <CMD> timeDesign -prePlace -expandedViews
[11/06 14:34:54    49s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[11/06 14:34:54    49s] Set Using Default Delay Limit as 101.
[11/06 14:34:54    49s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/06 14:34:54    49s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[11/06 14:34:54    49s] Set Default Net Delay as 0 ps.
[11/06 14:34:54    49s] Set Default Net Load as 0 pF. 
[11/06 14:34:54    49s] Effort level <high> specified for reg2reg path_group
[11/06 14:34:54    49s] Effort level <high> specified for reg2cgate path_group
[11/06 14:34:54    49s] Found active setup analysis view func_max
[11/06 14:34:54    49s] Found active setup analysis view test_max
[11/06 14:34:54    49s] Found active hold analysis view func_min
[11/06 14:34:54    49s] Found active hold analysis view test_min
[11/06 14:34:55    50s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 14:34:55    50s] AAE_THRD: End delay calculation. (MEM=840.254 CPU=0:00:00.0 REAL=0:00:00.0)
[11/06 14:34:55    50s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.448  | 21.146  | 10.357  |  8.448  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_max            |  8.448  | 21.146  | 10.357  |  8.448  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_max            |  8.448  | 21.146  | 10.357  |  8.448  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[11/06 14:34:55    50s] Resetting back High Fanout Nets as non-ideal
[11/06 14:34:55    50s] Set Default Net Delay as 1000 ps.
[11/06 14:34:55    50s] Set Default Net Load as 0.5 pF. 
[11/06 14:34:55    50s] Reported timing to dir ./timingReports
[11/06 14:34:55    50s] Total CPU time: 0.63 sec
[11/06 14:34:55    50s] Total Real time: 1.0 sec
[11/06 14:34:55    50s] Total Memory Usage: 766.671875 Mbytes
[11/06 14:36:36    51s] **WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/06 14:36:42    51s] <CMD> setEndCapMode -reset
[11/06 14:36:42    51s] <CMD> setEndCapMode -boundary_tap false
[11/06 14:36:42    51s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/06 14:36:42    51s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/06 14:36:42    51s] <CMD> setPlaceMode -reset
[11/06 14:36:42    51s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/06 14:37:04    51s] <CMD> setPlaceMode -fp false
[11/06 14:37:04    51s] <CMD> placeDesign
[11/06 14:37:04    51s] *** Starting placeDesign default flow ***
[11/06 14:37:04    51s] **INFO: Enable pre-place timing setting for timing analysis
[11/06 14:37:04    51s] Set Using Default Delay Limit as 101.
[11/06 14:37:04    51s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/06 14:37:04    51s] Set Default Net Delay as 0 ps.
[11/06 14:37:04    51s] Set Default Net Load as 0 pF. 
[11/06 14:37:04    51s] **INFO: Analyzing IO path groups for slack adjustment
[11/06 14:37:04    51s] Effort level <high> specified for reg2reg_tmp.22045 path_group
[11/06 14:37:04    51s] #################################################################################
[11/06 14:37:04    51s] # Design Stage: PreRoute
[11/06 14:37:04    51s] # Design Mode: 90nm
[11/06 14:37:04    51s] # Analysis Mode: MMMC non-OCV
[11/06 14:37:04    51s] # Extraction Mode: default
[11/06 14:37:04    51s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[11/06 14:37:04    51s] # Switching Delay Calculation Engine to AAE
[11/06 14:37:04    51s] #################################################################################
[11/06 14:37:04    51s] Calculate delays in BcWc mode...
[11/06 14:37:04    51s] Calculate delays in BcWc mode...
[11/06 14:37:04    51s] Topological Sorting (CPU = 0:00:00.0, MEM = 789.5M, InitMEM = 789.5M)
[11/06 14:37:04    51s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 14:37:04    51s] AAE_THRD: End delay calculation. (MEM=843.75 CPU=0:00:00.0 REAL=0:00:00.0)
[11/06 14:37:04    51s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 843.8M) ***
[11/06 14:37:04    51s] *** Start deleteBufferTree ***
[11/06 14:37:04    51s] Info: Detect buffers to remove automatically.
[11/06 14:37:04    51s] Analyzing netlist ...
[11/06 14:37:04    51s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[11/06 14:37:04    51s] Updating netlist
[11/06 14:37:04    51s] 
[11/06 14:37:04    51s] *summary: 0 instances (buffers/inverters) removed
[11/06 14:37:04    51s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/06 14:37:04    51s] **INFO: Disable pre-place timing setting for timing analysis
[11/06 14:37:04    51s] Set Using Default Delay Limit as 1000.
[11/06 14:37:04    51s] Set Default Net Delay as 1000 ps.
[11/06 14:37:04    51s] Set Default Net Load as 0.5 pF. 
[11/06 14:37:04    51s] *** Starting "NanoPlace(TM) placement v#2 (mem=827.7M)" ...
[11/06 14:37:12    60s] *** Build Buffered Sizing Timing Model
[11/06 14:37:12    60s] (cpu=0:00:08.2 mem=845.8M) ***
[11/06 14:37:13    60s] *** Build Virtual Sizing Timing Model
[11/06 14:37:13    60s] (cpu=0:00:08.9 mem=875.0M) ***
[11/06 14:37:13    60s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/06 14:37:13    60s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[11/06 14:37:13    60s] Define the scan chains before using this option.
[11/06 14:37:13    60s] Type 'man ENCSP-9042' for more detail.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
[11/06 14:37:13    60s] **WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
[11/06 14:37:13    60s] To avoid this warning, increase the display limit per unique message by
[11/06 14:37:13    60s] using the set_message -limit <number> command.
[11/06 14:37:13    60s] The message limit can be removed by using the set_message -no_limit command.
[11/06 14:37:13    60s] Note that setting a very large number using the set_message -limit command
[11/06 14:37:13    60s] or removing the message limit using the set_message -no_limit command can
[11/06 14:37:13    60s] significantly increase the log file size.
[11/06 14:37:13    60s] To suppress a message, use the set_message -suppress command.
[11/06 14:37:13    61s] #std cell=49 (0 fixed + 49 movable) #block=0 (0 floating + 0 preplaced)
[11/06 14:37:13    61s] #ioInst=0 #net=69 #term=201 #term/net=2.91, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=8
[11/06 14:37:13    61s] stdCell: 49 single + 0 double + 0 multi
[11/06 14:37:13    61s] Total standard cell length = 0.3500 (mm), area = 0.0018 (mm^2)
[11/06 14:37:13    61s] Core basic site is ams018hvSite
[11/06 14:37:13    61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 14:37:13    61s] Average module density = 0.817.
[11/06 14:37:13    61s] Density for the design = 0.817.
[11/06 14:37:13    61s]        = stdcell_area 625 sites (1764 um^2) / alloc_area 765 sites (2159 um^2).
[11/06 14:37:13    61s] Pin Density = 0.322.
[11/06 14:37:13    61s]             = total # of pins 201 / total Instance area 625.
[11/06 14:37:13    61s] === lastAutoLevel = 5 
[11/06 14:37:13    61s] Clock gating cells determined by native netlist tracing.
[11/06 14:37:13    61s] Effort level <high> specified for reg2reg path_group
[11/06 14:37:13    61s] Effort level <high> specified for reg2cgate path_group
[11/06 14:37:14    61s] Iteration  1: Total net bbox = 7.548e+02 (6.30e+02 1.25e+02)
[11/06 14:37:14    61s]               Est.  stn bbox = 8.679e+02 (7.38e+02 1.30e+02)
[11/06 14:37:14    61s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 908.0M
[11/06 14:37:14    61s] Iteration  2: Total net bbox = 7.548e+02 (6.30e+02 1.25e+02)
[11/06 14:37:14    61s]               Est.  stn bbox = 8.679e+02 (7.38e+02 1.30e+02)
[11/06 14:37:14    61s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 908.0M
[11/06 14:37:14    61s] Iteration  3: Total net bbox = 5.635e+02 (4.79e+02 8.47e+01)
[11/06 14:37:14    61s]               Est.  stn bbox = 6.743e+02 (5.85e+02 8.93e+01)
[11/06 14:37:14    61s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 908.0M
[11/06 14:37:14    61s] Total number of setup views is 2.
[11/06 14:37:14    61s] Total number of active setup views is 2.
[11/06 14:37:14    61s] Iteration  4: Total net bbox = 1.201e+03 (7.24e+02 4.77e+02)
[11/06 14:37:14    61s]               Est.  stn bbox = 1.390e+03 (8.59e+02 5.31e+02)
[11/06 14:37:14    61s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 908.0M
[11/06 14:37:14    61s] Iteration  5: Total net bbox = 1.286e+03 (7.76e+02 5.10e+02)
[11/06 14:37:14    61s]               Est.  stn bbox = 1.482e+03 (9.12e+02 5.69e+02)
[11/06 14:37:14    61s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 908.0M
[11/06 14:37:14    61s] Iteration  6: Total net bbox = 1.441e+03 (9.14e+02 5.26e+02)
[11/06 14:37:14    61s]               Est.  stn bbox = 1.631e+03 (1.05e+03 5.85e+02)
[11/06 14:37:14    61s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 908.0M
[11/06 14:37:14    61s] *** cost = 1.441e+03 (9.14e+02 5.26e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
[11/06 14:37:14    61s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/06 14:37:14    61s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[11/06 14:37:14    61s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/06 14:37:14    61s] Type 'man ENCSP-9025' for more detail.
[11/06 14:37:14    61s] Core basic site is ams018hvSite
[11/06 14:37:14    61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 14:37:14    61s] *** Starting refinePlace (0:01:01 mem=858.8M) ***
[11/06 14:37:14    61s] Total net length = 1.441e+03 (9.143e+02 5.263e+02) (ext = 6.230e+02)
[11/06 14:37:14    61s] Starting refinePlace ...
[11/06 14:37:14    61s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/06 14:37:15    61s]   Spread Effort: high, pre-route mode, useDDP on.
[11/06 14:37:15    61s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=858.8MB) @(0:01:01 - 0:01:01).
[11/06 14:37:15    61s] Move report: preRPlace moves 49 insts, mean move: 4.01 um, max move: 8.61 um
[11/06 14:37:15    61s] 	Max move on inst (g452): (64.64, 54.58) --> (58.04, 56.58)
[11/06 14:37:15    61s] 	Length: 8 sites, height: 1 rows, site name: ams018hvSite, cell type: IMUX2XL_HV
[11/06 14:37:15    61s] wireLenOptFixPriorityInst 0 inst fixed
[11/06 14:37:15    61s] Placement tweakage begins.
[11/06 14:37:15    61s] wire length = 1.819e+03
[11/06 14:37:15    61s] wire length = 1.701e+03
[11/06 14:37:15    61s] Placement tweakage ends.
[11/06 14:37:15    61s] Move report: tweak moves 5 insts, mean move: 3.24 um, max move: 4.34 um
[11/06 14:37:15    61s] 	Max move on inst (g459): (58.97, 53.70) --> (58.74, 49.60)
[11/06 14:37:15    61s] Move report: legalization moves 49 insts, mean move: 11.20 um, max move: 30.62 um
[11/06 14:37:15    61s] 	Max move on inst (divider_reg[9]): (75.57, 30.96) --> (59.36, 45.36)
[11/06 14:37:15    61s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=858.8MB) @(0:01:01 - 0:01:01).
[11/06 14:37:15    61s] Move report: Detail placement moves 49 insts, mean move: 12.36 um, max move: 30.55 um
[11/06 14:37:15    61s] 	Max move on inst (g459): (64.14, 54.33) --> (42.56, 45.36)
[11/06 14:37:15    61s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 858.8MB
[11/06 14:37:15    61s] Statistics of distance of Instance movement in refine placement:
[11/06 14:37:15    61s]   maximum (X+Y) =        30.55 um
[11/06 14:37:15    61s]   inst (g459) with max move: (64.142, 54.327) -> (42.56, 45.36)
[11/06 14:37:15    61s]   mean    (X+Y) =        12.36 um
[11/06 14:37:15    61s] Total instances flipped for WireLenOpt: 25
[11/06 14:37:15    61s] Summary Report:
[11/06 14:37:15    61s] Instances move: 49 (out of 49 movable)
[11/06 14:37:15    61s] Mean displacement: 12.36 um
[11/06 14:37:15    61s] Max displacement: 30.55 um (Instance: g459) (64.142, 54.327) -> (42.56, 45.36)
[11/06 14:37:15    61s] 	Length: 3 sites, height: 1 rows, site name: ams018hvSite, cell type: NAND2XL_HV
[11/06 14:37:15    61s] Total instances moved : 49
[11/06 14:37:15    61s] Total net length = 1.410e+03 (8.389e+02 5.709e+02) (ext = 6.247e+02)
[11/06 14:37:15    61s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 858.8MB
[11/06 14:37:15    61s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=858.8MB) @(0:01:01 - 0:01:01).
[11/06 14:37:15    61s] *** Finished refinePlace (0:01:01 mem=858.8M) ***
[11/06 14:37:15    61s] Total net length = 2.054e+03 (1.339e+03 7.144e+02) (ext = 6.667e+02)
[11/06 14:37:15    61s] *** End of Placement (cpu=0:00:09.9, real=0:00:11.0, mem=858.8M) ***
[11/06 14:37:15    61s] Core basic site is ams018hvSite
[11/06 14:37:15    61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 14:37:15    61s] default core: bins with density >  0.75 =   25 % ( 1 / 4 )
[11/06 14:37:15    61s] Density distribution unevenness ratio = 2.664%
[11/06 14:37:15    61s] *** Free Virtual Timing Model ...(mem=858.8M)
[11/06 14:37:15    61s] Starting congestion repair ...
[11/06 14:37:15    61s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[11/06 14:37:15    61s] *** Starting trialRoute (mem=858.8M) ***
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] There are 0 guide points passed to trialRoute for fixed pins.
[11/06 14:37:15    61s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/06 14:37:15    61s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/06 14:37:15    61s] Options:  -maxRouteLayer 5 -noPinGuide
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] routingBox: (0 0) (113840 105640)
[11/06 14:37:15    61s] coreBox:    (25200 25200) (88840 80640)
[11/06 14:37:15    61s] Number of multi-gpin terms=1, multi-gpins=2, moved blk term=0/0
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Phase 1a route (0:00:00.0 858.8M):
[11/06 14:37:15    61s] Est net length = 2.145e+03um = 1.349e+03H + 7.963e+02V
[11/06 14:37:15    61s] Usage: (4.8%H 4.6%V) = (1.546e+03um 1.648e+03um) = (504 327)
[11/06 14:37:15    61s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/06 14:37:15    61s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Phase 1b route (0:00:00.0 858.8M):
[11/06 14:37:15    61s] Usage: (4.8%H 4.6%V) = (1.546e+03um 1.648e+03um) = (504 327)
[11/06 14:37:15    61s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Phase 1c route (0:00:00.0 858.8M):
[11/06 14:37:15    61s] Usage: (4.8%H 4.6%V) = (1.546e+03um 1.648e+03um) = (504 327)
[11/06 14:37:15    61s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Phase 1d route (0:00:00.0 858.8M):
[11/06 14:37:15    61s] Usage: (4.8%H 4.6%V) = (1.546e+03um 1.648e+03um) = (504 327)
[11/06 14:37:15    61s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 858.8M)

[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Phase 1e route (0:00:00.0 858.8M):
[11/06 14:37:15    61s] Usage: (4.8%H 4.6%V) = (1.546e+03um 1.648e+03um) = (504 327)
[11/06 14:37:15    61s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Overflow: 0.00% H + 0.00% V (0:00:00.0 858.8M)

[11/06 14:37:15    61s] Usage: (4.8%H 4.6%V) = (1.546e+03um 1.648e+03um) = (504 327)
[11/06 14:37:15    61s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Congestion distribution:
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Remain	cntH		cntV
[11/06 14:37:15    61s] --------------------------------------
[11/06 14:37:15    61s] --------------------------------------
[11/06 14:37:15    61s]   4:	0	 0.00%	10	 1.70%
[11/06 14:37:15    61s]   5:	588	100.00%	578	98.30%
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Global route (cpu=0.0s real=0.0s 858.8M)
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] *** After '-updateRemainTrks' operation: 
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Usage: (4.8%H 4.6%V) = (1.557e+03um 1.663e+03um) = (508 330)
[11/06 14:37:15    61s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 866.8M)

[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Congestion distribution:
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Remain	cntH		cntV
[11/06 14:37:15    61s] --------------------------------------
[11/06 14:37:15    61s] --------------------------------------
[11/06 14:37:15    61s]   3:	0	 0.00%	1	 0.17%
[11/06 14:37:15    61s]   4:	0	 0.00%	10	 1.70%
[11/06 14:37:15    61s]   5:	588	100.00%	577	98.13%
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] *** Completed Phase 1 route (0:00:00.0 866.8M) ***
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Total length: 2.305e+03um, number of vias: 380
[11/06 14:37:15    61s] M1(H) length: 3.547e+01um, number of vias: 193
[11/06 14:37:15    61s] M2(V) length: 8.389e+02um, number of vias: 177
[11/06 14:37:15    61s] M3(H) length: 1.365e+03um, number of vias: 8
[11/06 14:37:15    61s] M4(V) length: 5.992e+01um, number of vias: 2
[11/06 14:37:15    61s] M5(H) length: 6.160e+00um
[11/06 14:37:15    61s] *** Completed Phase 2 route (0:00:00.0 866.8M) ***
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] *** Finished all Phases (cpu=0:00:00.0 mem=866.8M) ***
[11/06 14:37:15    61s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[11/06 14:37:15    61s] Peak Memory Usage was 866.8M 
[11/06 14:37:15    61s] TrialRoute+GlbRouteEst total runtime= 0:00:00.0
[11/06 14:37:15    61s] *** Finished trialRoute (cpu=0:00:00.0 mem=866.8M) ***
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] ** np local hotspot detection info verbose **
[11/06 14:37:15    61s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] describeCongestion: hCong = 0.00 vCong = 0.00
[11/06 14:37:15    61s] Trial Route Overflow 0.000000(H) 0.000000(V).
[11/06 14:37:15    61s] Start repairing congestion with level 1.
[11/06 14:37:15    61s] Skipped repairing congestion.
[11/06 14:37:15    61s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/06 14:37:15    61s] *** Finishing placeDesign default flow ***
[11/06 14:37:15    61s] **placeDesign ... cpu = 0: 0:10, real = 0: 0:11, mem = 848.1M **
[11/06 14:37:15    61s] 
[11/06 14:37:15    61s] *** Summary of all messages that are not suppressed in this session:
[11/06 14:37:15    61s] Severity  ID               Count  Summary                                  
[11/06 14:37:15    61s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[11/06 14:37:15    61s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[11/06 14:37:15    61s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[11/06 14:37:15    61s] WARNING   ENCCTE-290          96  Could not locate cell %s in any library ...
[11/06 14:37:15    61s] *** Message Summary: 99 warning(s), 0 error(s)
[11/06 14:37:15    61s] 
[11/06 14:37:35    62s] <CMD> verify_drc -report FreqDiv.drc.rpt -limit 1000
[11/06 14:37:35    62s]  *** Starting Verify DRC (MEM: 848.1) ***
[11/06 14:37:35    62s] 
[11/06 14:37:35    62s] ### nrEnv::init -minimal called
[11/06 14:37:35    62s]   VERIFY DRC ...... Starting Verification
[11/06 14:37:35    62s]   VERIFY DRC ...... Initializing
[11/06 14:37:35    62s]   VERIFY DRC ...... Deleting Existing Violations
[11/06 14:37:35    62s]   VERIFY DRC ...... Creating Sub-Areas
[11/06 14:37:35    62s]   VERIFY DRC ...... Using new threading
[11/06 14:37:35    62s]   VERIFY DRC ...... Sub-Area : 1 of 1
[11/06 14:37:35    62s]   VERIFY DRC ...... Sub-Area : 1 complete 273 Viols.
[11/06 14:37:35    62s] 
[11/06 14:37:35    62s]   Verification Complete : 273 Viols.
[11/06 14:37:35    62s] 
[11/06 14:37:35    62s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 104.1M) ***
[11/06 14:37:35    62s] 
[11/06 14:37:42    62s] <CMD> zoomBox 35.540 79.884 62.689 56.468
[11/06 14:37:44    62s] <CMD> zoomBox 42.162 75.367 51.432 68.525
[11/06 14:37:46    62s] <CMD> zoomBox 42.702 75.481 49.661 70.695
[11/06 14:37:49    62s] <CMD> fit
[11/06 14:38:22    63s] <CMD> createClockTreeSpec -bufferList {BUFX12_HV BUFX16_HV BUFX24_HV BUFX2_HV BUFX32_HV BUFX3_HV BUFX4_HV BUFX6_HV BUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX2_HV CLKBUFX32_HV CLKBUFX3_HV CLKBUFX4_HV CLKBUFX6_HV CLKBUFX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV CLKINVX6_HV CLKINVX8_HV DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV INVX12_HV INVX16_HV INVX1_HV INVX24_HV INVX2_HV INVX32_HV INVX3_HV INVX4_HV INVX6_HV INVX8_HV INVXL_HV} -file Clock.ctstch
[11/06 14:38:22    63s] **WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
[11/06 14:38:22    63s] Checking spec file integrity...
[11/06 14:38:23    63s] 
[11/06 14:38:23    63s] ******* createClockTreeSpec begin *******
[11/06 14:38:23    63s] Options:  -bufferList BUFX12_HV BUFX16_HV BUFX24_HV BUFX2_HV BUFX32_HV BUFX3_HV BUFX4_HV BUFX6_HV BUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX2_HV CLKBUFX32_HV CLKBUFX3_HV CLKBUFX4_HV CLKBUFX6_HV CLKBUFX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV CLKINVX6_HV CLKINVX8_HV DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV INVX12_HV INVX16_HV INVX1_HV INVX24_HV INVX2_HV INVX32_HV INVX3_HV INVX4_HV INVX6_HV INVX8_HV INVXL_HV -file Clock.ctstch 
[11/06 14:38:23    63s] New Clock Spec Generation is ON.
[11/06 14:38:23    63s] New CTE tracing is ON.
[11/06 14:38:23    63s] Handle Multi Mode on mixed active views: test_min func_min test_max func_max.
[11/06 14:38:23    63s] *Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
[11/06 14:38:23    63s] INFO: Include DontTouch Net from EDI DB.
[11/06 14:38:23    63s] Total 1 clock roots are extracted.
[11/06 14:38:23    63s] **WARN: analysis view func_min not found, use default_view_setup
[11/06 14:38:23    63s] **WARN: analysis view test_min not found, use default_view_setup
[11/06 14:38:23    63s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/06 14:38:23    63s] **WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
[11/06 14:38:23    63s] Type 'man ENCEXT-6202' for more detail.
[11/06 14:38:23    63s] Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
[11/06 14:38:23    63s] Cap table was created using Encounter 09.13-s229_1.
[11/06 14:38:23    63s] Process name: cmhv7sf_6AM_nm.
[11/06 14:38:23    63s] Importing multi-corner RC tables ... 
[11/06 14:38:23    63s] Summary of Active RC-Corners : 
[11/06 14:38:23    63s]  
[11/06 14:38:23    63s]  Analysis View: func_max
[11/06 14:38:23    63s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:38:23    63s]     RC-Corner Index       : 0
[11/06 14:38:23    63s]     RC-Corner Temperature : 25 Celsius
[11/06 14:38:23    63s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:38:23    63s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:38:23    63s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:38:23    63s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:38:23    63s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:38:23    63s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:38:23    63s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:38:23    63s]  
[11/06 14:38:23    63s]  Analysis View: test_max
[11/06 14:38:23    63s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:38:23    63s]     RC-Corner Index       : 0
[11/06 14:38:23    63s]     RC-Corner Temperature : 25 Celsius
[11/06 14:38:23    63s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:38:23    63s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:38:23    63s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:38:23    63s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:38:23    63s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:38:23    63s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:38:23    63s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:38:23    63s]  
[11/06 14:38:23    63s]  Analysis View: func_min
[11/06 14:38:23    63s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:38:23    63s]     RC-Corner Index       : 0
[11/06 14:38:23    63s]     RC-Corner Temperature : 25 Celsius
[11/06 14:38:23    63s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:38:23    63s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:38:23    63s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:38:23    63s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:38:23    63s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:38:23    63s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:38:23    63s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:38:23    63s]  
[11/06 14:38:23    63s]  Analysis View: test_min
[11/06 14:38:23    63s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:38:23    63s]     RC-Corner Index       : 0
[11/06 14:38:23    63s]     RC-Corner Temperature : 25 Celsius
[11/06 14:38:23    63s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:38:23    63s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:38:23    63s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:38:23    63s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:38:23    63s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:38:23    63s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:38:23    63s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:38:23    63s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:38:23    63s] CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_func.sdc' ...
[11/06 14:38:23    63s] Current (total cpu=0:01:03, real=1:02:58, peak res=632.8M, current mem=816.6M)
[11/06 14:38:23    63s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).
[11/06 14:38:23    63s] 
[11/06 14:38:23    63s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:38:23    63s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units
[11/06 14:38:23    63s] 
[11/06 14:38:23    63s] 
[11/06 14:38:23    63s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=550.7M, current mem=823.6M)
[11/06 14:38:23    63s] Current (total cpu=0:01:03, real=1:02:58, peak res=632.8M, current mem=823.6M)
[11/06 14:38:23    63s] CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_test.sdc' ...
[11/06 14:38:23    63s] Current (total cpu=0:01:03, real=1:02:58, peak res=632.8M, current mem=823.6M)
[11/06 14:38:23    63s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).
[11/06 14:38:23    63s] 
[11/06 14:38:23    63s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:38:23    63s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units
[11/06 14:38:23    63s] 
[11/06 14:38:23    63s] 
[11/06 14:38:23    63s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=551.0M, current mem=823.6M)
[11/06 14:38:23    63s] Current (total cpu=0:01:03, real=1:02:58, peak res=632.8M, current mem=823.6M)
[11/06 14:38:23    64s] Total number of combinational cells: 373
[11/06 14:38:23    64s] Total number of sequential cells: 85
[11/06 14:38:23    64s] Total number of tristate cells: 14
[11/06 14:38:23    64s] Total number of level shifter cells: 0
[11/06 14:38:23    64s] Total number of power gating cells: 0
[11/06 14:38:23    64s] Total number of isolation cells: 0
[11/06 14:38:23    64s] Total number of power switch cells: 0
[11/06 14:38:23    64s] Total number of pulse generator cells: 0
[11/06 14:38:23    64s] Total number of always on buffers: 0
[11/06 14:38:23    64s] Total number of retention cells: 0
[11/06 14:38:23    64s] List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
[11/06 14:38:23    64s] Total number of usable buffers: 19
[11/06 14:38:23    64s] List of unusable buffers:
[11/06 14:38:23    64s] Total number of unusable buffers: 0
[11/06 14:38:23    64s] List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
[11/06 14:38:23    64s] Total number of usable inverters: 22
[11/06 14:38:23    64s] List of unusable inverters:
[11/06 14:38:23    64s] Total number of unusable inverters: 0
[11/06 14:38:23    64s] List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
[11/06 14:38:23    64s] Total number of identified usable delay cells: 4
[11/06 14:38:23    64s] List of identified unusable delay cells:
[11/06 14:38:23    64s] Total number of identified unusable delay cells: 0
[11/06 14:38:23    64s] createClockTreeSpec invoking cleanupSpecifyClockTree
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] Reading clock tree spec file 'Clock.ctstch' ...
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] RouteType               : FE_CTS_DEFAULT
[11/06 14:38:23    64s] PreferredExtraSpace     : 1
[11/06 14:38:23    64s] Shield                  : NONE
[11/06 14:38:23    64s] PreferLayer             : M1 M2 M3 M4 M5 
[11/06 14:38:23    64s] RC Information for View func_max :
[11/06 14:38:23    64s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:38:23    64s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:38:23    64s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:38:23    64s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:38:23    64s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:38:23    64s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:38:23    64s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:38:23    64s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:38:23    64s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:38:23    64s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] RC Information for View test_max :
[11/06 14:38:23    64s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:38:23    64s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:38:23    64s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:38:23    64s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:38:23    64s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:38:23    64s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:38:23    64s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:38:23    64s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:38:23    64s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:38:23    64s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] RC Information for View func_min :
[11/06 14:38:23    64s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:38:23    64s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:38:23    64s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:38:23    64s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:38:23    64s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:38:23    64s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:38:23    64s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:38:23    64s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:38:23    64s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:38:23    64s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] RC Information for View test_min :
[11/06 14:38:23    64s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:38:23    64s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:38:23    64s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:38:23    64s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:38:23    64s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:38:23    64s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:38:23    64s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:38:23    64s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:38:23    64s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:38:23    64s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] RouteType               : FE_CTS_DEFAULT_LEAF
[11/06 14:38:23    64s] PreferredExtraSpace     : 1
[11/06 14:38:23    64s] Shield                  : NONE
[11/06 14:38:23    64s] PreferLayer             : M1 M2 M3 M4 M5 
[11/06 14:38:23    64s] RC Information for View func_max :
[11/06 14:38:23    64s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:38:23    64s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:38:23    64s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:38:23    64s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:38:23    64s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:38:23    64s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:38:23    64s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:38:23    64s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:38:23    64s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:38:23    64s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] RC Information for View test_max :
[11/06 14:38:23    64s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:38:23    64s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:38:23    64s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:38:23    64s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:38:23    64s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:38:23    64s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:38:23    64s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:38:23    64s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:38:23    64s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:38:23    64s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] RC Information for View func_min :
[11/06 14:38:23    64s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:38:23    64s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:38:23    64s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:38:23    64s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:38:23    64s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:38:23    64s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:38:23    64s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:38:23    64s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:38:23    64s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:38:23    64s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] RC Information for View test_min :
[11/06 14:38:23    64s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:38:23    64s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:38:23    64s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:38:23    64s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:38:23    64s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:38:23    64s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:38:23    64s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:38:23    64s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:38:23    64s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:38:23    64s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] Switching off Advanced RC Correlation modes in AAE mode.
[11/06 14:38:23    64s] Active Analysis Views for CTS are,
[11/06 14:38:23    64s] #1 func_max
[11/06 14:38:23    64s] #2 test_max
[11/06 14:38:23    64s] #3 func_min
[11/06 14:38:23    64s] #4 test_min
[11/06 14:38:23    64s] Default Analysis Views is func_max
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] ****** AutoClockRootPin ******
[11/06 14:38:23    64s] AutoClockRootPin 1: Fin
[11/06 14:38:23    64s] # NoGating         NO
[11/06 14:38:23    64s] # SetDPinAsSync    NO
[11/06 14:38:23    64s] # SetIoPinAsSync   NO
[11/06 14:38:23    64s] # SetAsyncSRPinAsSync   NO
[11/06 14:38:23    64s] # SetTriStEnPinAsSync   NO
[11/06 14:38:23    64s] # SetBBoxPinAsSync   NO
[11/06 14:38:23    64s] # RouteClkNet      YES
[11/06 14:38:23    64s] # PostOpt          YES
[11/06 14:38:23    64s] # RouteType        FE_CTS_DEFAULT
[11/06 14:38:23    64s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] ***** !! NOTE !! *****
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[11/06 14:38:23    64s] If you want to change the behavior, you need to use the SetDPinAsSync
[11/06 14:38:23    64s] or SetIoPinAsSync statement in the clock tree specification file,
[11/06 14:38:23    64s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[11/06 14:38:23    64s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[11/06 14:38:23    64s] before specifyClockTree command.
[11/06 14:38:23    64s] 
[11/06 14:38:23    64s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=839.6M) ***
[11/06 14:38:23    64s] *** End createClockTreeSpec (cpu=0:00:00.7, real=0:00:01.0, mem=839.6M) ***
[11/06 14:38:37    64s] <CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
[11/06 14:38:37    64s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[11/06 14:38:37    64s] **WARN: (ENCCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
[11/06 14:38:37    64s] **ERROR: (ENCCK-9000):	Option -fixedInstBeforeCTS is not supported when setCTSMode -engine is not ck, please use changeClockStatus command before clockDesign.
[11/06 14:38:37    64s] 
[11/06 14:38:37    64s]   clockDesign
[11/06 14:38:37    64s]     [-specFile {filename1 filename2 ...}]
[11/06 14:38:37    64s]     [-genSpecOnly filename]
[11/06 14:38:37    64s]     [-outDir dirname]
[11/06 14:38:37    64s]     [-clk clockname]
[11/06 14:38:37    64s]     [-macromodel filename]
[11/06 14:38:37    64s]     [-check]
[11/06 14:38:37    64s]     [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
[11/06 14:38:37    64s]     [-noDeleteClockTree]
[11/06 14:38:37    64s]     [-postCTSsdcFile filename]
[11/06 14:38:37    64s]     [-incrPostCTSsdcFile filename]
[11/06 14:38:37    64s]     [-pulsedLatch]
[11/06 14:38:37    64s]     [-honorSDCDontTouch]
[11/06 14:38:37    64s]     [-preserveAssertion]
[11/06 14:38:37    64s]     [-skipTimeDesign]
[11/06 14:38:37    64s]     [-noSkipTimeDesign]
[11/06 14:38:37    64s]   
[11/06 14:38:37    64s] 
[11/06 14:38:37    64s] *** Summary of all messages that are not suppressed in this session:
[11/06 14:38:37    64s] Severity  ID               Count  Summary                                  
[11/06 14:38:37    64s] ERROR     ENCCK-9000           2  %s                                       
[11/06 14:38:37    64s] *** Message Summary: 0 warning(s), 2 error(s)
[11/06 14:38:37    64s] 
[11/06 14:40:43    65s] <CMD> displayClockPhaseDelay -preRoute
[11/06 14:40:43    65s] Redoing specifyClockTree ...
[11/06 14:40:43    65s] Checking spec file integrity...
[11/06 14:40:43    65s] 
[11/06 14:40:43    65s] displayClockPhaseDelay Option :  -preRoute 
[11/06 14:41:32    65s] <CMD> setLayerPreference net -isVisible 0
[11/06 14:41:32    65s] <CMD> setLayerPreference power -isVisible 0
[11/06 14:41:32    65s] <CMD> setLayerPreference pgPower -isVisible 0
[11/06 14:41:32    65s] <CMD> setLayerPreference pgGround -isVisible 0
[11/06 14:41:32    65s] <CMD> setLayerPreference shield -isVisible 0
[11/06 14:41:32    65s] <CMD> setLayerPreference metalFill -isVisible 0
[11/06 14:41:32    65s] <CMD> setLayerPreference clock -isVisible 0
[11/06 14:41:36    65s] <CMD> setLayerPreference net -isVisible 1
[11/06 14:41:36    65s] <CMD> setLayerPreference power -isVisible 1
[11/06 14:41:36    65s] <CMD> setLayerPreference pgPower -isVisible 1
[11/06 14:41:36    65s] <CMD> setLayerPreference pgGround -isVisible 1
[11/06 14:41:36    65s] <CMD> setLayerPreference shield -isVisible 1
[11/06 14:41:36    65s] <CMD> setLayerPreference metalFill -isVisible 1
[11/06 14:41:36    65s] <CMD> setLayerPreference clock -isVisible 1
[11/06 14:41:36    65s] <CMD> setLayerPreference net -isVisible 0
[11/06 14:41:36    65s] <CMD> setLayerPreference power -isVisible 0
[11/06 14:41:36    65s] <CMD> setLayerPreference pgPower -isVisible 0
[11/06 14:41:36    65s] <CMD> setLayerPreference pgGround -isVisible 0
[11/06 14:41:36    65s] <CMD> setLayerPreference shield -isVisible 0
[11/06 14:41:36    65s] <CMD> setLayerPreference metalFill -isVisible 0
[11/06 14:41:36    65s] <CMD> setLayerPreference clock -isVisible 0
[11/06 14:41:37    65s] <CMD> setLayerPreference net -isVisible 1
[11/06 14:41:37    65s] <CMD> setLayerPreference power -isVisible 1
[11/06 14:41:37    65s] <CMD> setLayerPreference pgPower -isVisible 1
[11/06 14:41:37    65s] <CMD> setLayerPreference pgGround -isVisible 1
[11/06 14:41:37    65s] <CMD> setLayerPreference shield -isVisible 1
[11/06 14:41:37    65s] <CMD> setLayerPreference metalFill -isVisible 1
[11/06 14:41:37    65s] <CMD> setLayerPreference clock -isVisible 1
[11/06 14:41:38    65s] <CMD> setLayerPreference net -isVisible 0
[11/06 14:41:38    65s] <CMD> setLayerPreference power -isVisible 0
[11/06 14:41:38    65s] <CMD> setLayerPreference pgPower -isVisible 0
[11/06 14:41:38    65s] <CMD> setLayerPreference pgGround -isVisible 0
[11/06 14:41:38    65s] <CMD> setLayerPreference shield -isVisible 0
[11/06 14:41:38    65s] <CMD> setLayerPreference metalFill -isVisible 0
[11/06 14:41:38    65s] <CMD> setLayerPreference clock -isVisible 0
[11/06 14:42:05    66s] <CMD> encMessage warning 0
[11/06 14:42:05    66s] Suppress "**WARN ..." messages.
[11/06 14:42:05    66s] <CMD> encMessage debug 0
[11/06 14:42:05    66s] <CMD> encMessage info 0
[11/06 14:42:05    66s] **WARN: (ENCSYC-6163):	Command 'freeDesign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
[11/06 14:42:05    66s] Free PSO.
[11/06 14:42:05    66s] 
[11/06 14:42:05    66s] 
[11/06 14:42:05    66s] Info (SM2C): Status of key globals:
[11/06 14:42:05    66s] 	 MMMC-by-default flow     : 1
[11/06 14:42:05    66s] 	 Default MMMC objs envvar : 0
[11/06 14:42:05    66s] 	 Data portability         : 0
[11/06 14:42:05    66s] 	 MMMC PV Emulation        : 0
[11/06 14:42:05    66s] 	 MMMC debug               : 0
[11/06 14:42:05    66s] 	 Init_Design flow         : 1
[11/06 14:42:05    66s] 
[11/06 14:42:05    66s] 
[11/06 14:42:05    66s] 	 CTE SM2C global          : false
[11/06 14:42:05    66s] 	 Reporting view filter    : false
[11/06 14:42:05    66s] Loading global variable file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring_stripe_pin/FreqDiv.globals ...
[11/06 14:42:05    67s] **WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
[11/06 14:42:05    67s] **WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
[11/06 14:42:05    67s] **WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
[11/06 14:42:05    67s] **WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
[11/06 14:42:05    67s] **WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
[11/06 14:42:05    67s] **WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
[11/06 14:42:05    67s] **WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
[11/06 14:42:05    67s] **WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
[11/06 14:42:05    67s] **WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.
[11/06 14:42:06    67s] **WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'RX_M1'.
[11/06 14:42:06    67s] **WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'RX_M1_min'.
[11/06 14:42:06    67s] **WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'DRX_M1'.
[11/06 14:42:06    67s] Loading view definition file from /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring_stripe_pin/viewDefinition.tcl
[11/06 14:42:06    67s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
[11/06 14:42:06    67s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
[11/06 14:42:06    67s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
[11/06 14:42:06    67s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
[11/06 14:42:06    67s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
[11/06 14:42:06    67s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
[11/06 14:42:06    67s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
[11/06 14:42:06    67s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
[11/06 14:42:06    67s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
[11/06 14:42:06    67s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
[11/06 14:42:06    67s] **WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
[11/06 14:42:09    70s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=1.16min, fe_real=66.73min, fe_mem=690.6M) ***
[11/06 14:42:09    70s] Loading preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring_stripe_pin/enc.pref.tcl ...
[11/06 14:42:09    70s] Loading mode file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring_stripe_pin/FreqDiv.mode ...
[11/06 14:42:09    70s] **WARN: analysis view func_min not found, use default_view_setup
[11/06 14:42:09    70s] **WARN: analysis view test_min not found, use default_view_setup
[11/06 14:42:09    70s] **WARN: analysis view func_min not found, use default_view_setup
[11/06 14:42:09    70s] **WARN: analysis view test_min not found, use default_view_setup
[11/06 14:42:09    70s] **WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
[11/06 14:42:09    70s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).
[11/06 14:42:09    70s] 
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:09    70s] **WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
[11/06 14:42:09    70s] To avoid this warning, increase the display limit per unique message by
[11/06 14:42:09    70s] using the set_message -limit <number> command.
[11/06 14:42:09    70s] The message limit can be removed by using the set_message -no_limit command.
[11/06 14:42:09    70s] Note that setting a very large number using the set_message -limit command
[11/06 14:42:09    70s] or removing the message limit using the set_message -no_limit command can
[11/06 14:42:09    70s] significantly increase the log file size.
[11/06 14:42:09    70s] To suppress a message, use the set_message -suppress command.
[11/06 14:42:09    70s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).
[11/06 14:42:09    70s] 
[11/06 14:42:09    70s] **WARN: (ENCOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Encounter. This property is not translated and it will be lost in round trip unless updateMode is enabled.
[11/06 14:42:13    70s] <CMD> setDrawView place
[11/06 14:42:14    70s] <CMD> setDrawView ameba
[11/06 14:42:15    70s] <CMD> setDrawView fplan
[11/06 14:42:16    70s] <CMD> setDrawView place
[11/06 14:42:17    70s] <CMD> setDrawView place
[11/06 14:42:22    71s] <CMD> setLayerPreference net -isVisible 1
[11/06 14:42:22    71s] <CMD> setLayerPreference power -isVisible 1
[11/06 14:42:22    71s] <CMD> setLayerPreference pgPower -isVisible 1
[11/06 14:42:22    71s] <CMD> setLayerPreference pgGround -isVisible 1
[11/06 14:42:22    71s] <CMD> setLayerPreference shield -isVisible 1
[11/06 14:42:22    71s] <CMD> setLayerPreference metalFill -isVisible 1
[11/06 14:42:22    71s] <CMD> setLayerPreference clock -isVisible 1
[11/06 14:42:45    71s] <CMD_INTERNAL> print {---# Setup MMMC
---#}
[11/06 14:42:45    71s] ---# Setup MMMC
---#
[11/06 14:42:45    71s] <CMD> create_rc_corner -name ams_rc_corner_typ  -cap_table {/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable}  -preRoute_res {1.0}  -postRoute_res {1.0}  -preRoute_cap {1.0}  -postRoute_cap {1.0}  -postRoute_xcap {1.0}  -qx_tech_file {/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile}
[11/06 14:42:45    71s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/06 14:42:45    71s] **WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
[11/06 14:42:45    71s] Type 'man ENCEXT-6202' for more detail.
[11/06 14:42:45    71s] Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
[11/06 14:42:45    71s] Cap table was created using Encounter 09.13-s229_1.
[11/06 14:42:45    71s] Process name: cmhv7sf_6AM_nm.
[11/06 14:42:45    71s] Importing multi-corner RC tables ... 
[11/06 14:42:45    71s] Summary of Active RC-Corners : 
[11/06 14:42:45    71s]  
[11/06 14:42:45    71s]  Analysis View: func_max
[11/06 14:42:45    71s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:42:45    71s]     RC-Corner Index       : 0
[11/06 14:42:45    71s]     RC-Corner Temperature : 25 Celsius
[11/06 14:42:45    71s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:42:45    71s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:42:45    71s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:42:45    71s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:42:45    71s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:42:45    71s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:42:45    71s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:42:45    71s]  
[11/06 14:42:45    71s]  Analysis View: test_max
[11/06 14:42:45    71s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:42:45    71s]     RC-Corner Index       : 0
[11/06 14:42:45    71s]     RC-Corner Temperature : 25 Celsius
[11/06 14:42:45    71s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:42:45    71s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:42:45    71s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:42:45    71s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:42:45    71s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:42:45    71s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:42:45    71s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:42:45    71s]  
[11/06 14:42:45    71s]  Analysis View: func_min
[11/06 14:42:45    71s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:42:45    71s]     RC-Corner Index       : 0
[11/06 14:42:45    71s]     RC-Corner Temperature : 25 Celsius
[11/06 14:42:45    71s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:42:45    71s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:42:45    71s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:42:45    71s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:42:45    71s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:42:45    71s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:42:45    71s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:42:45    71s]  
[11/06 14:42:45    71s]  Analysis View: test_min
[11/06 14:42:45    71s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:42:45    71s]     RC-Corner Index       : 0
[11/06 14:42:45    71s]     RC-Corner Temperature : 25 Celsius
[11/06 14:42:45    71s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:42:45    71s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:42:45    71s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:42:45    71s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:42:45    71s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:42:45    71s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:42:45    71s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:45    71s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:42:45    71s] <CMD_INTERNAL> print {---#   rc_corner        : ams_rc_corner_typ}
[11/06 14:42:45    71s] ---#   rc_corner        : ams_rc_corner_typ
[11/06 14:42:45    71s] <CMD> create_library_set -name libs_min -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_BC.lib  }
[11/06 14:42:45    71s] <CMD> create_library_set -name libs_max -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib  }
[11/06 14:42:45    71s] <CMD> create_library_set -name libs_typ -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_TYP.lib  }
[11/06 14:42:45    71s] <CMD_INTERNAL> print {---#   lib-sets         : libs_min, libs_max, libs_typ}
[11/06 14:42:45    71s] ---#   lib-sets         : libs_min, libs_max, libs_typ
[11/06 14:42:45    71s] <CMD> create_constraint_mode -name $cons -sdc_files $filename
[11/06 14:42:45    71s] CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_test.sdc' ...
[11/06 14:42:45    71s] Current (total cpu=0:01:11, real=1:07:20, peak res=632.8M, current mem=769.2M)
[11/06 14:42:45    71s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).
[11/06 14:42:45    71s] 
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:45    71s] **WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
[11/06 14:42:45    71s] To avoid this warning, increase the display limit per unique message by
[11/06 14:42:45    71s] using the set_message -limit <number> command.
[11/06 14:42:45    71s] The message limit can be removed by using the set_message -no_limit command.
[11/06 14:42:45    71s] Note that setting a very large number using the set_message -limit command
[11/06 14:42:45    71s] or removing the message limit using the set_message -no_limit command can
[11/06 14:42:45    71s] significantly increase the log file size.
[11/06 14:42:45    71s] To suppress a message, use the set_message -suppress command.
[11/06 14:42:45    71s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:42:45    71s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units
[11/06 14:42:45    71s] 
[11/06 14:42:45    71s] 
[11/06 14:42:45    71s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=537.5M, current mem=776.2M)
[11/06 14:42:45    71s] Current (total cpu=0:01:11, real=1:07:20, peak res=632.8M, current mem=776.2M)
[11/06 14:42:45    71s] CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_func.sdc' ...
[11/06 14:42:45    71s] Current (total cpu=0:01:11, real=1:07:20, peak res=632.8M, current mem=776.2M)
[11/06 14:42:45    71s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).
[11/06 14:42:45    71s] 
[11/06 14:42:45    71s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:42:45    71s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units
[11/06 14:42:45    71s] 
[11/06 14:42:45    71s] 
[11/06 14:42:45    71s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=537.8M, current mem=776.2M)
[11/06 14:42:45    71s] Current (total cpu=0:01:11, real=1:07:20, peak res=632.8M, current mem=776.2M)
[11/06 14:42:45    71s] <CMD> create_constraint_mode -name $cons -sdc_files $filename
[11/06 14:42:46    71s] CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_test.sdc' ...
[11/06 14:42:46    71s] Current (total cpu=0:01:11, real=1:07:21, peak res=632.8M, current mem=771.2M)
[11/06 14:42:46    71s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).
[11/06 14:42:46    71s] 
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:46    71s] **WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
[11/06 14:42:46    71s] To avoid this warning, increase the display limit per unique message by
[11/06 14:42:46    71s] using the set_message -limit <number> command.
[11/06 14:42:46    71s] The message limit can be removed by using the set_message -no_limit command.
[11/06 14:42:46    71s] Note that setting a very large number using the set_message -limit command
[11/06 14:42:46    71s] or removing the message limit using the set_message -no_limit command can
[11/06 14:42:46    71s] significantly increase the log file size.
[11/06 14:42:46    71s] To suppress a message, use the set_message -suppress command.
[11/06 14:42:46    71s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:42:46    71s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units
[11/06 14:42:46    71s] 
[11/06 14:42:46    71s] 
[11/06 14:42:46    71s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=538.1M, current mem=778.3M)
[11/06 14:42:46    71s] Current (total cpu=0:01:11, real=1:07:21, peak res=632.8M, current mem=778.3M)
[11/06 14:42:46    71s] CTE reading timing constraint file 'CONSTRAINTS/FreqDiv_func.sdc' ...
[11/06 14:42:46    71s] Current (total cpu=0:01:11, real=1:07:21, peak res=632.8M, current mem=778.3M)
[11/06 14:42:46    71s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).
[11/06 14:42:46    71s] 
[11/06 14:42:46    71s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:42:46    71s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units
[11/06 14:42:46    71s] 
[11/06 14:42:46    71s] 
[11/06 14:42:46    71s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=538.4M, current mem=778.3M)
[11/06 14:42:46    71s] Current (total cpu=0:01:11, real=1:07:21, peak res=632.8M, current mem=778.3M)
[11/06 14:42:46    71s] <CMD_INTERNAL> print {---#   constraint-modes : func test}
[11/06 14:42:46    71s] ---#   constraint-modes : func test
[11/06 14:42:46    71s] <CMD> create_delay_corner -name corner_min -library_set {libs_min} -opcond_library {h18_CORELIB_HV_BC} -opcond {best} -rc_corner {ams_rc_corner_typ}
[11/06 14:42:46    71s] <CMD> create_delay_corner -name corner_max -library_set {libs_max} -opcond_library {h18_CORELIB_HV_WC} -opcond {worst} -rc_corner {ams_rc_corner_typ}
[11/06 14:42:46    71s] <CMD> create_delay_corner -name corner_typ -library_set {libs_typ} -opcond_library {h18_CORELIB_HV_TYP} -opcond {typical} -rc_corner {ams_rc_corner_typ}
[11/06 14:42:46    71s] <CMD_INTERNAL> print {---#   delay-corners    : corner_min, corner_max, corner_typ}
[11/06 14:42:46    71s] ---#   delay-corners    : corner_min, corner_max, corner_typ
[11/06 14:42:46    71s] <CMD_INTERNAL> print {---#   analysis-views   : }
[11/06 14:42:46    71s] ---#   analysis-views   : 
[11/06 14:42:46    71s] ---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
[11/06 14:42:46    71s] ---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
[11/06 14:42:46    71s] ---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
[11/06 14:42:46    71s] ---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
[11/06 14:42:46    71s] ---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
[11/06 14:42:46    71s] ---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
[11/06 14:42:46    71s] <CMD_INTERNAL> print {---#
---# use following command to show analysis view definitions
         report_analysis_view 
}
[11/06 14:42:46    71s] ---#
---# use following command to show analysis view definitions
         report_analysis_view 

[11/06 14:42:54    71s] <CMD> set_analysis_view -setup $maxviewList -hold $minviewList
[11/06 14:42:55    72s] **WARN: analysis view func_min not found, use default_view_setup
[11/06 14:42:55    72s] **WARN: analysis view test_min not found, use default_view_setup
[11/06 14:42:55    72s] **WARN: analysis view func_min not found, use default_view_setup
[11/06 14:42:55    72s] **WARN: analysis view test_min not found, use default_view_setup
[11/06 14:42:55    72s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/06 14:42:55    72s] **WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
[11/06 14:42:55    72s] Type 'man ENCEXT-6202' for more detail.
[11/06 14:42:55    72s] Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
[11/06 14:42:55    72s] Cap table was created using Encounter 09.13-s229_1.
[11/06 14:42:55    72s] Process name: cmhv7sf_6AM_nm.
[11/06 14:42:55    72s] Importing multi-corner RC tables ... 
[11/06 14:42:55    72s] Summary of Active RC-Corners : 
[11/06 14:42:55    72s]  
[11/06 14:42:55    72s]  Analysis View: func_max
[11/06 14:42:55    72s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:42:55    72s]     RC-Corner Index       : 0
[11/06 14:42:55    72s]     RC-Corner Temperature : 25 Celsius
[11/06 14:42:55    72s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:42:55    72s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:42:55    72s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:42:55    72s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:42:55    72s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:42:55    72s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:42:55    72s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:42:55    72s]  
[11/06 14:42:55    72s]  Analysis View: test_max
[11/06 14:42:55    72s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:42:55    72s]     RC-Corner Index       : 0
[11/06 14:42:55    72s]     RC-Corner Temperature : 25 Celsius
[11/06 14:42:55    72s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:42:55    72s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:42:55    72s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:42:55    72s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:42:55    72s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:42:55    72s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:42:55    72s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:42:55    72s]  
[11/06 14:42:55    72s]  Analysis View: func_min
[11/06 14:42:55    72s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:42:55    72s]     RC-Corner Index       : 0
[11/06 14:42:55    72s]     RC-Corner Temperature : 25 Celsius
[11/06 14:42:55    72s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:42:55    72s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:42:55    72s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:42:55    72s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:42:55    72s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:42:55    72s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:42:55    72s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:42:55    72s]  
[11/06 14:42:55    72s]  Analysis View: test_min
[11/06 14:42:55    72s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:42:55    72s]     RC-Corner Index       : 0
[11/06 14:42:55    72s]     RC-Corner Temperature : 25 Celsius
[11/06 14:42:55    72s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:42:55    72s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:42:55    72s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:42:55    72s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:42:55    72s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:42:55    72s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:42:55    72s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:42:55    72s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:42:55    72s] Message <TA-968> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[11/06 14:42:55    72s] Current (total cpu=0:01:12, real=1:07:30, peak res=632.8M, current mem=771.2M)
[11/06 14:42:55    72s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).
[11/06 14:42:55    72s] 
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:42:55    72s] **WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
[11/06 14:42:55    72s] To avoid this warning, increase the display limit per unique message by
[11/06 14:42:55    72s] using the set_message -limit <number> command.
[11/06 14:42:55    72s] The message limit can be removed by using the set_message -no_limit command.
[11/06 14:42:55    72s] Note that setting a very large number using the set_message -limit command
[11/06 14:42:55    72s] or removing the message limit using the set_message -no_limit command can
[11/06 14:42:55    72s] significantly increase the log file size.
[11/06 14:42:55    72s] To suppress a message, use the set_message -suppress command.
[11/06 14:42:55    72s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:42:55    72s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units
[11/06 14:42:55    72s] 
[11/06 14:42:55    72s] 
[11/06 14:42:55    72s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=538.7M, current mem=778.3M)
[11/06 14:42:55    72s] Current (total cpu=0:01:12, real=1:07:30, peak res=632.8M, current mem=778.3M)
[11/06 14:42:55    72s] Current (total cpu=0:01:12, real=1:07:30, peak res=632.8M, current mem=778.3M)
[11/06 14:42:55    72s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).
[11/06 14:42:55    72s] 
[11/06 14:42:55    72s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:42:55    72s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units
[11/06 14:42:55    72s] 
[11/06 14:42:55    72s] 
[11/06 14:42:55    72s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=539.1M, current mem=778.3M)
[11/06 14:42:55    72s] Current (total cpu=0:01:12, real=1:07:30, peak res=632.8M, current mem=778.3M)
[11/06 14:42:55    72s] Total number of combinational cells: 373
[11/06 14:42:55    72s] Total number of sequential cells: 85
[11/06 14:42:55    72s] Total number of tristate cells: 14
[11/06 14:42:55    72s] Total number of level shifter cells: 0
[11/06 14:42:55    72s] Total number of power gating cells: 0
[11/06 14:42:55    72s] Total number of isolation cells: 0
[11/06 14:42:55    72s] Total number of power switch cells: 0
[11/06 14:42:55    72s] Total number of pulse generator cells: 0
[11/06 14:42:55    72s] Total number of always on buffers: 0
[11/06 14:42:55    72s] Total number of retention cells: 0
[11/06 14:42:55    72s] List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
[11/06 14:42:55    72s] Total number of usable buffers: 19
[11/06 14:42:55    72s] List of unusable buffers:
[11/06 14:42:55    72s] Total number of unusable buffers: 0
[11/06 14:42:55    72s] List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
[11/06 14:42:55    72s] Total number of usable inverters: 22
[11/06 14:42:55    72s] List of unusable inverters:
[11/06 14:42:55    72s] Total number of unusable inverters: 0
[11/06 14:42:55    72s] List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
[11/06 14:42:55    72s] Total number of identified usable delay cells: 4
[11/06 14:42:55    72s] List of identified unusable delay cells:
[11/06 14:42:55    72s] Total number of identified unusable delay cells: 0
[11/06 14:43:06    72s] <CMD> timeDesign -prePlace -expandedViews
[11/06 14:43:06    72s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[11/06 14:43:06    72s] Set Using Default Delay Limit as 101.
[11/06 14:43:06    72s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/06 14:43:06    72s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[11/06 14:43:06    72s] Set Default Net Delay as 0 ps.
[11/06 14:43:06    72s] Set Default Net Load as 0 pF. 
[11/06 14:43:06    72s] Effort level <high> specified for reg2reg path_group
[11/06 14:43:06    72s] Effort level <high> specified for reg2cgate path_group
[11/06 14:43:06    72s] Found active setup analysis view func_max
[11/06 14:43:06    72s] Found active setup analysis view test_max
[11/06 14:43:06    72s] Found active hold analysis view func_min
[11/06 14:43:06    72s] Found active hold analysis view test_min
[11/06 14:43:06    72s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 14:43:06    72s] AAE_THRD: End delay calculation. (MEM=914.125 CPU=0:00:00.0 REAL=0:00:00.0)
[11/06 14:43:06    73s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.448  | 21.146  | 10.357  |  8.448  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_max            |  8.448  | 21.146  | 10.357  |  8.448  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_max            |  8.448  | 21.146  | 10.357  |  8.448  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[11/06 14:43:06    73s] Resetting back High Fanout Nets as non-ideal
[11/06 14:43:06    73s] Set Default Net Delay as 1000 ps.
[11/06 14:43:06    73s] Set Default Net Load as 0.5 pF. 
[11/06 14:43:06    73s] Reported timing to dir ./timingReports
[11/06 14:43:06    73s] Total CPU time: 0.62 sec
[11/06 14:43:06    73s] Total Real time: 0.0 sec
[11/06 14:43:06    73s] Total Memory Usage: 843.566406 Mbytes
[11/06 14:43:40    73s] **WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/06 14:44:28    74s] <CMD> setEndCapMode -reset
[11/06 14:44:28    74s] <CMD> setEndCapMode -boundary_tap false
[11/06 14:44:28    74s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/06 14:44:28    74s] **WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/06 14:44:28    74s] <CMD> setPlaceMode -reset
[11/06 14:44:28    74s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/06 14:44:46    74s] <CMD> setPlaceMode -fp false
[11/06 14:44:46    74s] <CMD> placeDesign
[11/06 14:44:46    74s] *** Starting placeDesign default flow ***
[11/06 14:44:46    74s] **INFO: Enable pre-place timing setting for timing analysis
[11/06 14:44:46    74s] Set Using Default Delay Limit as 101.
[11/06 14:44:46    74s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/06 14:44:46    74s] Set Default Net Delay as 0 ps.
[11/06 14:44:46    74s] Set Default Net Load as 0 pF. 
[11/06 14:44:46    74s] **INFO: Analyzing IO path groups for slack adjustment
[11/06 14:44:46    74s] Effort level <high> specified for reg2reg_tmp.22045 path_group
[11/06 14:44:46    75s] #################################################################################
[11/06 14:44:46    75s] # Design Stage: PreRoute
[11/06 14:44:46    75s] # Design Mode: 90nm
[11/06 14:44:46    75s] # Analysis Mode: MMMC non-OCV
[11/06 14:44:46    75s] # Extraction Mode: default
[11/06 14:44:46    75s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[11/06 14:44:46    75s] # Switching Delay Calculation Engine to AAE
[11/06 14:44:46    75s] #################################################################################
[11/06 14:44:46    75s] Calculate delays in BcWc mode...
[11/06 14:44:46    75s] Calculate delays in BcWc mode...
[11/06 14:44:46    75s] Topological Sorting (CPU = 0:00:00.0, MEM = 861.9M, InitMEM = 861.9M)
[11/06 14:44:46    75s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 14:44:46    75s] AAE_THRD: End delay calculation. (MEM=916.121 CPU=0:00:00.0 REAL=0:00:00.0)
[11/06 14:44:46    75s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 916.1M) ***
[11/06 14:44:47    75s] *** Start deleteBufferTree ***
[11/06 14:44:47    75s] Info: Detect buffers to remove automatically.
[11/06 14:44:47    75s] Analyzing netlist ...
[11/06 14:44:47    75s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[11/06 14:44:47    75s] Updating netlist
[11/06 14:44:47    75s] 
[11/06 14:44:47    75s] *summary: 0 instances (buffers/inverters) removed
[11/06 14:44:47    75s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/06 14:44:47    75s] **INFO: Disable pre-place timing setting for timing analysis
[11/06 14:44:47    75s] Set Using Default Delay Limit as 1000.
[11/06 14:44:47    75s] Set Default Net Delay as 1000 ps.
[11/06 14:44:47    75s] Set Default Net Load as 0.5 pF. 
[11/06 14:44:47    75s] *** Starting "NanoPlace(TM) placement v#2 (mem=900.1M)" ...
[11/06 14:44:55    83s] *** Build Buffered Sizing Timing Model
[11/06 14:44:55    83s] (cpu=0:00:08.3 mem=900.1M) ***
[11/06 14:44:55    84s] *** Build Virtual Sizing Timing Model
[11/06 14:44:55    84s] (cpu=0:00:08.9 mem=900.1M) ***
[11/06 14:44:55    84s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/06 14:44:56    84s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[11/06 14:44:56    84s] Define the scan chains before using this option.
[11/06 14:44:56    84s] Type 'man ENCSP-9042' for more detail.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
[11/06 14:44:56    84s] **WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
[11/06 14:44:56    84s] To avoid this warning, increase the display limit per unique message by
[11/06 14:44:56    84s] using the set_message -limit <number> command.
[11/06 14:44:56    84s] The message limit can be removed by using the set_message -no_limit command.
[11/06 14:44:56    84s] Note that setting a very large number using the set_message -limit command
[11/06 14:44:56    84s] or removing the message limit using the set_message -no_limit command can
[11/06 14:44:56    84s] significantly increase the log file size.
[11/06 14:44:56    84s] To suppress a message, use the set_message -suppress command.
[11/06 14:44:56    84s] #std cell=49 (0 fixed + 49 movable) #block=0 (0 floating + 0 preplaced)
[11/06 14:44:56    84s] #ioInst=0 #net=69 #term=201 #term/net=2.91, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=8
[11/06 14:44:56    84s] stdCell: 49 single + 0 double + 0 multi
[11/06 14:44:56    84s] Total standard cell length = 0.3500 (mm), area = 0.0018 (mm^2)
[11/06 14:44:56    84s] Core basic site is ams018hvSite
[11/06 14:44:56    84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 14:44:56    84s] Average module density = 0.817.
[11/06 14:44:56    84s] Density for the design = 0.817.
[11/06 14:44:56    84s]        = stdcell_area 625 sites (1764 um^2) / alloc_area 765 sites (2159 um^2).
[11/06 14:44:56    84s] Pin Density = 0.322.
[11/06 14:44:56    84s]             = total # of pins 201 / total Instance area 625.
[11/06 14:44:56    84s] === lastAutoLevel = 5 
[11/06 14:44:56    84s] Clock gating cells determined by native netlist tracing.
[11/06 14:44:56    84s] Effort level <high> specified for reg2reg path_group
[11/06 14:44:56    84s] Effort level <high> specified for reg2cgate path_group
[11/06 14:44:56    84s] Iteration  1: Total net bbox = 7.548e+02 (6.30e+02 1.25e+02)
[11/06 14:44:56    84s]               Est.  stn bbox = 8.679e+02 (7.38e+02 1.30e+02)
[11/06 14:44:56    84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 908.4M
[11/06 14:44:56    84s] Iteration  2: Total net bbox = 7.548e+02 (6.30e+02 1.25e+02)
[11/06 14:44:56    84s]               Est.  stn bbox = 8.679e+02 (7.38e+02 1.30e+02)
[11/06 14:44:56    84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 908.4M
[11/06 14:44:56    84s] Iteration  3: Total net bbox = 5.635e+02 (4.79e+02 8.47e+01)
[11/06 14:44:56    84s]               Est.  stn bbox = 6.743e+02 (5.85e+02 8.93e+01)
[11/06 14:44:56    84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 908.4M
[11/06 14:44:56    84s] Total number of setup views is 2.
[11/06 14:44:56    84s] Total number of active setup views is 2.
[11/06 14:44:56    84s] Iteration  4: Total net bbox = 1.201e+03 (7.24e+02 4.77e+02)
[11/06 14:44:56    84s]               Est.  stn bbox = 1.390e+03 (8.59e+02 5.31e+02)
[11/06 14:44:56    84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 908.4M
[11/06 14:44:56    84s] Iteration  5: Total net bbox = 1.286e+03 (7.76e+02 5.10e+02)
[11/06 14:44:56    84s]               Est.  stn bbox = 1.482e+03 (9.12e+02 5.69e+02)
[11/06 14:44:56    84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 908.4M
[11/06 14:44:56    84s] Iteration  6: Total net bbox = 1.441e+03 (9.14e+02 5.26e+02)
[11/06 14:44:56    84s]               Est.  stn bbox = 1.631e+03 (1.05e+03 5.85e+02)
[11/06 14:44:56    84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 908.4M
[11/06 14:44:56    84s] *** cost = 1.441e+03 (9.14e+02 5.26e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[11/06 14:44:56    84s] Info: 0 clock gating cells identified, 0 (on average) moved
[11/06 14:44:56    84s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/06 14:44:56    84s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[11/06 14:44:56    84s] Type 'man ENCSP-9025' for more detail.
[11/06 14:44:56    84s] Core basic site is ams018hvSite
[11/06 14:44:56    84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 14:44:56    84s] *** Starting refinePlace (0:01:24 mem=868.2M) ***
[11/06 14:44:56    84s] Total net length = 1.441e+03 (9.143e+02 5.263e+02) (ext = 6.230e+02)
[11/06 14:44:56    84s] Starting refinePlace ...
[11/06 14:44:56    84s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/06 14:44:56    84s]   Spread Effort: high, pre-route mode, useDDP on.
[11/06 14:44:56    84s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=868.2MB) @(0:01:24 - 0:01:24).
[11/06 14:44:56    84s] Move report: preRPlace moves 49 insts, mean move: 4.01 um, max move: 8.61 um
[11/06 14:44:56    84s] 	Max move on inst (g452): (64.64, 54.58) --> (58.04, 56.58)
[11/06 14:44:56    84s] 	Length: 8 sites, height: 1 rows, site name: ams018hvSite, cell type: IMUX2XL_HV
[11/06 14:44:56    84s] wireLenOptFixPriorityInst 0 inst fixed
[11/06 14:44:56    84s] Placement tweakage begins.
[11/06 14:44:56    84s] wire length = 1.819e+03
[11/06 14:44:56    84s] wire length = 1.701e+03
[11/06 14:44:56    84s] Placement tweakage ends.
[11/06 14:44:56    84s] Move report: tweak moves 5 insts, mean move: 3.24 um, max move: 4.34 um
[11/06 14:44:56    84s] 	Max move on inst (g459): (58.97, 53.70) --> (58.74, 49.60)
[11/06 14:44:56    84s] Move report: legalization moves 49 insts, mean move: 11.20 um, max move: 30.62 um
[11/06 14:44:56    84s] 	Max move on inst (divider_reg[9]): (75.57, 30.96) --> (59.36, 45.36)
[11/06 14:44:56    84s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=868.2MB) @(0:01:24 - 0:01:24).
[11/06 14:44:56    84s] Move report: Detail placement moves 49 insts, mean move: 12.36 um, max move: 30.55 um
[11/06 14:44:56    84s] 	Max move on inst (g459): (64.14, 54.33) --> (42.56, 45.36)
[11/06 14:44:56    84s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 868.2MB
[11/06 14:44:56    84s] Statistics of distance of Instance movement in refine placement:
[11/06 14:44:56    84s]   maximum (X+Y) =        30.55 um
[11/06 14:44:56    84s]   inst (g459) with max move: (64.142, 54.327) -> (42.56, 45.36)
[11/06 14:44:56    84s]   mean    (X+Y) =        12.36 um
[11/06 14:44:56    84s] Total instances flipped for WireLenOpt: 25
[11/06 14:44:56    84s] Summary Report:
[11/06 14:44:56    84s] Instances move: 49 (out of 49 movable)
[11/06 14:44:56    84s] Mean displacement: 12.36 um
[11/06 14:44:56    84s] Max displacement: 30.55 um (Instance: g459) (64.142, 54.327) -> (42.56, 45.36)
[11/06 14:44:56    84s] 	Length: 3 sites, height: 1 rows, site name: ams018hvSite, cell type: NAND2XL_HV
[11/06 14:44:56    84s] Total instances moved : 49
[11/06 14:44:56    84s] Total net length = 1.410e+03 (8.389e+02 5.709e+02) (ext = 6.247e+02)
[11/06 14:44:56    84s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 868.2MB
[11/06 14:44:56    84s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=868.2MB) @(0:01:24 - 0:01:24).
[11/06 14:44:56    84s] *** Finished refinePlace (0:01:24 mem=868.2M) ***
[11/06 14:44:56    84s] Total net length = 2.054e+03 (1.339e+03 7.144e+02) (ext = 6.667e+02)
[11/06 14:44:56    84s] *** End of Placement (cpu=0:00:09.9, real=0:00:09.0, mem=868.2M) ***
[11/06 14:44:56    84s] Core basic site is ams018hvSite
[11/06 14:44:56    84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 14:44:56    84s] default core: bins with density >  0.75 =   25 % ( 1 / 4 )
[11/06 14:44:56    84s] Density distribution unevenness ratio = 2.664%
[11/06 14:44:56    84s] *** Free Virtual Timing Model ...(mem=868.2M)
[11/06 14:44:56    85s] Starting congestion repair ...
[11/06 14:44:56    85s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[11/06 14:44:56    85s] *** Starting trialRoute (mem=868.2M) ***
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] There are 0 guide points passed to trialRoute for fixed pins.
[11/06 14:44:56    85s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/06 14:44:56    85s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[11/06 14:44:56    85s] Options:  -maxRouteLayer 5 -noPinGuide
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] routingBox: (0 0) (113840 105640)
[11/06 14:44:56    85s] coreBox:    (25200 25200) (88840 80640)
[11/06 14:44:56    85s] Number of multi-gpin terms=1, multi-gpins=2, moved blk term=0/0
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Phase 1a route (0:00:00.0 868.2M):
[11/06 14:44:56    85s] Est net length = 2.145e+03um = 1.349e+03H + 7.963e+02V
[11/06 14:44:56    85s] Usage: (4.8%H 4.6%V) = (1.546e+03um 1.648e+03um) = (504 327)
[11/06 14:44:56    85s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[11/06 14:44:56    85s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Phase 1b route (0:00:00.0 868.2M):
[11/06 14:44:56    85s] Usage: (4.8%H 4.6%V) = (1.546e+03um 1.648e+03um) = (504 327)
[11/06 14:44:56    85s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Phase 1c route (0:00:00.0 868.2M):
[11/06 14:44:56    85s] Usage: (4.8%H 4.6%V) = (1.546e+03um 1.648e+03um) = (504 327)
[11/06 14:44:56    85s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Phase 1d route (0:00:00.0 868.2M):
[11/06 14:44:56    85s] Usage: (4.8%H 4.6%V) = (1.546e+03um 1.648e+03um) = (504 327)
[11/06 14:44:56    85s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 868.2M)

[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Phase 1e route (0:00:00.0 868.2M):
[11/06 14:44:56    85s] Usage: (4.8%H 4.6%V) = (1.546e+03um 1.648e+03um) = (504 327)
[11/06 14:44:56    85s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Overflow: 0.00% H + 0.00% V (0:00:00.0 868.2M)

[11/06 14:44:56    85s] Usage: (4.8%H 4.6%V) = (1.546e+03um 1.648e+03um) = (504 327)
[11/06 14:44:56    85s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Congestion distribution:
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Remain	cntH		cntV
[11/06 14:44:56    85s] --------------------------------------
[11/06 14:44:56    85s] --------------------------------------
[11/06 14:44:56    85s]   4:	0	 0.00%	10	 1.70%
[11/06 14:44:56    85s]   5:	588	100.00%	578	98.30%
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Global route (cpu=0.0s real=0.0s 868.2M)
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] *** After '-updateRemainTrks' operation: 
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Usage: (4.8%H 4.6%V) = (1.557e+03um 1.663e+03um) = (508 330)
[11/06 14:44:56    85s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 876.2M)

[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Congestion distribution:
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Remain	cntH		cntV
[11/06 14:44:56    85s] --------------------------------------
[11/06 14:44:56    85s] --------------------------------------
[11/06 14:44:56    85s]   3:	0	 0.00%	1	 0.17%
[11/06 14:44:56    85s]   4:	0	 0.00%	10	 1.70%
[11/06 14:44:56    85s]   5:	588	100.00%	577	98.13%
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] *** Completed Phase 1 route (0:00:00.0 876.2M) ***
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Total length: 2.306e+03um, number of vias: 380
[11/06 14:44:56    85s] M1(H) length: 3.547e+01um, number of vias: 193
[11/06 14:44:56    85s] M2(V) length: 8.389e+02um, number of vias: 177
[11/06 14:44:56    85s] M3(H) length: 1.366e+03um, number of vias: 8
[11/06 14:44:56    85s] M4(V) length: 5.992e+01um, number of vias: 2
[11/06 14:44:56    85s] M5(H) length: 6.160e+00um
[11/06 14:44:56    85s] *** Completed Phase 2 route (0:00:00.0 876.2M) ***
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] *** Finished all Phases (cpu=0:00:00.0 mem=876.2M) ***
[11/06 14:44:56    85s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[11/06 14:44:56    85s] Peak Memory Usage was 876.2M 
[11/06 14:44:56    85s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.0
[11/06 14:44:56    85s]   TrialRoute full (called 2x) runtime= 0:00:00.0
[11/06 14:44:56    85s] *** Finished trialRoute (cpu=0:00:00.0 mem=876.2M) ***
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] ** np local hotspot detection info verbose **
[11/06 14:44:56    85s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] describeCongestion: hCong = 0.00 vCong = 0.00
[11/06 14:44:56    85s] Trial Route Overflow 0.000000(H) 0.000000(V).
[11/06 14:44:56    85s] Start repairing congestion with level 1.
[11/06 14:44:56    85s] Skipped repairing congestion.
[11/06 14:44:56    85s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/06 14:44:56    85s] *** Finishing placeDesign default flow ***
[11/06 14:44:56    85s] **placeDesign ... cpu = 0: 0:10, real = 0: 0:10, mem = 868.2M **
[11/06 14:44:56    85s] 
[11/06 14:44:56    85s] *** Summary of all messages that are not suppressed in this session:
[11/06 14:44:56    85s] Severity  ID               Count  Summary                                  
[11/06 14:44:56    85s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[11/06 14:44:56    85s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[11/06 14:44:56    85s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[11/06 14:44:56    85s] WARNING   ENCCTE-290          96  Could not locate cell %s in any library ...
[11/06 14:44:56    85s] *** Message Summary: 99 warning(s), 0 error(s)
[11/06 14:44:56    85s] 
[11/06 14:46:15    86s] <CMD> cleanupSpecifyClockTree
[11/06 14:46:20    86s] <CMD> createClockTreeSpec -bufferList {BUFX12_HV BUFX16_HV BUFX24_HV BUFX2_HV BUFX32_HV BUFX3_HV BUFX4_HV BUFX6_HV BUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX2_HV CLKBUFX32_HV CLKBUFX3_HV CLKBUFX4_HV CLKBUFX6_HV CLKBUFX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV CLKINVX6_HV CLKINVX8_HV DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV INVX12_HV INVX16_HV INVX1_HV INVX24_HV INVX2_HV INVX32_HV INVX3_HV INVX4_HV INVX6_HV INVX8_HV INVXL_HV} -file Clock.ctstch
[11/06 14:46:20    86s] **WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
[11/06 14:46:20    86s] Checking spec file integrity...
[11/06 14:46:20    86s] 
[11/06 14:46:20    86s] ******* createClockTreeSpec begin *******
[11/06 14:46:20    86s] Options:  -bufferList BUFX12_HV BUFX16_HV BUFX24_HV BUFX2_HV BUFX32_HV BUFX3_HV BUFX4_HV BUFX6_HV BUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX2_HV CLKBUFX32_HV CLKBUFX3_HV CLKBUFX4_HV CLKBUFX6_HV CLKBUFX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV CLKINVX6_HV CLKINVX8_HV DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV INVX12_HV INVX16_HV INVX1_HV INVX24_HV INVX2_HV INVX32_HV INVX3_HV INVX4_HV INVX6_HV INVX8_HV INVXL_HV -file Clock.ctstch 
[11/06 14:46:20    86s] New Clock Spec Generation is ON.
[11/06 14:46:20    86s] New CTE tracing is ON.
[11/06 14:46:20    86s] Handle Multi Mode on mixed active views: test_min func_min test_max func_max.
[11/06 14:46:20    86s] *Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
[11/06 14:46:20    86s] INFO: Include DontTouch Net from EDI DB.
[11/06 14:46:20    86s] Total 1 clock roots are extracted.
[11/06 14:46:20    86s] **WARN: analysis view func_min not found, use default_view_setup
[11/06 14:46:20    86s] **WARN: analysis view test_min not found, use default_view_setup
[11/06 14:46:20    86s] **WARN: analysis view func_min not found, use default_view_setup
[11/06 14:46:20    86s] **WARN: analysis view test_min not found, use default_view_setup
[11/06 14:46:20    86s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/06 14:46:20    86s] **WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
[11/06 14:46:20    86s] Type 'man ENCEXT-6202' for more detail.
[11/06 14:46:20    86s] Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
[11/06 14:46:20    86s] Cap table was created using Encounter 09.13-s229_1.
[11/06 14:46:20    86s] Process name: cmhv7sf_6AM_nm.
[11/06 14:46:20    86s] Importing multi-corner RC tables ... 
[11/06 14:46:20    86s] Summary of Active RC-Corners : 
[11/06 14:46:20    86s]  
[11/06 14:46:20    86s]  Analysis View: func_max
[11/06 14:46:20    86s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:46:20    86s]     RC-Corner Index       : 0
[11/06 14:46:20    86s]     RC-Corner Temperature : 25 Celsius
[11/06 14:46:20    86s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:46:20    86s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:46:20    86s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:46:20    86s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:46:20    86s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:46:20    86s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:46:20    86s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:46:20    86s]  
[11/06 14:46:20    86s]  Analysis View: test_max
[11/06 14:46:20    86s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:46:20    86s]     RC-Corner Index       : 0
[11/06 14:46:20    86s]     RC-Corner Temperature : 25 Celsius
[11/06 14:46:20    86s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:46:20    86s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:46:20    86s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:46:20    86s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:46:20    86s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:46:20    86s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:46:20    86s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:46:20    86s]  
[11/06 14:46:20    86s]  Analysis View: func_min
[11/06 14:46:20    86s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:46:20    86s]     RC-Corner Index       : 0
[11/06 14:46:20    86s]     RC-Corner Temperature : 25 Celsius
[11/06 14:46:20    86s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:46:20    86s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:46:20    86s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:46:20    86s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:46:20    86s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:46:20    86s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:46:20    86s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:46:20    86s]  
[11/06 14:46:20    86s]  Analysis View: test_min
[11/06 14:46:20    86s]     RC-Corner Name        : ams_rc_corner_typ
[11/06 14:46:20    86s]     RC-Corner Index       : 0
[11/06 14:46:20    86s]     RC-Corner Temperature : 25 Celsius
[11/06 14:46:20    86s]     RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
[11/06 14:46:20    86s]     RC-Corner PreRoute Res Factor         : 1
[11/06 14:46:20    86s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 14:46:20    86s]     RC-Corner PostRoute Res Factor        : 1
[11/06 14:46:20    86s]     RC-Corner PostRoute Cap Factor        : 1
[11/06 14:46:20    86s]     RC-Corner PostRoute XCap Factor       : 1
[11/06 14:46:20    86s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[11/06 14:46:20    86s]     RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
[11/06 14:46:20    86s] Current (total cpu=0:01:26, real=1:10:55, peak res=632.8M, current mem=852.6M)
[11/06 14:46:20    86s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_test.sdc, Line 19).
[11/06 14:46:20    86s] 
[11/06 14:46:20    86s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:46:20    86s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_test.sdc : Skipped unsupported command: set_units
[11/06 14:46:20    86s] 
[11/06 14:46:20    86s] 
[11/06 14:46:20    86s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=558.6M, current mem=859.6M)
[11/06 14:46:20    86s] Current (total cpu=0:01:26, real=1:10:55, peak res=632.8M, current mem=859.6M)
[11/06 14:46:20    86s] Current (total cpu=0:01:26, real=1:10:55, peak res=632.8M, current mem=859.6M)
[11/06 14:46:20    86s] **WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv_func.sdc, Line 19).
[11/06 14:46:20    86s] 
[11/06 14:46:20    86s] INFO (CTE): read_dc_script finished with 1 WARNING.
[11/06 14:46:21    86s] WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv_func.sdc : Skipped unsupported command: set_units
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=558.9M, current mem=859.6M)
[11/06 14:46:21    86s] Current (total cpu=0:01:26, real=1:10:56, peak res=632.8M, current mem=859.6M)
[11/06 14:46:21    86s] Total number of combinational cells: 373
[11/06 14:46:21    86s] Total number of sequential cells: 85
[11/06 14:46:21    86s] Total number of tristate cells: 14
[11/06 14:46:21    86s] Total number of level shifter cells: 0
[11/06 14:46:21    86s] Total number of power gating cells: 0
[11/06 14:46:21    86s] Total number of isolation cells: 0
[11/06 14:46:21    86s] Total number of power switch cells: 0
[11/06 14:46:21    86s] Total number of pulse generator cells: 0
[11/06 14:46:21    86s] Total number of always on buffers: 0
[11/06 14:46:21    86s] Total number of retention cells: 0
[11/06 14:46:21    86s] List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
[11/06 14:46:21    86s] Total number of usable buffers: 19
[11/06 14:46:21    86s] List of unusable buffers:
[11/06 14:46:21    86s] Total number of unusable buffers: 0
[11/06 14:46:21    86s] List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
[11/06 14:46:21    86s] Total number of usable inverters: 22
[11/06 14:46:21    86s] List of unusable inverters:
[11/06 14:46:21    86s] Total number of unusable inverters: 0
[11/06 14:46:21    86s] List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
[11/06 14:46:21    86s] Total number of identified usable delay cells: 4
[11/06 14:46:21    86s] List of identified unusable delay cells:
[11/06 14:46:21    86s] Total number of identified unusable delay cells: 0
[11/06 14:46:21    86s] createClockTreeSpec invoking cleanupSpecifyClockTree
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] Reading clock tree spec file 'Clock.ctstch' ...
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] RouteType               : FE_CTS_DEFAULT
[11/06 14:46:21    86s] PreferredExtraSpace     : 1
[11/06 14:46:21    86s] Shield                  : NONE
[11/06 14:46:21    86s] PreferLayer             : M1 M2 M3 M4 M5 
[11/06 14:46:21    86s] RC Information for View func_max :
[11/06 14:46:21    86s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:46:21    86s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:46:21    86s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:46:21    86s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:46:21    86s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:46:21    86s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:46:21    86s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:46:21    86s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:46:21    86s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:46:21    86s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] RC Information for View test_max :
[11/06 14:46:21    86s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:46:21    86s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:46:21    86s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:46:21    86s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:46:21    86s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:46:21    86s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:46:21    86s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:46:21    86s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:46:21    86s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:46:21    86s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] RC Information for View func_min :
[11/06 14:46:21    86s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:46:21    86s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:46:21    86s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:46:21    86s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:46:21    86s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:46:21    86s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:46:21    86s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:46:21    86s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:46:21    86s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:46:21    86s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] RC Information for View test_min :
[11/06 14:46:21    86s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:46:21    86s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:46:21    86s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:46:21    86s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:46:21    86s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:46:21    86s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:46:21    86s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:46:21    86s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:46:21    86s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:46:21    86s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] RouteType               : FE_CTS_DEFAULT_LEAF
[11/06 14:46:21    86s] PreferredExtraSpace     : 1
[11/06 14:46:21    86s] Shield                  : NONE
[11/06 14:46:21    86s] PreferLayer             : M1 M2 M3 M4 M5 
[11/06 14:46:21    86s] RC Information for View func_max :
[11/06 14:46:21    86s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:46:21    86s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:46:21    86s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:46:21    86s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:46:21    86s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:46:21    86s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:46:21    86s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:46:21    86s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:46:21    86s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:46:21    86s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] RC Information for View test_max :
[11/06 14:46:21    86s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:46:21    86s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:46:21    86s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:46:21    86s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:46:21    86s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:46:21    86s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:46:21    86s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:46:21    86s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:46:21    86s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:46:21    86s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] RC Information for View func_min :
[11/06 14:46:21    86s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:46:21    86s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:46:21    86s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:46:21    86s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:46:21    86s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:46:21    86s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:46:21    86s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:46:21    86s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:46:21    86s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:46:21    86s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] RC Information for View test_min :
[11/06 14:46:21    86s] Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
[11/06 14:46:21    86s] Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
[11/06 14:46:21    86s] Est. Via Res            : 2.6(ohm) [0]
[11/06 14:46:21    86s] Est. Via Cap            : 0.0881653(ff)
[11/06 14:46:21    86s] M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[11/06 14:46:21    86s] M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
[11/06 14:46:21    86s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
[11/06 14:46:21    86s] M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
[11/06 14:46:21    86s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
[11/06 14:46:21    86s] M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] Switching off Advanced RC Correlation modes in AAE mode.
[11/06 14:46:21    86s] Active Analysis Views for CTS are,
[11/06 14:46:21    86s] #1 func_max
[11/06 14:46:21    86s] #2 test_max
[11/06 14:46:21    86s] #3 func_min
[11/06 14:46:21    86s] #4 test_min
[11/06 14:46:21    86s] Default Analysis Views is func_max
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] ****** AutoClockRootPin ******
[11/06 14:46:21    86s] AutoClockRootPin 1: Fin
[11/06 14:46:21    86s] # NoGating         NO
[11/06 14:46:21    86s] # SetDPinAsSync    NO
[11/06 14:46:21    86s] # SetIoPinAsSync   NO
[11/06 14:46:21    86s] # SetAsyncSRPinAsSync   NO
[11/06 14:46:21    86s] # SetTriStEnPinAsSync   NO
[11/06 14:46:21    86s] # SetBBoxPinAsSync   NO
[11/06 14:46:21    86s] # RouteClkNet      YES
[11/06 14:46:21    86s] # PostOpt          YES
[11/06 14:46:21    86s] # RouteType        FE_CTS_DEFAULT
[11/06 14:46:21    86s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] ***** !! NOTE !! *****
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[11/06 14:46:21    86s] If you want to change the behavior, you need to use the SetDPinAsSync
[11/06 14:46:21    86s] or SetIoPinAsSync statement in the clock tree specification file,
[11/06 14:46:21    86s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[11/06 14:46:21    86s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[11/06 14:46:21    86s] before specifyClockTree command.
[11/06 14:46:21    86s] 
[11/06 14:46:21    86s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=877.6M) ***
[11/06 14:46:21    86s] *** End createClockTreeSpec (cpu=0:00:00.7, real=0:00:01.0, mem=877.6M) ***
[11/06 14:46:33    87s] <CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
[11/06 14:46:33    87s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[11/06 14:46:33    87s] **WARN: (ENCCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
[11/06 14:46:33    87s] **ERROR: (ENCCK-9000):	Option -fixedInstBeforeCTS is not supported when setCTSMode -engine is not ck, please use changeClockStatus command before clockDesign.
[11/06 14:46:33    87s] 
[11/06 14:46:33    87s]   clockDesign
[11/06 14:46:33    87s]     [-specFile {filename1 filename2 ...}]
[11/06 14:46:33    87s]     [-genSpecOnly filename]
[11/06 14:46:33    87s]     [-outDir dirname]
[11/06 14:46:33    87s]     [-clk clockname]
[11/06 14:46:33    87s]     [-macromodel filename]
[11/06 14:46:33    87s]     [-check]
[11/06 14:46:33    87s]     [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
[11/06 14:46:33    87s]     [-noDeleteClockTree]
[11/06 14:46:33    87s]     [-postCTSsdcFile filename]
[11/06 14:46:33    87s]     [-incrPostCTSsdcFile filename]
[11/06 14:46:33    87s]     [-pulsedLatch]
[11/06 14:46:33    87s]     [-honorSDCDontTouch]
[11/06 14:46:33    87s]     [-preserveAssertion]
[11/06 14:46:33    87s]     [-skipTimeDesign]
[11/06 14:46:33    87s]     [-noSkipTimeDesign]
[11/06 14:46:33    87s]   
[11/06 14:46:33    87s] 
[11/06 14:46:33    87s] *** Summary of all messages that are not suppressed in this session:
[11/06 14:46:33    87s] Severity  ID               Count  Summary                                  
[11/06 14:46:33    87s] ERROR     ENCCK-9000           2  %s                                       
[11/06 14:46:33    87s] *** Message Summary: 0 warning(s), 2 error(s)
[11/06 14:46:33    87s] 
[11/06 14:46:51    87s] <CMD> setLayerPreference net -isVisible 0
[11/06 14:46:51    87s] <CMD> setLayerPreference power -isVisible 0
[11/06 14:46:51    87s] <CMD> setLayerPreference pgPower -isVisible 0
[11/06 14:46:51    87s] <CMD> setLayerPreference pgGround -isVisible 0
[11/06 14:46:51    87s] <CMD> setLayerPreference shield -isVisible 0
[11/06 14:46:51    87s] <CMD> setLayerPreference metalFill -isVisible 0
[11/06 14:46:51    87s] <CMD> setLayerPreference clock -isVisible 0
[11/06 14:47:04    87s] <CMD> displayClockTree -skew -allLevel -preRoute
[11/06 14:47:04    87s] Redoing specifyClockTree ...
[11/06 14:47:04    87s] Checking spec file integrity...
[11/06 14:47:04    87s] displayClockTree Option :  -skew -allLevel -preRoute 
[11/06 14:47:13    87s] <CMD> displayClockTree -skew -allLevel -preRoute
[11/06 14:47:13    87s] Redoing specifyClockTree ...
[11/06 14:47:13    87s] Checking spec file integrity...
[11/06 14:47:13    87s] displayClockTree Option :  -skew -allLevel -preRoute 
[11/06 14:47:41    88s] <CMD> changeClockStatus -all -noFixedNetWires
[11/06 14:47:41    88s] **WARN: (ENCCK-1100):	Command changeClockStatus is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
[11/06 14:47:41    88s] Redoing specifyClockTree ...
[11/06 14:47:41    88s] Checking spec file integrity...
[11/06 14:47:41    88s] *** Changed status on (0) instances, and (0) nets in Clock Fin.
[11/06 14:47:41    88s] *** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=877.6M) ***
[11/06 14:48:08    88s] <CMD> get_propagated_clock -clock Fin
[11/06 14:48:19    88s] <CMD> timeDesign -postCTS -expandedViews
[11/06 14:48:19    88s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[11/06 14:48:19    88s] *** Starting trialRoute (mem=869.6M) ***
[11/06 14:48:19    88s] 
[11/06 14:48:19    88s] There are 0 guide points passed to trialRoute for fixed pins.
[11/06 14:48:19    88s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/06 14:48:19    88s] Start to check current routing status for nets...
[11/06 14:48:19    88s] All nets are already routed correctly.
[11/06 14:48:19    88s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.0
[11/06 14:48:19    88s]   TrialRoute full (called 2x) runtime= 0:00:00.0
[11/06 14:48:19    88s]   TrialRoute check only (called once) runtime= 0:00:00.0
[11/06 14:48:19    88s] *** Finishing trialRoute (mem=869.6M) ***
[11/06 14:48:19    88s] 
[11/06 14:48:19    88s] Extraction called for design 'FreqDiv' of instances=49 and nets=87 using extraction engine 'preRoute' .
[11/06 14:48:19    88s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/06 14:48:19    88s] Type 'man ENCEXT-3530' for more detail.
[11/06 14:48:19    88s] PreRoute RC Extraction called for design FreqDiv.
[11/06 14:48:19    88s] RC Extraction called in multi-corner(1) mode.
[11/06 14:48:19    88s] RCMode: PreRoute
[11/06 14:48:19    88s]       RC Corner Indexes            0   
[11/06 14:48:19    88s] Capacitance Scaling Factor   : 1.00000 
[11/06 14:48:19    88s] Resistance Scaling Factor    : 1.00000 
[11/06 14:48:19    88s] Clock Cap. Scaling Factor    : 1.00000 
[11/06 14:48:19    88s] Clock Res. Scaling Factor    : 1.00000 
[11/06 14:48:19    88s] Shrink Factor                : 1.00000
[11/06 14:48:19    88s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/06 14:48:19    88s] Using capacitance table file ...
[11/06 14:48:19    88s] Updating RC grid for preRoute extraction ...
[11/06 14:48:19    88s] Initializing multi-corner capacitance tables ... 
[11/06 14:48:19    88s] Initializing multi-corner resistance tables ...
[11/06 14:48:19    88s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 869.637M)
[11/06 14:48:19    88s] Effort level <high> specified for reg2reg path_group
[11/06 14:48:19    88s] Effort level <high> specified for reg2cgate path_group
[11/06 14:48:19    88s] Found active setup analysis view func_max
[11/06 14:48:19    88s] Found active setup analysis view test_max
[11/06 14:48:19    88s] Found active hold analysis view func_min
[11/06 14:48:19    88s] Found active hold analysis view test_min
[11/06 14:48:20    88s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 14:48:20    88s] AAE_THRD: End delay calculation. (MEM=954.289 CPU=0:00:00.0 REAL=0:00:00.0)
[11/06 14:48:20    89s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.590  | 20.786  |  9.990  |  6.590  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_max            |  6.590  | 20.786  |  9.990  |  6.590  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_max            |  6.590  | 20.786  |  9.990  |  6.590  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.699%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/06 14:48:20    89s] Total CPU time: 0.77 sec
[11/06 14:48:20    89s] Total Real time: 1.0 sec
[11/06 14:48:20    89s] Total Memory Usage: 918.128906 Mbytes
[11/06 14:49:03    89s] <CMD> timeDesign -postCTS -hold -expandedViews
[11/06 14:49:03    89s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[11/06 14:49:03    89s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[11/06 14:49:03    89s] Type 'man ENCEXT-3493' for more detail.
[11/06 14:49:03    89s] *** Starting trialRoute (mem=887.3M) ***
[11/06 14:49:03    89s] 
[11/06 14:49:03    89s] There are 0 guide points passed to trialRoute for fixed pins.
[11/06 14:49:03    89s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[11/06 14:49:03    89s] Start to check current routing status for nets...
[11/06 14:49:03    89s] All nets are already routed correctly.
[11/06 14:49:03    89s] TrialRoute+GlbRouteEst total runtime= +0:00:00.0 = 0:00:00.0
[11/06 14:49:03    89s]   TrialRoute full (called 2x) runtime= 0:00:00.0
[11/06 14:49:03    89s]   TrialRoute check only (called 2x) runtime= 0:00:00.0
[11/06 14:49:03    89s] *** Finishing trialRoute (mem=887.3M) ***
[11/06 14:49:03    89s] 
[11/06 14:49:03    89s] Extraction called for design 'FreqDiv' of instances=49 and nets=87 using extraction engine 'preRoute' .
[11/06 14:49:03    89s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/06 14:49:03    89s] Type 'man ENCEXT-3530' for more detail.
[11/06 14:49:03    89s] PreRoute RC Extraction called for design FreqDiv.
[11/06 14:49:03    89s] RC Extraction called in multi-corner(1) mode.
[11/06 14:49:03    89s] RCMode: PreRoute
[11/06 14:49:03    89s]       RC Corner Indexes            0   
[11/06 14:49:03    89s] Capacitance Scaling Factor   : 1.00000 
[11/06 14:49:03    89s] Resistance Scaling Factor    : 1.00000 
[11/06 14:49:03    89s] Clock Cap. Scaling Factor    : 1.00000 
[11/06 14:49:03    89s] Clock Res. Scaling Factor    : 1.00000 
[11/06 14:49:03    89s] Shrink Factor                : 1.00000
[11/06 14:49:03    89s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/06 14:49:03    89s] Using capacitance table file ...
[11/06 14:49:03    89s] Updating RC grid for preRoute extraction ...
[11/06 14:49:03    89s] Initializing multi-corner capacitance tables ... 
[11/06 14:49:03    89s] Initializing multi-corner resistance tables ...
[11/06 14:49:03    89s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 887.254M)
[11/06 14:49:03    89s] Effort level <high> specified for reg2reg path_group
[11/06 14:49:03    89s] Effort level <high> specified for reg2cgate path_group
[11/06 14:49:03    89s] Found active setup analysis view func_max
[11/06 14:49:03    89s] Found active setup analysis view test_max
[11/06 14:49:03    89s] Found active hold analysis view func_min
[11/06 14:49:03    89s] Found active hold analysis view test_min
[11/06 14:49:03    89s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 14:49:03    89s] AAE_THRD: End delay calculation. (MEM=954.531 CPU=0:00:00.0 REAL=0:00:00.0)
[11/06 14:49:04    89s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.269  |  2.515  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.081  |  0.081  |  0.269  |  2.515  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.081  |  0.081  |  0.269  |  2.515  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 81.699%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/06 14:49:04    89s] Total CPU time: 0.29 sec
[11/06 14:49:04    89s] Total Real time: 1.0 sec
[11/06 14:49:04    89s] Total Memory Usage: 888.261719 Mbytes
[11/06 14:50:37    90s] <CMD> setLayerPreference net -isVisible 1
[11/06 14:50:37    90s] <CMD> setLayerPreference power -isVisible 1
[11/06 14:50:37    90s] <CMD> setLayerPreference pgPower -isVisible 1
[11/06 14:50:37    90s] <CMD> setLayerPreference pgGround -isVisible 1
[11/06 14:50:37    90s] <CMD> setLayerPreference shield -isVisible 1
[11/06 14:50:37    90s] <CMD> setLayerPreference metalFill -isVisible 1
[11/06 14:50:37    90s] <CMD> setLayerPreference clock -isVisible 1
[11/06 14:51:32    91s] <CMD> wroute -topLayerLimit MT
[11/06 14:51:32    91s] 
[11/06 14:51:32    91s] Usage: wroute [-help] [-antennaFixPassNumber <integer>]
[11/06 14:51:32    91s]               [-antennaInsertCellPassNumber <layerNum>]
[11/06 14:51:32    91s]               [-antennaTopLayerLimit <integer>] [-area {x1 y1 x2 y2}]
[11/06 14:51:32    91s]               [-blockMinimizePlanarRouting] [-bottomLayerLimit <layerNum>]
[11/06 14:51:32    91s]               [-extraConfig <fileName>] [-fullSearchAndRepair]
[11/06 14:51:32    91s]               [-grouteGrid {existing blockAligned uniform}]
[11/06 14:51:32    91s]               [-maxRuntime <integer>]
[11/06 14:51:32    91s]               [-mixedBlockAndCellMode {automatic | block | cell}]
[11/06 14:51:32    91s]               [-mode {globalOnly globalAndFinal incrFinal incrFinal incrGlobalAndFinal postRouteRepair incrPostRouteRepair}]
[11/06 14:51:32    91s]               [-modifyPreroutePass <integer>] [-multiCpu <integer>]
[11/06 14:51:32    91s]               [-namedBottomLayerLimit <layerNum>] [-namedNets <list_of_nets>]
[11/06 14:51:32    91s]               [-namedTopLayerLimit <layerNum>]
[11/06 14:51:32    91s]               [-nets {all namedOnly namedFirst}] [-noAutoStop]
[11/06 14:51:32    91s]               [-noSearchAndRepair]
[11/06 14:51:32    91s]               [-optimizeMode {viasOnlyDuring viasOnlyAfter allAfter forceViasOnlyAfter forceAllAfter}]
[11/06 14:51:32    91s]               [-pinEncloseWire] [-pinNoAllowShorts] [-pinOnGridOnly]
[11/06 14:51:32    91s]               [-relaxTopLayerLimit] [-routeToCenterOfSpecialNet]
[11/06 14:51:32    91s]               [-saveInterval <integer>] [-straightenNets <list_of_nets>]
[11/06 14:51:32    91s]               [-taperMaxDistance <integer>]
[11/06 14:51:32    91s]               [-taperPinSelection {ruleBased inputOnly all}]
[11/06 14:51:32    91s]               [-topLayerLimit <layerNum>] [-viaOnGridBelowLayer <layerNum>]
[11/06 14:51:32    91s]               [-wdbName <fileName>] [-xtalkFixNetFile <fileName>]
[11/06 14:51:32    91s]               [-xtalkRule <ruleSpec>] [-xtalkRuleThreshold <real>]
[11/06 14:51:32    91s]               [-xtalkSegmentThreshold <real>]
[11/06 14:51:32    91s] 
[11/06 14:51:32    91s] **ERROR: (ENCTCM-4):	The value "MT" specified for the int type of argument "-topLayerLimit" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/06 14:51:45    91s] **ERROR: **ERROR: (ENCSR-4007):	  
[11/06 14:51:45    91s] 
[11/06 14:51:57    92s] <CMD> wroute -topLayerLimit M4
[11/06 14:51:57    92s] 
[11/06 14:51:57    92s] Usage: wroute [-help] [-antennaFixPassNumber <integer>]
[11/06 14:51:57    92s]               [-antennaInsertCellPassNumber <layerNum>]
[11/06 14:51:57    92s]               [-antennaTopLayerLimit <integer>] [-area {x1 y1 x2 y2}]
[11/06 14:51:57    92s]               [-blockMinimizePlanarRouting] [-bottomLayerLimit <layerNum>]
[11/06 14:51:57    92s]               [-extraConfig <fileName>] [-fullSearchAndRepair]
[11/06 14:51:57    92s]               [-grouteGrid {existing blockAligned uniform}]
[11/06 14:51:57    92s]               [-maxRuntime <integer>]
[11/06 14:51:57    92s]               [-mixedBlockAndCellMode {automatic | block | cell}]
[11/06 14:51:57    92s]               [-mode {globalOnly globalAndFinal incrFinal incrFinal incrGlobalAndFinal postRouteRepair incrPostRouteRepair}]
[11/06 14:51:57    92s]               [-modifyPreroutePass <integer>] [-multiCpu <integer>]
[11/06 14:51:57    92s]               [-namedBottomLayerLimit <layerNum>] [-namedNets <list_of_nets>]
[11/06 14:51:57    92s]               [-namedTopLayerLimit <layerNum>]
[11/06 14:51:57    92s]               [-nets {all namedOnly namedFirst}] [-noAutoStop]
[11/06 14:51:57    92s]               [-noSearchAndRepair]
[11/06 14:51:57    92s]               [-optimizeMode {viasOnlyDuring viasOnlyAfter allAfter forceViasOnlyAfter forceAllAfter}]
[11/06 14:51:57    92s]               [-pinEncloseWire] [-pinNoAllowShorts] [-pinOnGridOnly]
[11/06 14:51:57    92s]               [-relaxTopLayerLimit] [-routeToCenterOfSpecialNet]
[11/06 14:51:57    92s]               [-saveInterval <integer>] [-straightenNets <list_of_nets>]
[11/06 14:51:57    92s]               [-taperMaxDistance <integer>]
[11/06 14:51:57    92s]               [-taperPinSelection {ruleBased inputOnly all}]
[11/06 14:51:57    92s]               [-topLayerLimit <layerNum>] [-viaOnGridBelowLayer <layerNum>]
[11/06 14:51:57    92s]               [-wdbName <fileName>] [-xtalkFixNetFile <fileName>]
[11/06 14:51:57    92s]               [-xtalkRule <ruleSpec>] [-xtalkRuleThreshold <real>]
[11/06 14:51:57    92s]               [-xtalkSegmentThreshold <real>]
[11/06 14:51:57    92s] 
[11/06 14:51:57    92s] **ERROR: (ENCTCM-4):	The value "M4" specified for the int type of argument "-topLayerLimit" is not valid. Review the command specification and remove the argument or specify a legal value.
[11/06 14:52:02    92s] **ERROR: **ERROR: (ENCSR-4007):	  
[11/06 14:52:02    92s] 
[11/06 14:52:17    92s] <CMD> wroute
[11/06 14:52:20    93s] Writing DEF file '.wroute_22045.def', current time is Fri Nov  6 14:52:20 2015 ...
[11/06 14:52:20    93s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[11/06 14:52:20    93s] DEF file '.wroute_22045.def' is written, current time is Fri Nov  6 14:52:20 2015 ...
[11/06 14:52:20    93s] *** Begin WROUTE on Fri Nov  6 14:52:20 2015 ***
[11/06 14:52:20    93s] WROUTE /pkg/Cadence/installs/EDI142/tools.lnx86/fe/bin/64bit/wroute version 3.1.61 db version 1.01 (64 bit)
[11/06 14:52:20    93s] WROUTE compiled on 06/30/2009 00:01 (icmopt07)
[11/06 14:52:20    93s] WROUTE ran on directory: /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE
[11/06 14:52:20    93s] WROUTE ran on machine: localhost.localdomain (Linux 2.6.18-406.el5 x86_64 2.67Ghz)
[11/06 14:52:20    93s] 
[11/06 14:52:20    93s] Begin option processing ...
[11/06 14:52:20    93s] (from .wroute_22045.conf) grouteGgridMode set to "uniform"
[11/06 14:52:20    93s] (from .wroute_22045.conf) inputDefName set to ".wroute_22045.def"
[11/06 14:52:20    93s] (from .wroute_22045.conf) inputLefName set to ".oa2lef22045/FEOADesignlib_tech.lef .oa2lef22045/TECH_H18A6.lef .oa2lef22045/CORELIB_HV.lef"
[11/06 14:52:20    93s] (from .wroute_22045.conf) outputDbName set to "FreqDiv.wdb"
[11/06 14:52:20    93s] (from .wroute_22045.conf, hidden option) outputRefName set to ".wroute_22045.ref"
[11/06 14:52:20    93s] (from .wroute_22045.conf) routeFinal set to true
[11/06 14:52:20    93s] (from .wroute_22045.conf) routeGlobal set to true
[11/06 14:52:20    93s] (from .wroute_22045.conf) frouteAutoStop set to false
[11/06 14:52:20    93s] (from .wroute_22045.conf, hidden option) outputRefFullChangeInfo set to true
[11/06 14:52:20    93s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 12.00 megs.
[11/06 14:52:20    93s] 
[11/06 14:52:20    93s] Begin checkout products ...
[11/06 14:52:20    93s] Encounter_C 9.1
[11/06 14:52:20    93s] End checkout products.
[11/06 14:52:20    93s] 
[11/06 14:52:20    93s] Begin LEF/DEF in ...
[11/06 14:52:20    93s] Reading ".oa2lef22045/FEOADesignlib_tech.lef" ...
[11/06 14:52:20    93s] Reading ".oa2lef22045/TECH_H18A6.lef" ...
[11/06 14:52:20    93s] Reading ".oa2lef22045/CORELIB_HV.lef" ...
[11/06 14:52:20    93s] Reading ".wroute_22045.def" ...
[11/06 14:52:20    93s]    *WARNING* VIARULE RX_M1, improper LAYER pair, RX, M1
[11/06 14:52:20    93s]    *WARNING* VIARULE RX_M1, CA is not a proper CUT LAYER
[11/06 14:52:20    93s]    *WARNING* VIARULE RX_M1_min, improper LAYER pair, RX, M1
[11/06 14:52:20    93s]    *WARNING* VIARULE RX_M1_min, CA is not a proper CUT LAYER
[11/06 14:52:20    93s]    *WARNING* VIARULE DRX_M1, improper LAYER pair, RX, M1
[11/06 14:52:20    93s]    *WARNING* VIARULE DRX_M1, CA is not a proper CUT LAYER
[11/06 14:52:20    93s]    *WARNING* design has no clock net
[11/06 14:52:20    93s]    A total of 7 warnings.
[11/06 14:52:20    93s] Read in 21 layers, 6 routing layers, 1 overlap layer
[11/06 14:52:20    93s] Read in 1 nondefault rule, 0 used
[11/06 14:52:20    93s] Read in 479 macros, 14 used
[11/06 14:52:20    93s] Read in 49 components
[11/06 14:52:20    93s]   49 core components: 0 unplaced, 49 placed, 0 fixed
[11/06 14:52:20    93s] Read in 8 physical pins
[11/06 14:52:20    93s]   8 physical pins: 0 unplaced, 8 placed, 0 fixed
[11/06 14:52:20    93s] Read in 1 blockages
[11/06 14:52:20    93s] Read in 3 special nets, 2 routed
[11/06 14:52:20    93s] Read in 83 nets
[11/06 14:52:20    93s] Read in 313 terminals
[11/06 14:52:20    93s] 
[11/06 14:52:20    93s] Distribution of nets (excluding special nets):
[11/06 14:52:20    93s]        14 ( 1        term),     44 ( 2        term),     18 ( 3        term),
[11/06 14:52:20    93s]         2 ( 4        term),      1 ( 5        term),      1 ( 6        term),
[11/06 14:52:20    93s]         1 ( 7        term),      2 (10-19     term),      0 (>=2000    term).
[11/06 14:52:20    93s] End LEF/DEF in: cpu: 0:00:00, real: 0:00:00, peak: 31.00 megs.
[11/06 14:52:20    93s] 
[11/06 14:52:20    93s] Begin global routing ...
[11/06 14:52:20    93s] Begin building data ...
[11/06 14:52:20    93s] Using automatically generated gcell grid instead of specified gcell grid
[11/06 14:52:20    93s] 
[11/06 14:52:20    93s] Gcell summary:
[11/06 14:52:20    93s] Layer             Gcell        Blocked Gcell        0-Track Gcell
[11/06 14:52:20    93s] -----------------------------------------------------------------
[11/06 14:52:20    93s]  1st routing        306        169 ( 55.23%)          0 (  0.00%)
[11/06 14:52:20    93s]  2nd routing        306         30 (  9.80%)          0 (  0.00%)
[11/06 14:52:20    93s]  3rd routing        306          0 (  0.00%)          0 (  0.00%)
[11/06 14:52:20    93s]  4th routing        306          0 (  0.00%)          0 (  0.00%)
[11/06 14:52:20    93s]  5th routing        306          0 (  0.00%)          0 (  0.00%)
[11/06 14:52:20    93s]  6th routing        306          0 (  0.00%)        119 ( 38.89%)
[11/06 14:52:20    93s] -----------------------------------------------------------------
[11/06 14:52:20    93s]                    1836        199 ( 10.84%)        119 (  6.48%)
[11/06 14:52:20    93s] End building data: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.
[11/06 14:52:20    93s] 
[11/06 14:52:20    93s] Begin routing ...
[11/06 14:52:20    93s] Layer            Length   Down-Via  Over-track     Over-capacity
[11/06 14:52:20    93s] ----------------------------------------------------------------
[11/06 14:52:20    93s]  1st routing          3          0           0       0 (  0.00%)
[11/06 14:52:20    93s]  2nd routing        112        179           1       1 (  0.33%)
[11/06 14:52:20    93s]  3rd routing        210        151           0       0 (  0.00%)
[11/06 14:52:20    93s]  4th routing          0          0           0       0 (  0.00%)
[11/06 14:52:20    93s]  5th routing          0          0           0       0 (  0.00%)
[11/06 14:52:20    93s]  6th routing          0          0           0       0 (  0.00%)
[11/06 14:52:20    93s] ----------------------------------------------------------------
[11/06 14:52:20    93s]                     325        330           1       1 (  0.05%)
[11/06 14:52:20    93s] 
[11/06 14:52:20    93s] Over-capacity details
[11/06 14:52:20    93s] Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
[11/06 14:52:20    93s] ------------------------------------------------------------------------------
[11/06 14:52:20    93s]  1st routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
[11/06 14:52:20    93s]  2nd routing        1 ( 0.33%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
[11/06 14:52:20    93s]  3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
[11/06 14:52:20    93s]  4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
[11/06 14:52:20    93s]  5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
[11/06 14:52:20    93s]  6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
[11/06 14:52:20    93s] ------------------------------------------------------------------------------
[11/06 14:52:20    93s]                     1 ( 0.05%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
[11/06 14:52:20    93s] End routing: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.
[11/06 14:52:20    93s] 
[11/06 14:52:20    93s] Begin pass 1 optimization ...
[11/06 14:52:20    93s] Layer            Length   Down-Via  Over-track     Over-capacity
[11/06 14:52:20    93s] ----------------------------------------------------------------
[11/06 14:52:20    93s]  1st routing          2          0           0       0 (  0.00%)
[11/06 14:52:20    93s]  2nd routing        110        179           0       0 (  0.00%)
[11/06 14:52:20    93s]  3rd routing        219        152           0       0 (  0.00%)
[11/06 14:52:20    93s]  4th routing          0          0           0       0 (  0.00%)
[11/06 14:52:20    93s]  5th routing          0          0           0       0 (  0.00%)
[11/06 14:52:20    93s]  6th routing          0          0           0       0 (  0.00%)
[11/06 14:52:20    93s] ----------------------------------------------------------------
[11/06 14:52:20    93s]                     331        331           0       0 (  0.00%)
[11/06 14:52:20    93s] 
[11/06 14:52:20    93s] Over-capacity details
[11/06 14:52:20    93s] Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
[11/06 14:52:20    93s] ------------------------------------------------------------------------------
[11/06 14:52:20    93s]  1st routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
[11/06 14:52:20    93s]  2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
[11/06 14:52:20    93s]  3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
[11/06 14:52:20    93s]  4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
[11/06 14:52:20    93s]  5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
[11/06 14:52:20    93s]  6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
[11/06 14:52:20    93s] ------------------------------------------------------------------------------
[11/06 14:52:20    93s]                     0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
[11/06 14:52:20    93s] End pass 1 optimization: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.
[11/06 14:52:20    93s] End global routing: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.
[11/06 14:52:20    93s] 
[11/06 14:52:20    93s] Begin final routing ...
[11/06 14:52:20    93s] Begin building data ...
[11/06 14:52:20    93s] End building data: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.
[11/06 14:52:20    93s] 
[11/06 14:52:20    93s] Begin routing ...
[11/06 14:52:20    93s] Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
[11/06 14:52:20    93s] ---------------------------------------------------------------------
[11/06 14:52:20    93s]  1st routing        104          3          0          0 (         0)
[11/06 14:52:20    93s]  2nd routing         42        723        202          7 (         0)
[11/06 14:52:20    93s]  3rd routing       1376          1        151          0 (         0)
[11/06 14:52:20    93s]  4th routing          0         77         30          0 (         0)
[11/06 14:52:20    93s]  5th routing          0          0          0          0 (         0)
[11/06 14:52:20    93s]  6th routing          0          0          0          0 (         0)
[11/06 14:52:20    93s] ---------------------------------------------------------------------
[11/06 14:52:20    93s]                    1524        807        383          7 (         0)
[11/06 14:52:20    93s] End routing: cpu: 0:00:00, real: 0:00:00, peak: 79.00 megs.
[11/06 14:52:20    93s] 
[11/06 14:52:20    93s] Begin pass 1 search repair ...
[11/06 14:52:20    93s] Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
[11/06 14:52:20    93s] ---------------------------------------------------------------------
[11/06 14:52:20    93s]  1st routing        105          3          0          1 (         0)
[11/06 14:52:20    93s]  2nd routing         42        722        202          3 (         0)
[11/06 14:52:20    93s]  3rd routing       1370          1        149          0 (         0)
[11/06 14:52:20    93s]  4th routing          0         77         30          0 (         0)
[11/06 14:52:20    93s]  5th routing          0          0          0          0 (         0)
[11/06 14:52:20    93s]  6th routing          0          0          0          0 (         0)
[11/06 14:52:20    93s] ---------------------------------------------------------------------
[11/06 14:52:20    93s]                    1519        806        381          4 (         0)
[11/06 14:52:20    93s] End pass 1 search repair: cpu: 0:00:00, real: 0:00:00, peak: 79.00 megs.
[11/06 14:52:20    93s] 
[11/06 14:52:20    93s] Begin pass 2 search repair ...
[11/06 14:52:21    93s] Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
[11/06 14:52:21    93s] ---------------------------------------------------------------------
[11/06 14:52:21    93s]  1st routing        104          3          0          0 (         0)
[11/06 14:52:21    93s]  2nd routing         43        722        202          4 (         0)
[11/06 14:52:21    93s]  3rd routing       1370          1        149          0 (         0)
[11/06 14:52:21    93s]  4th routing          0         77         30          0 (         0)
[11/06 14:52:21    93s]  5th routing          0          0          0          0 (         0)
[11/06 14:52:21    93s]  6th routing          0          0          0          0 (         0)
[11/06 14:52:21    93s] ---------------------------------------------------------------------
[11/06 14:52:21    93s]                    1518        806        381          4 (         0)
[11/06 14:52:21    93s] End pass 2 search repair: cpu: 0:00:00, real: 0:00:01, peak: 79.00 megs.
[11/06 14:52:21    93s] 
[11/06 14:52:21    93s] Begin pass 3 search repair ...
[11/06 14:52:21    93s] Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
[11/06 14:52:21    93s] ---------------------------------------------------------------------
[11/06 14:52:21    93s]  1st routing        104          3          0          0 (         0)
[11/06 14:52:21    93s]  2nd routing         43        713        202          4 (         0)
[11/06 14:52:21    93s]  3rd routing       1370          0        148          0 (         0)
[11/06 14:52:21    93s]  4th routing          0         87         33          0 (         0)
[11/06 14:52:21    93s]  5th routing          0          0          0          0 (         0)
[11/06 14:52:21    93s]  6th routing          0          0          0          0 (         0)
[11/06 14:52:21    93s] ---------------------------------------------------------------------
[11/06 14:52:21    93s]                    1518        805        383          4 (         0)
[11/06 14:52:21    93s] End pass 3 search repair: cpu: 0:00:00, real: 0:00:00, peak: 79.00 megs.
[11/06 14:52:21    93s] 
[11/06 14:52:21    93s] Begin pass 4 search repair ...
[11/06 14:52:21    93s] Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
[11/06 14:52:21    93s] ---------------------------------------------------------------------
[11/06 14:52:21    93s]  1st routing        112          7          0          0 (         0)
[11/06 14:52:21    93s]  2nd routing         41        710        204          0 (         0)
[11/06 14:52:21    93s]  3rd routing       1362          1        150          0 (         0)
[11/06 14:52:21    93s]  4th routing          0         92         37          0 (         0)
[11/06 14:52:21    93s]  5th routing          0          0          0          0 (         0)
[11/06 14:52:21    93s]  6th routing          0          0          0          0 (         0)
[11/06 14:52:21    93s] ---------------------------------------------------------------------
[11/06 14:52:21    93s]                    1516        813        391          0 (         0)
[11/06 14:52:21    93s] End pass 4 search repair: cpu: 0:00:00, real: 0:00:00, peak: 79.00 megs.
[11/06 14:52:21    93s] 
[11/06 14:52:21    93s] Begin antenna checking ...
[11/06 14:52:21    93s] Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
[11/06 14:52:21    93s] ---------------------------------------------------------------------
[11/06 14:52:21    93s]  1st routing        112          7          0          0 (         0)
[11/06 14:52:21    93s]  2nd routing         41        710        204          0 (         0)
[11/06 14:52:21    93s]  3rd routing       1362          1        150          0 (         0)
[11/06 14:52:21    93s]  4th routing          0         92         37          0 (         0)
[11/06 14:52:21    93s]  5th routing          0          0          0          0 (         0)
[11/06 14:52:21    93s]  6th routing          0          0          0          0 (         0)
[11/06 14:52:21    93s] ---------------------------------------------------------------------
[11/06 14:52:21    93s]                    1516        813        391          0 (         0)
[11/06 14:52:21    93s] End antenna checking: cpu: 0:00:00, real: 0:00:00, peak: 79.00 megs.
[11/06 14:52:21    93s] End final routing: cpu: 0:00:00, real: 0:00:01, peak: 79.00 megs.
[11/06 14:52:21    93s] 
[11/06 14:52:21    93s] Begin DB out ...
[11/06 14:52:21    93s] Writing "FreqDiv.wdb" ...
[11/06 14:52:21    93s] Written out 21 layers, 6 routing layers, 1 overlap layer
[11/06 14:52:21    93s] Written out 1 nondefault rule, 0 used
[11/06 14:52:21    93s] Written out 479 macros, 14 used
[11/06 14:52:21    93s] Written out 49 components
[11/06 14:52:21    93s]   49 core components: 0 unplaced, 49 placed, 0 fixed
[11/06 14:52:21    93s] Written out 8 physical pins
[11/06 14:52:21    93s]   8 physical pins: 0 unplaced, 8 placed, 0 fixed
[11/06 14:52:21    93s] Written out 1 blockages
[11/06 14:52:21    93s] Written out 3 special nets, 2 routed
[11/06 14:52:21    93s] Written out 83 nets, 69 routed
[11/06 14:52:21    93s] Written out 313 terminals
[11/06 14:52:21    93s] Written out 1836 gcells for 6 layers
[11/06 14:52:21    93s] Written out 263 real and virtual terminals
[11/06 14:52:21    93s] End DB out: cpu: 0:00:00, real: 0:00:00, peak: 79.00 megs.
[11/06 14:52:21    93s] 
[11/06 14:52:21    93s] Begin LEF/DEF/REF out ...
[11/06 14:52:21    93s] Writing ".wroute_22045.ref" ...
[11/06 14:52:21    93s] End LEF/DEF/REF out: cpu: 0:00:00, real: 0:00:00, peak: 79.00 megs.
[11/06 14:52:21    93s] 
[11/06 14:52:21    93s] Begin checkin products ...
[11/06 14:52:21    93s] Encounter_C
[11/06 14:52:21    93s] End checkin products.
[11/06 14:52:21    93s] 
[11/06 14:52:21    93s] Begin final report ...
[11/06 14:52:21    93s] Total wire length                    =       2329 (      1516x        813y)
[11/06 14:52:21    93s] Total number of vias                 =        391
[11/06 14:52:21    93s] Total number of violations           =          0 (0 antenna)
[11/06 14:52:21    93s] Total number of over capacity gcells =          0 (  0.00%)
[11/06 14:52:21    93s] Total CPU time used                  =    0:00:01
[11/06 14:52:21    93s] Total real time used                 =    0:00:01
[11/06 14:52:21    93s] Maximum memory used                  =   79.00 megs
[11/06 14:52:21    93s] End final report.
[11/06 14:52:21    93s] 
[11/06 14:52:21    93s] *** End WROUTE on Fri Nov  6 14:52:21 2015 ***
[11/06 14:52:21    94s] Reading REF file '.wroute_22045.ref' ...
[11/06 14:52:21    94s] version 1.000000
[11/06 14:52:21    94s] design FreqDiv
[11/06 14:52:21    94s] status frouted
[11/06 14:52:21    94s] --- CASESENSITIVE ON
[11/06 14:52:21    94s] --- DIVIDERCHAR '/'
[11/06 14:52:21    94s] --- BUSBITCHARS '[]'
[11/06 14:52:21    94s] --- UnitsPerDBU = 1.0000
[11/06 14:52:21    94s] there are 18 columns
[11/06 14:52:21    94s] there are 17 rows
[11/06 14:52:21    94s] there are 8 vias
[11/06 14:52:21    94s] there are 1 nodefault rules
[11/06 14:52:21    94s] There are 0 violations
[11/06 14:52:21    94s] REF file '.wroute_22045.ref' is parsed.
[11/06 14:52:37    94s] <CMD> verify_drc -report FreqDiv.drc.rpt -limit 1000
[11/06 14:52:37    94s]  *** Starting Verify DRC (MEM: 891.6) ***
[11/06 14:52:37    94s] 
[11/06 14:52:37    94s] ### nrEnv::init -minimal called
[11/06 14:52:37    94s] ### Ignoring a total of 5 master slice layers:
[11/06 14:52:37    94s] ###  NW DN SN DP SP
[11/06 14:52:38    95s] #WARNING (NRDB-728) PIN Q in CELL_VIEW LOGIC1_HV does not have antenna diff area.
[11/06 14:52:38    95s] #WARNING (NRDB-728) PIN Q in CELL_VIEW LOGIC0_HV does not have antenna diff area.
[11/06 14:52:38    95s] ### nrEnv::init completed with status success.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.000.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.000.
[11/06 14:52:38    95s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 
[11/06 14:52:38    95s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M1 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/06 14:52:38    95s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M2 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/06 14:52:38    95s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M3 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/06 14:52:38    95s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M4 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/06 14:52:38    95s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER MT are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.000.
[11/06 14:52:38    95s] #WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
[11/06 14:52:38    95s] #WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.000.
[11/06 14:52:38    95s]   VERIFY DRC ...... Starting Verification
[11/06 14:52:38    95s]   VERIFY DRC ...... Initializing
[11/06 14:52:38    95s]   VERIFY DRC ...... Deleting Existing Violations
[11/06 14:52:38    95s]   VERIFY DRC ...... Creating Sub-Areas
[11/06 14:52:38    95s]   VERIFY DRC ...... Using new threading
[11/06 14:52:38    95s]   VERIFY DRC ...... Sub-Area : 1 of 1
[11/06 14:52:38    95s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/06 14:52:38    95s] 
[11/06 14:52:38    95s]   Verification Complete : 0 Viols.
[11/06 14:52:38    95s] 
[11/06 14:52:38    95s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 100.0M) ***
[11/06 14:52:38    95s] 
[11/06 14:53:09    95s] <CMD> saveDesign FreqDiv_ring_stripe_pin_routed.enc
[11/06 14:53:09    95s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[11/06 14:53:09    95s] Redoing specifyClockTree ...
[11/06 14:53:09    95s] Checking spec file integrity...
[11/06 14:53:09    95s] ----- oaOut ---------------------------
[11/06 14:53:09    95s] Saving OA database: Lib: FEOADesignlib, Cell: FreqDiv, View: FreqDiv_ring_stripe_pin_routed
[11/06 14:53:09    95s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[11/06 14:53:09    95s] Special routes: 24 strips and 40 vias are crated in OA database.
[11/06 14:53:09    95s] Created 49 insts; 98 instTerms; 87 nets; 191 routes.
[11/06 14:53:09    95s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 14:53:09    95s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 14:53:09    95s] TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 14:53:09    95s] Saving AAE Data ...
[11/06 14:53:09    95s] Saving clock tree spec file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring_stripe_pin_routed/FreqDiv.ctstch' ...
[11/06 14:53:09    95s] Saving configuration ...
[11/06 14:53:09    95s] Saving preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring_stripe_pin_routed/enc.pref.tcl ...
[11/06 14:53:09    95s] Saving sdp information ...
[11/06 14:53:09    95s] Saving thumbnail file...
[11/06 14:53:10    96s] *** Message Summary: 0 warning(s), 0 error(s)
[11/06 14:53:10    96s] 
[11/06 14:54:31    96s] <CMD> addFiller -cell FILLCAPX32_HV FILLCAPX16_HV FILLCAPX8_HV FILLCAPX4_HV -prefix FILLERCAP
[11/06 14:54:31    96s] Core basic site is ams018hvSite
[11/06 14:54:31    96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 14:54:31    96s] *INFO: Adding fillers to top-module.
[11/06 14:54:31    96s] *INFO:   Added 8 filler insts (cell FILLCAPX32_HV / prefix FILLERCAP).
[11/06 14:54:31    96s] *INFO:   Added 10 filler insts (cell FILLCAPX16_HV / prefix FILLERCAP).
[11/06 14:54:31    96s] *INFO:   Added 11 filler insts (cell FILLCAPX8_HV / prefix FILLERCAP).
[11/06 14:54:31    96s] *INFO:   Added 15 filler insts (cell FILLCAPX4_HV / prefix FILLERCAP).
[11/06 14:54:31    96s] *INFO: Total 44 filler insts added - prefix FILLERCAP (CPU: 0:00:00.0).
[11/06 14:54:31    96s] For 44 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/06 14:54:31    96s] Saving Drc markers ...
[11/06 14:54:31    96s] ... 0 markers are saved ...
[11/06 14:54:31    96s] *INFO: Checking for DRC violations on added fillers.
[11/06 14:54:31    96s] *INFO: Iteration 0-#1, Found 60 DRC violations (real: 0:00:00.0).
[11/06 14:54:31    96s] For 22 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/06 14:54:31    97s] *INFO: Iteration 0-#2, Found 30 DRC violations (real: 0:00:00.0).
[11/06 14:54:31    97s] For 12 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/06 14:54:31    97s] *INFO: Iteration 0-#3, Found 14 DRC violations (real: 0:00:00.0).
[11/06 14:54:31    97s] For 0 new insts, *** Applied 0 GNC rules.
[11/06 14:54:31    97s] *INFO: Iteration 0-#4, Found 0 DRC violation  (real: 0:00:00.0).
[11/06 14:54:31    97s] *INFO: Adding fillers to top-module.
[11/06 14:54:31    97s] *INFO:   Added 39 filler insts (cell FILLCAPX4_HV / prefix FILLERCAP).
[11/06 14:54:31    97s] For 39 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/06 14:54:31    97s] *INFO: Iteration 1-#1, Found 86 DRC violations (real: 0:00:00.0).
[11/06 14:54:31    97s] For 0 new insts, *** Applied 0 GNC rules.
[11/06 14:54:31    97s] *INFO: Iteration 1-#2, Found 0 DRC violation  (real: 0:00:00.0).
[11/06 14:54:31    97s] Loading Drc markers ...
[11/06 14:54:31    97s] ... 0 markers are loaded ...
[11/06 14:54:31    97s] *INFO: End DRC Checks. (real: 0:00:00.0 ).
[11/06 14:54:31    97s] *INFO: Replaced 81 fillers which had DRC vio's, with 34 new fillers.
[11/06 14:54:31    97s] <CMD> addFiller -cell FILLCAPX32_HV FILLCAPX16_HV FILLCAPX8_HV FILLCAPX4_HV -prefix FILLERCAP
[11/06 14:54:31    97s] Core basic site is ams018hvSite
[11/06 14:54:31    97s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 14:54:31    97s] *INFO: Adding fillers to top-module.
[11/06 14:54:31    97s] *INFO:   Added 1 filler inst  (cell FILLCAPX32_HV / prefix FILLERCAP).
[11/06 14:54:31    97s] *INFO:   Added 2 filler insts (cell FILLCAPX16_HV / prefix FILLERCAP).
[11/06 14:54:31    97s] *INFO:   Added 6 filler insts (cell FILLCAPX8_HV / prefix FILLERCAP).
[11/06 14:54:31    97s] *INFO:   Added 11 filler insts (cell FILLCAPX4_HV / prefix FILLERCAP).
[11/06 14:54:31    97s] *INFO: Total 20 filler insts added - prefix FILLERCAP (CPU: 0:00:00.0).
[11/06 14:54:31    97s] For 20 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/06 14:54:31    97s] Saving Drc markers ...
[11/06 14:54:31    97s] ... 0 markers are saved ...
[11/06 14:54:31    97s] *INFO: Checking for DRC violations on added fillers.
[11/06 14:54:31    97s] *INFO: Iteration 0-#1, Found 54 DRC violations (real: 0:00:00.0).
[11/06 14:54:31    97s] For 6 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/06 14:54:31    97s] *INFO: Iteration 0-#2, Found 8 DRC violations (real: 0:00:00.0).
[11/06 14:54:31    97s] For 4 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/06 14:54:31    97s] *INFO: Iteration 0-#3, Found 10 DRC violations (real: 0:00:00.0).
[11/06 14:54:31    97s] For 0 new insts, *** Applied 0 GNC rules.
[11/06 14:54:31    97s] *INFO: Iteration 0-#4, Found 0 DRC violation  (real: 0:00:00.0).
[11/06 14:54:31    97s] *INFO: Adding fillers to top-module.
[11/06 14:54:31    97s] *INFO:   Added 39 filler insts (cell FILLCAPX4_HV / prefix FILLERCAP).
[11/06 14:54:31    97s] For 39 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/06 14:54:31    97s] *INFO: Iteration 1-#1, Found 86 DRC violations (real: 0:00:00.0).
[11/06 14:54:31    97s] For 0 new insts, *** Applied 0 GNC rules.
[11/06 14:54:31    97s] *INFO: Iteration 1-#2, Found 0 DRC violation  (real: 0:00:00.0).
[11/06 14:54:31    97s] Loading Drc markers ...
[11/06 14:54:31    97s] ... 0 markers are loaded ...
[11/06 14:54:31    97s] *INFO: End DRC Checks. (real: 0:00:00.0 ).
[11/06 14:54:31    97s] *INFO: Replaced 69 fillers which had DRC vio's, with 10 new fillers.
[11/06 14:54:31    97s] <CMD> addFiller -cell FILLCELLX32_HV FILLCELLX16_HV FILLCELLX8_HV FILLCELLX4_HV FILLCELLX2_HV FILLCELLX1_HV -prefix FILLER
[11/06 14:54:31    97s] Core basic site is ams018hvSite
[11/06 14:54:31    97s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 14:54:31    97s] *INFO: Adding fillers to top-module.
[11/06 14:54:31    97s] *INFO:   Added 1 filler inst  (cell FILLCELLX32_HV / prefix FILLER).
[11/06 14:54:31    97s] *INFO:   Added 2 filler insts (cell FILLCELLX16_HV / prefix FILLER).
[11/06 14:54:31    97s] *INFO:   Added 6 filler insts (cell FILLCELLX8_HV / prefix FILLER).
[11/06 14:54:31    97s] *INFO:   Added 11 filler insts (cell FILLCELLX4_HV / prefix FILLER).
[11/06 14:54:31    97s] *INFO:   Added 10 filler insts (cell FILLCELLX2_HV / prefix FILLER).
[11/06 14:54:31    97s] *INFO:   Added 23 filler insts (cell FILLCELLX1_HV / prefix FILLER).
[11/06 14:54:31    97s] *INFO: Total 53 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[11/06 14:54:31    97s] For 53 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/06 14:54:31    97s] Saving Drc markers ...
[11/06 14:54:31    97s] ... 0 markers are saved ...
[11/06 14:54:31    97s] *INFO: Checking for DRC violations on added fillers.
[11/06 14:54:31    97s] *INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
[11/06 14:54:31    97s] *INFO: Adding fillers to top-module.
[11/06 14:54:31    97s] *INFO:   Added 0 filler inst of any cell-type.
[11/06 14:54:31    97s] For 0 new insts, *** Applied 0 GNC rules.
[11/06 14:54:31    97s] Loading Drc markers ...
[11/06 14:54:31    97s] ... 0 markers are loaded ...
[11/06 14:54:31    97s] *INFO: End DRC Checks. (real: 0:00:00.0 ).
[11/06 14:55:16    97s] <CMD> setDelayCalMode -engine aae -SIAware false
[11/06 14:55:24    97s] invalid command name "expandedViewspostRoute"
[11/06 14:56:14    98s] <CMD> timeDesign -postRoute -expandedViews
[11/06 14:56:14    98s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[11/06 14:56:14    98s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[11/06 14:56:14    98s] Type 'man ENCEXT-3493' for more detail.
[11/06 14:56:14    98s] Extraction called for design 'FreqDiv' of instances=138 and nets=87 using extraction engine 'postRoute' at effort level 'low' .
[11/06 14:56:14    98s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/06 14:56:14    98s] Type 'man ENCEXT-3530' for more detail.
[11/06 14:56:14    98s] PostRoute (effortLevel low) RC Extraction called for design FreqDiv.
[11/06 14:56:14    98s] RC Extraction called in multi-corner(1) mode.
[11/06 14:56:14    98s] Process corner(s) are loaded.
[11/06 14:56:14    98s]  Corner: ams_rc_corner_typ
[11/06 14:56:14    98s] extractDetailRC Option : -outfile ./FreqDiv_22045_p99egb.rcdb.d  -extended
[11/06 14:56:14    98s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[11/06 14:56:14    98s]       RC Corner Indexes            0   
[11/06 14:56:14    98s] Capacitance Scaling Factor   : 1.00000 
[11/06 14:56:14    98s] Coupling Cap. Scaling Factor : 1.00000 
[11/06 14:56:14    98s] Resistance Scaling Factor    : 1.00000 
[11/06 14:56:14    98s] Clock Cap. Scaling Factor    : 1.00000 
[11/06 14:56:14    98s] Clock Res. Scaling Factor    : 1.00000 
[11/06 14:56:14    98s] Shrink Factor                : 1.00000
[11/06 14:56:14    98s] Initializing multi-corner capacitance tables ... 
[11/06 14:56:14    98s] Initializing multi-corner resistance tables ...
[11/06 14:56:14    98s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 931.4M)
[11/06 14:56:14    98s] Creating parasitic data file './FreqDiv_22045_p99egb.rcdb.d' for storing RC.
[11/06 14:56:14    98s] Extracted 10.4545% (CPU Time= 0:00:00.0  MEM= 977.5M)
[11/06 14:56:14    98s] Extracted 20.4545% (CPU Time= 0:00:00.0  MEM= 977.5M)
[11/06 14:56:14    98s] Extracted 30.4545% (CPU Time= 0:00:00.0  MEM= 1009.5M)
[11/06 14:56:14    98s] Extracted 40.4545% (CPU Time= 0:00:00.0  MEM= 1009.5M)
[11/06 14:56:14    98s] Extracted 50.4545% (CPU Time= 0:00:00.0  MEM= 1009.5M)
[11/06 14:56:14    98s] Extracted 60.4545% (CPU Time= 0:00:00.0  MEM= 1009.5M)
[11/06 14:56:14    98s] Extracted 70.4545% (CPU Time= 0:00:00.0  MEM= 1009.5M)
[11/06 14:56:14    98s] Extracted 80.4545% (CPU Time= 0:00:00.0  MEM= 1009.5M)
[11/06 14:56:14    98s] Extracted 90.4545% (CPU Time= 0:00:00.0  MEM= 1009.5M)
[11/06 14:56:14    98s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1009.5M)
[11/06 14:56:14    98s] Number of Extracted Resistors     : 831
[11/06 14:56:14    98s] Number of Extracted Ground Cap.   : 900
[11/06 14:56:14    98s] Number of Extracted Coupling Cap. : 0
[11/06 14:56:14    98s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=963.461M)
[11/06 14:56:14    98s] Opening parasitic data file './FreqDiv_22045_p99egb.rcdb.d' for reading.
[11/06 14:56:14    98s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=963.461M)
[11/06 14:56:14    98s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 963.461M)
[11/06 14:56:14    98s] Effort level <high> specified for reg2reg path_group
[11/06 14:56:14    98s] Effort level <high> specified for reg2cgate path_group
[11/06 14:56:14    98s] Found active setup analysis view func_max
[11/06 14:56:14    98s] Found active setup analysis view test_max
[11/06 14:56:14    98s] Found active hold analysis view func_min
[11/06 14:56:14    98s] Found active hold analysis view test_min
[11/06 14:56:14    98s] Opening parasitic data file './FreqDiv_22045_p99egb.rcdb.d' for reading.
[11/06 14:56:14    98s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 987.5M)
[11/06 14:56:14    98s] AAE_INFO: 1 threads acquired from CTE.
[11/06 14:56:14    98s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 14:56:14    98s] AAE_THRD: End delay calculation. (MEM=995.684 CPU=0:00:00.0 REAL=0:00:00.0)
[11/06 14:56:15    98s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.462  | 20.713  |  9.937  |  6.462  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_max            |  6.462  | 20.713  |  9.937  |  6.462  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_max            |  6.462  | 20.713  |  9.937  |  6.462  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 161.046%
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/06 14:56:15    98s] Total CPU time: 0.32 sec
[11/06 14:56:15    98s] Total Real time: 1.0 sec
[11/06 14:56:15    98s] Total Memory Usage: 957.523438 Mbytes
[11/06 14:56:25    98s] <CMD> timeDesign -postRoute -expandedViews -hold
[11/06 14:56:25    98s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[11/06 14:56:25    98s] Closing parasitic data file './FreqDiv_22045_p99egb.rcdb.d'. 69 times net's RC data read were performed.
[11/06 14:56:25    98s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[11/06 14:56:25    98s] Type 'man ENCEXT-3493' for more detail.
[11/06 14:56:25    98s] Extraction called for design 'FreqDiv' of instances=138 and nets=87 using extraction engine 'postRoute' at effort level 'low' .
[11/06 14:56:25    98s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/06 14:56:25    98s] Type 'man ENCEXT-3530' for more detail.
[11/06 14:56:25    98s] PostRoute (effortLevel low) RC Extraction called for design FreqDiv.
[11/06 14:56:25    98s] RC Extraction called in multi-corner(1) mode.
[11/06 14:56:25    98s] Process corner(s) are loaded.
[11/06 14:56:25    98s]  Corner: ams_rc_corner_typ
[11/06 14:56:25    98s] extractDetailRC Option : -outfile ./FreqDiv_22045_p99egb.rcdb.d -maxResLength 200  -extended
[11/06 14:56:25    98s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[11/06 14:56:25    98s]       RC Corner Indexes            0   
[11/06 14:56:25    98s] Capacitance Scaling Factor   : 1.00000 
[11/06 14:56:25    98s] Coupling Cap. Scaling Factor : 1.00000 
[11/06 14:56:25    98s] Resistance Scaling Factor    : 1.00000 
[11/06 14:56:25    98s] Clock Cap. Scaling Factor    : 1.00000 
[11/06 14:56:25    98s] Clock Res. Scaling Factor    : 1.00000 
[11/06 14:56:25    98s] Shrink Factor                : 1.00000
[11/06 14:56:25    98s] Initializing multi-corner capacitance tables ... 
[11/06 14:56:25    98s] Initializing multi-corner resistance tables ...
[11/06 14:56:25    98s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 953.5M)
[11/06 14:56:25    98s] Creating parasitic data file './FreqDiv_22045_p99egb.rcdb.d' for storing RC.
[11/06 14:56:25    98s] Extracted 10.4545% (CPU Time= 0:00:00.0  MEM= 999.5M)
[11/06 14:56:25    98s] Extracted 20.4545% (CPU Time= 0:00:00.0  MEM= 999.5M)
[11/06 14:56:25    98s] Extracted 30.4545% (CPU Time= 0:00:00.0  MEM= 1031.5M)
[11/06 14:56:25    98s] Extracted 40.4545% (CPU Time= 0:00:00.0  MEM= 1031.5M)
[11/06 14:56:25    98s] Extracted 50.4545% (CPU Time= 0:00:00.0  MEM= 1031.5M)
[11/06 14:56:25    98s] Extracted 60.4545% (CPU Time= 0:00:00.0  MEM= 1031.5M)
[11/06 14:56:25    98s] Extracted 70.4545% (CPU Time= 0:00:00.0  MEM= 1031.5M)
[11/06 14:56:25    98s] Extracted 80.4545% (CPU Time= 0:00:00.0  MEM= 1031.5M)
[11/06 14:56:25    98s] Extracted 90.4545% (CPU Time= 0:00:00.0  MEM= 1031.5M)
[11/06 14:56:25    98s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1031.5M)
[11/06 14:56:25    98s] Number of Extracted Resistors     : 831
[11/06 14:56:25    98s] Number of Extracted Ground Cap.   : 900
[11/06 14:56:25    98s] Number of Extracted Coupling Cap. : 0
[11/06 14:56:25    98s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=985.531M)
[11/06 14:56:25    98s] Opening parasitic data file './FreqDiv_22045_p99egb.rcdb.d' for reading.
[11/06 14:56:25    98s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=985.531M)
[11/06 14:56:25    98s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 985.531M)
[11/06 14:56:25    98s] Effort level <high> specified for reg2reg path_group
[11/06 14:56:25    98s] Effort level <high> specified for reg2cgate path_group
[11/06 14:56:25    98s] Found active setup analysis view func_max
[11/06 14:56:25    98s] Found active setup analysis view test_max
[11/06 14:56:25    98s] Found active hold analysis view func_min
[11/06 14:56:25    98s] Found active hold analysis view test_min
[11/06 14:56:25    98s] Opening parasitic data file './FreqDiv_22045_p99egb.rcdb.d' for reading.
[11/06 14:56:25    98s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 987.5M)
[11/06 14:56:25    98s] AAE_INFO: 1 threads acquired from CTE.
[11/06 14:56:25    98s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 14:56:25    98s] AAE_THRD: End delay calculation. (MEM=995.684 CPU=0:00:00.0 REAL=0:00:00.0)
[11/06 14:56:25    98s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.082  |  0.082  |  0.300  |  2.498  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.082  |  0.082  |  0.300  |  2.498  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.082  |  0.082  |  0.300  |  2.498  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 161.046%
------------------------------------------------------------
Reported timing to dir ./timingReports
[11/06 14:56:25    98s] Total CPU time: 0.32 sec
[11/06 14:56:25    98s] Total Real time: 0.0 sec
[11/06 14:56:25    98s] Total Memory Usage: 935.453125 Mbytes
[11/06 14:57:05    99s] <CMD> verify_drc -report FreqDiv.drc.rpt -limit 1000
[11/06 14:57:05    99s]  *** Starting Verify DRC (MEM: 935.5) ***
[11/06 14:57:05    99s] 
[11/06 14:57:05    99s] ### nrEnv::init -minimal called
[11/06 14:57:05    99s]   VERIFY DRC ...... Starting Verification
[11/06 14:57:05    99s]   VERIFY DRC ...... Initializing
[11/06 14:57:05    99s]   VERIFY DRC ...... Deleting Existing Violations
[11/06 14:57:05    99s]   VERIFY DRC ...... Creating Sub-Areas
[11/06 14:57:05    99s]   VERIFY DRC ...... Using new threading
[11/06 14:57:05    99s]   VERIFY DRC ...... Sub-Area : 1 of 1
[11/06 14:57:06    99s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/06 14:57:06    99s] 
[11/06 14:57:06    99s]   Verification Complete : 0 Viols.
[11/06 14:57:06    99s] 
[11/06 14:57:06    99s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 1.00  MEM: 80.0M) ***
[11/06 14:57:06    99s] 
[11/06 15:00:29   100s] <CMD> saveDesign FreqDiv_ring_stripe_pin_routed_tested.enc
[11/06 15:00:29   100s] The in-memory database contained RC information but was not saved. To save 
[11/06 15:00:29   100s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[11/06 15:00:29   100s] so it should only be saved when it is really desired.
[11/06 15:00:29   100s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[11/06 15:00:29   100s] Redoing specifyClockTree ...
[11/06 15:00:29   100s] Checking spec file integrity...
[11/06 15:00:29   100s] ----- oaOut ---------------------------
[11/06 15:00:29   100s] Saving OA database: Lib: FEOADesignlib, Cell: FreqDiv, View: FreqDiv_ring_stripe_pin_routed_tested
[11/06 15:00:29   100s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[11/06 15:00:29   100s] Special routes: 24 strips and 40 vias are crated in OA database.
[11/06 15:00:29   100s] Created 138 insts; 276 instTerms; 87 nets; 191 routes.
[11/06 15:00:29   100s] TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 15:00:29   100s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 15:00:29   100s] TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
[11/06 15:00:29   100s] Saving AAE Data ...
[11/06 15:00:29   100s] Saving clock tree spec file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring_stripe_pin_routed_tested/FreqDiv.ctstch' ...
[11/06 15:00:29   100s] Saving configuration ...
[11/06 15:00:29   100s] Saving preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT/PLACE_ROUTE/FEOADesignlib/FreqDiv/FreqDiv_ring_stripe_pin_routed_tested/enc.pref.tcl ...
[11/06 15:00:29   100s] Saving sdp information ...
[11/06 15:00:29   100s] Saving thumbnail file...
[11/06 15:00:29   100s] *** Message Summary: 0 warning(s), 0 error(s)
[11/06 15:00:29   100s] 
[11/06 15:03:10   101s] 
[11/06 15:03:10   101s] *** Memory Usage v#1 (Current mem = 939.199M, initial mem = 95.957M) ***
[11/06 15:03:10   101s] 
[11/06 15:03:10   101s] *** Summary of all messages that are not suppressed in this session:
[11/06 15:03:10   101s] Severity  ID               Count  Summary                                  
[11/06 15:03:10   101s] WARNING   ENCFP-325            7  Floorplan of the design is resized. All ...
[11/06 15:03:10   101s] WARNING   ENCFP-3961           7  The techSite '%s' has no related cells i...
[11/06 15:03:10   101s] ERROR     ENCPTN-1668          3  Specifying negative spacing value to spr...
[11/06 15:03:10   101s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[11/06 15:03:10   101s] WARNING   ENCEXT-6202         11  In addition to the technology file, capa...
[11/06 15:03:10   101s] WARNING   ENCEXT-3493          3  The design extraction status has been re...
[11/06 15:03:10   101s] WARNING   ENCEXT-3530          4  The process node is not set. Use the com...
[11/06 15:03:10   101s] ERROR     ENCSYT-6855          1  No more action to redo.                  
[11/06 15:03:10   101s] ERROR     ENCSYT-6852          2  No more action to undo.                  
[11/06 15:03:10   101s] WARNING   ENCSYC-6163          2  Command '%s' is obsolete and will be mad...
[11/06 15:03:10   101s] WARNING   ENCCK-1100           3  Command %s is no longer supported when C...
[11/06 15:03:10   101s] ERROR     ENCCK-9000           4  %s                                       
[11/06 15:03:10   101s] WARNING   ENCDC-1629           4  The default delay limit was set to %d. T...
[11/06 15:03:10   101s] WARNING   ENCPP-547            9  Cut '%s' does not fit in viaRule '%s'.   
[11/06 15:03:10   101s] WARNING   ENCPP-170            4  The power planner failed to create a wir...
[11/06 15:03:10   101s] WARNING   ENCSR-1254           2  Cannot find any block pin of net %s. Che...
[11/06 15:03:10   101s] WARNING   ENCSR-1256           2  Cannot find any CORE class pad pin of ne...
[11/06 15:03:10   101s] WARNING   ENCSP-9025           2  No scan chain specified/traced.          
[11/06 15:03:10   101s] WARNING   ENCSP-9042           2  Scan chains were not defined, -ignoreSca...
[11/06 15:03:10   101s] WARNING   ENCOAX-571           2  Property '%s' from OA is a hierarchical ...
[11/06 15:03:10   101s] WARNING   ENCOAX-738           3  Non-Default Rule '%s' has already been d...
[11/06 15:03:10   101s] WARNING   ENCOAX-741          24  Site '%s' has already been defined in %s...
[11/06 15:03:10   101s] WARNING   ENCCTE-290         816  Could not locate cell %s in any library ...
[11/06 15:03:10   101s] ERROR     ENCTCM-4             2  The value "%s" specified for the %s type...
[11/06 15:03:10   101s] WARNING   ENCTCM-70            6  Option "%s" for command %s is obsolete a...
[11/06 15:03:10   101s] WARNING   ENCTCM-77            8  Option "%s" for command %s is obsolete a...
[11/06 15:03:10   101s] WARNING   ENCTCM-125           4  Option "%s" for command %s is obsolete a...
[11/06 15:03:10   101s] *** Message Summary: 926 warning(s), 12 error(s)
[11/06 15:03:10   101s] 
[11/06 15:03:10   101s] --- Ending "Encounter" (totcpu=0:01:40, real=1:27:45, mem=939.2M) ---
