/* $Id: at32uc3b.h,v 1.6 2008/03/09 16:36:16 yuecelm Exp $ */

/* @author Mustafa Yuecel <mustafa.yuecel@alumni.ethz.ch> */

#ifndef __AT32UC3B_H__
#define __AT32UC3B_H__

#include <stdint.h>
#include <avr32/io.h>
#include "at32uc3b_config.h"

#define AVR32_CPUMASK_OCD_CLOCK_OFFSET   0
#define AVR32_CPUMASK_OCD_OFFSET         1

#define AVR32_HSBMASK_FLASHC_OFFSET      0
#define AVR32_HSBMASK_PBA_BRIDGE_OFFSET  1
#define AVR32_HSBMASK_PBB_BRIDGE_OFFSET  2
#define AVR32_HSBMASK_USBB_OFFSET        3
#define AVR32_HSBMASK_PDCA_OFFSET        4

#define AVR32_PBAMASK_INTC_OFFSET        0
#define AVR32_PBAMASK_GPIO_OFFSET        1
#define AVR32_PBAMASK_PDCA_OFFSET        2
#define AVR32_PBAMASK_PM_OFFSET          3
#define AVR32_PBAMASK_ADC_OFFSET         4
#define AVR32_PBAMASK_SPI_OFFSET         5
#define AVR32_PBAMASK_TWI_OFFSET         6
#define AVR32_PBAMASK_USART0_OFFSET      7
#define AVR32_PBAMASK_USART1_OFFSET      8
#define AVR32_PBAMASK_USART2_OFFSET      9
#define AVR32_PBAMASK_PWM_OFFSET         10
#define AVR32_PBAMASK_SSC_OFFSET         11
#define AVR32_PBAMASK_TC_OFFSET          12

#define AVR32_PBBMASK_HMATRIX_OFFSET     0
#define AVR32_PBBMASK_USBB_OFFSET        1
#define AVR32_PBBMASK_FLASHC_OFFSET      2

/* clear/set exception/interrupt mask */
#define avr32_clr_global_interrupt_mask()  asm volatile ("csrf %0" : : "i" (AVR32_SR_GM_OFFSET))
#define avr32_set_global_interrupt_mask()  asm volatile ("ssrf %0" : : "i" (AVR32_SR_GM_OFFSET))
#define avr32_clr_interrupt0_mask()        asm volatile ("csrf %0" : : "i" (AVR32_SR_I0M_OFFSET))
#define avr32_set_interrupt0_mask()        asm volatile ("ssrf %0" : : "i" (AVR32_SR_I0M_OFFSET))
#define avr32_clr_interrupt1_mask()        asm volatile ("csrf %0" : : "i" (AVR32_SR_I1M_OFFSET))
#define avr32_set_interrupt1_mask()        asm volatile ("ssrf %0" : : "i" (AVR32_SR_I1M_OFFSET))
#define avr32_clr_interrupt2_mask()        asm volatile ("csrf %0" : : "i" (AVR32_SR_I2M_OFFSET))
#define avr32_set_interrupt2_mask()        asm volatile ("ssrf %0" : : "i" (AVR32_SR_I2M_OFFSET))
#define avr32_clr_interrupt3_mask()        asm volatile ("csrf %0" : : "i" (AVR32_SR_I3M_OFFSET))
#define avr32_set_interrupt3_mask()        asm volatile ("ssrf %0" : : "i" (AVR32_SR_I3M_OFFSET))
#define avr32_clr_exception_mask()         asm volatile ("csrf %0" : : "i" (AVR32_SR_EM_OFFSET))
#define avr32_set_exception_mask()         asm volatile ("ssrf %0" : : "i" (AVR32_SR_EM_OFFSET))
#define avr32_clr_debug_mask()             asm volatile ("csrf %0" : : "i" (AVR32_SR_DM_OFFSET))
#define avr32_set_debug_mask()             asm volatile ("ssrf %0" : : "i" (AVR32_SR_DM_OFFSET))
 
#define get_register(address)  (*((volatile uint32_t *) (address)))

typedef enum gpio_interrupt_mode_enum {
  AVR32_GPIO_INTERRUPT_MODE_CHANGING_EDGE = 0x00,
  AVR32_GPIO_INTERRUPT_MODE_RISING_EDGE = 0x01,
  AVR32_GPIO_INTERRUPT_MODE_FALLING_EDGE = 0x10,
  AVR32_GPIO_INTERRUPT_MODE_RESERVED = 0x11,
  AVR32_GPIO_INTERRUPT_MODE_DISABLED = 0xff
} gpio_interrupt_mode_enum_t;

typedef enum gpio_peripheral_func_enum {
  AVR32_GPIO_PERIPHERAL_FUNC_A = 0x00,
  AVR32_GPIO_PERIPHERAL_FUNC_B = 0x01,
  AVR32_GPIO_PERIPHERAL_FUNC_C = 0x10,
  AVR32_GPIO_PERIPHERAL_FUNC_D = 0x11,
  AVR32_GPIO_PERIPHERAL_FUNC_DISABLED = 0xff
} gpio_peripheral_func_enum_t;

// interesting AVR32 instruction sets
// CBR: clear bit in register
// SBR: set bit in register
// CLZ: count leading zeros
// BREV: bit reverse

// some ideas about AVR32 instruction sets
// SBR: optimize (1 << bit)
// CLZ: seek spare one bits in register 

#endif /*__AT32UC3B_H__*/
