device jetson_flow_controller msbfirst (addr base) "jetson_flow_controller"{
	
    register FCHCPU0E0 rw addr (base, 0x0) "FLOW_CTLR_HALT_CPU_EVENTS_0" {
        mode     3;
        jtag     1;
        sclk     1;
        x32k     1;
        usec     1;
        msec     1;
        sec      1;
        x_rdy    1;
        smp31    1;
        smp30    1;
        xrq_d    1;
        xrq_c    1;
        xrq_b    1;
        xrq_a    1;
        obe      1;
        obf      1;
        ibe      1;
        ibf      1;
        lic_irq  1;
        lic_fiq  1;
        gic_irq  1;
        gic_fiq  1;
        zero     8       "ZERO";
    };

    register FCHCPU0C0 rw addr (base, 0x8) "FLOW_CTLR_CPU0_CSR_0" {
        _       4;
        pwr_state 4 ro   "pwr_state"; 
        wait_event 1 ro  "wait_event";
        halt     1 ro    "halt";
        f2p_ack  1 ro    "f2p_ack";
        f2p_pwrup 1 ro   "f2p_pwrup";
        f2p_req  1 ro    "F2P_REQ";
        _        1;
        f2c_mpcore_rst 1 ro "F2C_MPCORE_RST";
        pwr_off_sts 1 ro "PWR_OFF_STS";
        intr_f   1       "INTR_FLAG";
        event_f  1       "EVENT_FLAG";
        en_ext   2       "ENABLE_EXT";
        wfi_bitmap 4     "WAIT_WFI_BITMAP";
        wfe_bitmap 4     "WAIT_WFE_BITMAP. Not used.";
        imm_wake 1       "immediate wake";
        s_clu    1       "switch cluster";
        event_en 1       "event enable";
        enable   1;
    };

    register FCHCPU1E0 rw addr (base, 0x14) "FLOW_CTLR_HALT_CPU1_EVENTS_0" {
        mode     3;
        jtag     1;
        sclk     1;
        x32k     1;
        usec     1;
        msec     1;
        sec      1;
        x_rdy    1;
        smp31    1;
        smp30    1;
        xrq_d    1;
        xrq_c    1;
        xrq_b    1;
        xrq_a    1;
        obe      1;
        obf      1;
        ibe      1;
        ibf      1;
        lic_irq  1;
        lic_fiq  1;
        gic_irq  1;
        gic_fiq  1;
        zero     8       "ZERO";
    };

    register FCHCPU1C0 rw addr (base, 0x18) "FLOW_CTLR_CPU1_CSR_0" {
        _       4;
        pwr_state 4 ro   "pwr_state"; 
        wait_event 1 ro  "wait_event";
        halt     1 ro    "halt";
        f2p_ack  1 ro    "f2p_ack";
        f2p_pwrup 1 ro   "f2p_pwrup";
        f2p_req  1 ro    "F2P_REQ";
        _        1;
        f2c_mpcore_rst 1 ro "F2C_MPCORE_RST";
        pwr_off_sts 1 ro "PWR_OFF_STS";
        intr_f   1       "INTR_FLAG";
        event_f  1       "EVENT_FLAG";
        en_ext   2       "ENABLE_EXT";
        wfi_bitmap 4     "WAIT_WFI_BITMAP";
        wfe_bitmap 4     "WAIT_WFE_BITMAP. Not used.";
        imm_wake 1       "immediate wake";
        s_clu    1       "switch cluster";
        event_en 1       "event enable";
        enable   1;
    };

    register FCHCPU2E0 rw addr (base, 0x1c) "FLOW_CTLR_HALT_CPU2_EVENTS_0" {
        mode     3;
        jtag     1;
        sclk     1;
        x32k     1;
        usec     1;
        msec     1;
        sec      1;
        x_rdy    1;
        smp31    1;
        smp30    1;
        xrq_d    1;
        xrq_c    1;
        xrq_b    1;
        xrq_a    1;
        obe      1;
        obf      1;
        ibe      1;
        ibf      1;
        lic_irq  1;
        lic_fiq  1;
        gic_irq  1;
        gic_fiq  1;
        zero     8       "ZERO";
    };

    register FCHCPU2C0 rw addr (base, 0x20) "FLOW_CTLR_CPU2_CSR_0" {
        _       4;
        pwr_state 4 ro   "pwr_state"; 
        wait_event 1 ro  "wait_event";
        halt     1 ro    "halt";
        f2p_ack  1 ro    "f2p_ack";
        f2p_pwrup 1 ro   "f2p_pwrup";
        f2p_req  1 ro    "F2P_REQ";
        _        1;
        f2c_mpcore_rst 1 ro "F2C_MPCORE_RST";
        pwr_off_sts 1 ro "PWR_OFF_STS";
        intr_f   1       "INTR_FLAG";
        event_f  1       "EVENT_FLAG";
        en_ext   2       "ENABLE_EXT";
        wfi_bitmap 4     "WAIT_WFI_BITMAP";
        wfe_bitmap 4     "WAIT_WFE_BITMAP. Not used.";
        imm_wake 1       "immediate wake";
        s_clu    1       "switch cluster";
        event_en 1       "event enable";
        enable   1;
    };

    register FCHCPU3E0 rw addr (base, 0x24) "FLOW_CTLR_HALT_CPU3_EVENTS_0" {
        mode     3;
        jtag     1;
        sclk     1;
        x32k     1;
        usec     1;
        msec     1;
        sec      1;
        x_rdy    1;
        smp31    1;
        smp30    1;
        xrq_d    1;
        xrq_c    1;
        xrq_b    1;
        xrq_a    1;
        obe      1;
        obf      1;
        ibe      1;
        ibf      1;
        lic_irq  1;
        lic_fiq  1;
        gic_irq  1;
        gic_fiq  1;
        zero     8       "ZERO";
    };

    register FCHCPU3C0 rw addr (base, 0x28) "FLOW_CTLR_CPU3_CSR_0" {
        _       4;
        pwr_state 4 ro   "pwr_state"; 
        wait_event 1 ro  "wait_event";
        halt     1 ro    "halt";
        f2p_ack  1 ro    "f2p_ack";
        f2p_pwrup 1 ro   "f2p_pwrup";
        f2p_req  1 ro    "F2P_REQ";
        _        1;
        f2c_mpcore_rst 1 ro "F2C_MPCORE_RST";
        pwr_off_sts 1 ro "PWR_OFF_STS";
        intr_f   1       "INTR_FLAG";
        event_f  1       "EVENT_FLAG";
        en_ext   2       "ENABLE_EXT";
        wfi_bitmap 4     "WAIT_WFI_BITMAP";
        wfe_bitmap 4     "WAIT_WFE_BITMAP. Not used.";
        imm_wake 1       "immediate wake";
        s_clu    1       "switch cluster";
        event_en 1       "event enable";
        enable   1;
    };
};
