
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035064                       # Number of seconds simulated
sim_ticks                                 35063937060                       # Number of ticks simulated
final_tick                               563112397731                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 219500                       # Simulator instruction rate (inst/s)
host_op_rate                                   284406                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2393410                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906144                       # Number of bytes of host memory used
host_seconds                                 14650.20                       # Real time elapsed on the host
sim_insts                                  3215723895                       # Number of instructions simulated
sim_ops                                    4166605942                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       707200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1747968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1091712                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3552256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1500032                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1500032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5525                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13656                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8529                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27752                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11719                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11719                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20168870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     49850877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47456                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     31134895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               101307962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51107                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47456                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             153320                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42779908                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42779908                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42779908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20168870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     49850877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47456                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     31134895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              144087870                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84086181                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31106213                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25358324                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2077091                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13075088                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12154214                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3351220                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92077                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31121257                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170918454                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31106213                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15505434                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37965450                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11044095                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5147456                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15359227                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1003513                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83175609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45210159     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2513746      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4702064      5.65%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4663206      5.61%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2905844      3.49%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2304033      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1443920      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361727      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18070910     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83175609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.369933                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.032658                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32447616                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5090052                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36472783                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       223993                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8941157                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5264606                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205077280                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8941157                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34800950                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         983206                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       885536                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34298541                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3266211                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197769904                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1356816                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1001052                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277677672                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922692940                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922692940                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105973103                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35225                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9100725                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18298179                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9348877                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117188                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3346208                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186419963                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148476428                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292405                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63055578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192928651                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83175609                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785096                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896577                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28352045     34.09%     34.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18088945     21.75%     55.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12043659     14.48%     70.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7841468      9.43%     79.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8255426      9.93%     89.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3993308      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3150567      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717413      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       732778      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83175609                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         924230     72.52%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176261     13.83%     86.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       173880     13.64%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124199916     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994576      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363279      9.67%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7901751      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148476428                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.765765                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1274371                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008583                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381695241                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249509691                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145074090                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149750799                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       462623                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7104744                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1896                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          338                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2257835                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8941157                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         508452                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        89267                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186453780                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       369966                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18298179                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9348877                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         70103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          338                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1298613                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1154622                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2453235                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146498708                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13700236                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1977720                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21416972                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20772900                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7716736                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.742245                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145115387                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145074090                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92459912                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265377180                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.725302                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348409                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63324828                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2102210                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74234452                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658656                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150029                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28027141     37.75%     37.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20855414     28.09%     65.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8663234     11.67%     77.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4322928      5.82%     83.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4315729      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1745912      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1754182      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938114      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3611798      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74234452                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3611798                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257076898                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381855477                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 910572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840862                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840862                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.189256                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.189256                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658097230                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201526440                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188369807                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84086181                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30732669                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26871823                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1944561                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15257369                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14770744                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2207548                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61449                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36208895                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170930173                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30732669                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16978292                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35183484                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9549208                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4041737                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17849563                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       772932                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83027744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.369590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47844260     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1740711      2.10%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3193755      3.85%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2984206      3.59%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4932780      5.94%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5127738      6.18%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1214705      1.46%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          913916      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15075673     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83027744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365490                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.032797                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37349280                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3904123                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34050078                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136251                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7588004                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3342452                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5601                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191228275                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7588004                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38919497                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1302327                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       449064                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32601023                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2167821                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     186188946                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        745194                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       869495                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    247184938                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    847423255                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    847423255                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160909734                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86275072                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21933                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10723                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5812032                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28665958                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6223182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       101817                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1787131                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         176222594                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21431                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148797661                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       198010                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52820080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    144853446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83027744                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.792144                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.842678                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28645640     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15590713     18.78%     53.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13374049     16.11%     69.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8308953     10.01%     79.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8715411     10.50%     89.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5116199      6.16%     96.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2262288      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       600304      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       414187      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83027744                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         584330     66.14%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188940     21.39%     87.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110241     12.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116679745     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1171408      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10706      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25628171     17.22%     96.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5307631      3.57%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148797661                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.769585                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             883511                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005938                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381704586                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229064543                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143945490                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149681172                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       363433                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8169912                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          866                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          438                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1520744                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7588004                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         681812                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61704                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176244031                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       207572                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28665958                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6223182                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10723                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33278                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          438                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1034309                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1149743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2184052                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146016225                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24637876                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2781435                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29813492                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22073247                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5175616                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.736507                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144106690                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143945490                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88433572                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        215717231                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711880                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409951                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108123064                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122810496                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53434198                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1949708                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75439740                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627928                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322611                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34590802     45.85%     45.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16035836     21.26%     67.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8980700     11.90%     79.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3040262      4.03%     83.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2904513      3.85%     86.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1200797      1.59%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3240384      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       943435      1.25%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4503011      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75439740                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108123064                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122810496                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25198484                       # Number of memory references committed
system.switch_cpus1.commit.loads             20496046                       # Number of loads committed
system.switch_cpus1.commit.membars              10708                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19232790                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107203231                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1659168                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4503011                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           247181423                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          360083902                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1058437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108123064                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122810496                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108123064                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.777690                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.777690                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.285860                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.285860                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       675499368                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188620761                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      197167431                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21416                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84086181                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30780650                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25052806                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2055574                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13126897                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12136928                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3169242                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90648                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34021377                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             168097605                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30780650                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15306170                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35324587                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10548323                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5192008                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16629255                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       824795                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82995789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.494582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.300236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47671202     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1904920      2.30%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2488585      3.00%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3742379      4.51%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3635874      4.38%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2763379      3.33%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1644052      1.98%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2457283      2.96%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16688115     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82995789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366061                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.999111                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35142927                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5075889                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34053858                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       265567                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8457547                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5210387                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     201113056                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1299                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8457547                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37007674                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1017972                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1343841                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32410892                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2757857                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     195264424                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          818                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1190987                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       866676                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents            8                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    272070292                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    909378492                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    909378492                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169221974                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102848270                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        41522                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23428                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7793380                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18096915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9594685                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       186742                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3095862                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         181492338                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146224354                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       271465                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58989253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    179319968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6357                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82995789                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761829                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898149                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28701910     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18292943     22.04%     56.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11792806     14.21%     70.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8056286      9.71%     80.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7539267      9.08%     89.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4023232      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2960604      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       889839      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       738902      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82995789                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         718904     69.10%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        148170     14.24%     83.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173319     16.66%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121669711     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2066387      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16520      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14435525      9.87%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8036211      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146224354                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.738982                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1040399                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007115                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    376756360                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    240521825                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142123677                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147264753                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       497966                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6929813                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2059                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          874                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2436845                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          106                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8457547                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         593376                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        97458                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    181531738                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1244438                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18096915                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9594685                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22877                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73951                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          874                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1258162                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1158770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2416932                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143429792                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13593022                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2794561                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21450482                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20090075                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7857460                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.705747                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142161792                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142123677                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         91316431                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        256416273                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.690214                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356126                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99105630                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121805074                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59726904                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33040                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2089571                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74538242                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634129                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.154329                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28598856     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21480945     28.82%     67.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7915177     10.62%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4532375      6.08%     83.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3780697      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1856938      2.49%     91.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1852048      2.48%     93.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       792764      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3728442      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74538242                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99105630                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121805074                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18324934                       # Number of memory references committed
system.switch_cpus2.commit.loads             11167099                       # Number of loads committed
system.switch_cpus2.commit.membars              16520                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17469548                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109790944                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2485364                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3728442                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           252341778                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          371525918                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1090392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99105630                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121805074                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99105630                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.848450                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.848450                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.178620                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.178620                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       645461571                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196283607                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      185756896                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33040                       # number of misc regfile writes
system.l2.replacements                          27754                       # number of replacements
system.l2.tagsinuse                      32767.987091                       # Cycle average of tags in use
system.l2.total_refs                           870158                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60522                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.377549                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1024.347569                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.208275                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2628.034322                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.061303                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6428.061456                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.638393                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4020.829843                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4906.855812                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7490.937524                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6235.012593                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.031261                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000373                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.080201                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.196169                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000294                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.122706                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.149745                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.228605                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.190277                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33329                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39920                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        43224                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  116473                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44537                       # number of Writeback hits
system.l2.Writeback_hits::total                 44537                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33329                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39920                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        43224                       # number of demand (read+write) hits
system.l2.demand_hits::total                   116473                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33329                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39920                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        43224                       # number of overall hits
system.l2.overall_hits::total                  116473                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5525                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13656                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8527                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27750                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5525                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13656                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8529                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27752                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5525                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13656                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8529                       # number of overall misses
system.l2.overall_misses::total                 27752                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       653532                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    308563473                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       698206                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    726663601                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       756426                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    448568986                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1485904224                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data        81805                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         81805                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       653532                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    308563473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       698206                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    726663601                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       756426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    448650791                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1485986029                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       653532                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    308563473                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       698206                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    726663601                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       756426                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    448650791                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1485986029                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38854                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53576                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        51751                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              144223                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44537                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44537                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38854                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53576                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        51753                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               144225                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38854                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53576                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        51753                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              144225                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.142199                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.254890                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.164770                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.192410                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.142199                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.254890                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.164802                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.192422                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.142199                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.254890                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.164802                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.192422                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46680.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55848.592398                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46547.066667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53212.038738                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 58186.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52605.721356                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53546.098162                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 40902.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 40902.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46680.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55848.592398                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46547.066667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53212.038738                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 58186.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52602.977020                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53545.186978                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46680.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55848.592398                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46547.066667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53212.038738                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 58186.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52602.977020                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53545.186978                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11719                       # number of writebacks
system.l2.writebacks::total                     11719                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5525                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13656                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8527                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27750                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27752                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27752                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       574048                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    276674128                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       611342                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    647500330                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       683158                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    398977718                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1325020724                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data        70977                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        70977                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       574048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    276674128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       611342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    647500330                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       683158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    399048695                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1325091701                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       574048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    276674128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       611342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    647500330                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       683158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    399048695                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1325091701                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.142199                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.254890                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.164770                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.192410                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.142199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.254890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.164802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192422                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.142199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.254890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.164802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192422                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41003.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50076.765249                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40756.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47415.079818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52550.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46789.928228                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47748.494559                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 35488.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 35488.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41003.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50076.765249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40756.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47415.079818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 52550.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46787.278110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47747.611019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41003.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50076.765249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40756.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47415.079818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 52550.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46787.278110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47747.611019                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996371                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015366860                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193016.976242                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996371                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15359211                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15359211                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15359211                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15359211                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15359211                       # number of overall hits
system.cpu0.icache.overall_hits::total       15359211                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       817259                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       817259                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       817259                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       817259                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       817259                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       817259                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15359227                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15359227                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15359227                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15359227                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15359227                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15359227                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51078.687500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51078.687500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51078.687500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51078.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51078.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51078.687500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       668202                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       668202                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       668202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       668202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       668202                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       668202                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47728.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47728.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47728.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47728.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47728.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47728.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38854                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169195013                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39110                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.131757                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.597135                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.402865                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904676                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095324                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10453137                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10453137                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17510914                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17510914                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17510914                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17510914                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       101277                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       101277                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       101277                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        101277                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       101277                       # number of overall misses
system.cpu0.dcache.overall_misses::total       101277                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3203455593                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3203455593                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3203455593                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3203455593                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3203455593                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3203455593                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10554414                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10554414                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17612191                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17612191                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17612191                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17612191                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009596                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009596                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005750                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005750                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005750                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005750                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31630.632750                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31630.632750                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31630.632750                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31630.632750                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31630.632750                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31630.632750                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8799                       # number of writebacks
system.cpu0.dcache.writebacks::total             8799                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        62423                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        62423                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        62423                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62423                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        62423                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62423                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38854                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38854                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38854                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38854                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    550675491                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    550675491                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    550675491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    550675491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    550675491                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    550675491                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14172.942065                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14172.942065                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14172.942065                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14172.942065                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14172.942065                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14172.942065                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.996587                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926119086                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708706.800738                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996587                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17849545                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17849545                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17849545                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17849545                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17849545                       # number of overall hits
system.cpu1.icache.overall_hits::total       17849545                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       879972                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       879972                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       879972                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       879972                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       879972                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       879972                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17849563                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17849563                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17849563                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17849563                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17849563                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17849563                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48887.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48887.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48887.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48887.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48887.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48887.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       716546                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       716546                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       716546                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       716546                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       716546                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       716546                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47769.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47769.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47769.733333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47769.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47769.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47769.733333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53576                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231441494                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53832                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4299.329284                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.365365                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.634635                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.833458                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.166542                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22378242                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22378242                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4681004                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4681004                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10724                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10724                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10708                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10708                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27059246                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27059246                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27059246                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27059246                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       165268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       165268                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       165268                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        165268                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       165268                       # number of overall misses
system.cpu1.dcache.overall_misses::total       165268                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6452070213                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6452070213                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6452070213                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6452070213                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6452070213                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6452070213                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22543510                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22543510                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4681004                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4681004                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10708                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10708                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27224514                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27224514                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27224514                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27224514                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007331                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007331                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006071                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006071                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006071                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006071                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39040.045338                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39040.045338                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39040.045338                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39040.045338                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39040.045338                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39040.045338                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11987                       # number of writebacks
system.cpu1.dcache.writebacks::total            11987                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111692                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111692                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111692                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111692                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111692                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111692                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53576                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53576                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53576                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53576                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53576                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53576                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1046835195                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1046835195                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1046835195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1046835195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1046835195                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1046835195                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001968                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001968                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19539.256290                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19539.256290                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19539.256290                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19539.256290                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19539.256290                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19539.256290                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997194                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016894624                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050190.774194                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997194                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16629237                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16629237                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16629237                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16629237                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16629237                       # number of overall hits
system.cpu2.icache.overall_hits::total       16629237                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1127563                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1127563                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1127563                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1127563                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1127563                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1127563                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16629255                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16629255                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16629255                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16629255                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16629255                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16629255                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 62642.388889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62642.388889                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 62642.388889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62642.388889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 62642.388889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62642.388889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       772393                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       772393                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       772393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       772393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       772393                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       772393                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 59414.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59414.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 59414.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59414.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 59414.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59414.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51753                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               173508176                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 52009                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3336.118287                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.303446                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.696554                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911342                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088658                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10340411                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10340411                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7120897                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7120897                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17459                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17459                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16520                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16520                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17461308                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17461308                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17461308                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17461308                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       131820                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       131820                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2898                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2898                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       134718                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        134718                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       134718                       # number of overall misses
system.cpu2.dcache.overall_misses::total       134718                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4314946450                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4314946450                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    169594104                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    169594104                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4484540554                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4484540554                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4484540554                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4484540554                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10472231                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10472231                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7123795                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7123795                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16520                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16520                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17596026                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17596026                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17596026                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17596026                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012588                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012588                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000407                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007656                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007656                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007656                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007656                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32733.625019                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32733.625019                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 58521.084886                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58521.084886                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33288.354593                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33288.354593                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33288.354593                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33288.354593                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       432114                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 48012.666667                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23751                       # number of writebacks
system.cpu2.dcache.writebacks::total            23751                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80069                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80069                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2896                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2896                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82965                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82965                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82965                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82965                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51751                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51751                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51753                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51753                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51753                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51753                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    838436198                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    838436198                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data        83805                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        83805                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    838520003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    838520003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    838520003                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    838520003                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002941                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002941                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16201.352592                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16201.352592                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 41902.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 41902.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16202.345816                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16202.345816                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16202.345816                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16202.345816                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
