=========================================================================================================
Auto created by Tang Dynasty v5.6.88061
   Copyright (c) 2012-2023 Anlogic Inc.
Wed Apr 10 21:46:06 2024
=========================================================================================================


Top Model:                sd_isp_hdmi_top                                                 
Device:                   eagle_s20                                                       
Timing Constraint File:   ../../adc_sdc/hdmi_ph1.sdc                                      
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: sys_clk                                                  
Clock = sys_clk, period 20ns, rising at 0ns, falling at 10ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0), 0 hold errors (TNS = 0)
Minimum period is 0ns
---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: sdcard_clk                                               
Clock = sdcard_clk, period 10ns, rising at 0ns, falling at 0.05ns

1734 endpoints analyzed totally, and 106548 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 8.946ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg19_syn_189 (1121 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.054 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg8_syn_105.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg19_syn_189.a[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.766ns  (logic 4.605ns, net 4.161ns, 52% logic)                
 Logic Levels:            13 ( ADDER=7 LUT4=3 LUT5=1 LUT3=1 LUT2=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg8_syn_105.clk (sdcard_clk)       net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg8_syn_105.q[0]                   clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/sub0_syn_187.b[1]                   net  (fanout = 3)       0.791 r     3.213
 u_sd_top/u_sd_operation/sub0_syn_187.fco                    cell (ADDER)            0.770 r     3.983
 u_sd_top/u_sd_operation/sub0_syn_188.fci                    net  (fanout = 1)       0.000 f     3.983
 u_sd_top/u_sd_operation/sub0_syn_188.fco                    cell (ADDER)            0.132 r     4.115
 u_sd_top/u_sd_operation/sub0_syn_189.fci                    net  (fanout = 1)       0.000 f     4.115
 u_sd_top/u_sd_operation/sub0_syn_189.fco                    cell (ADDER)            0.132 r     4.247
 u_sd_top/u_sd_operation/sub0_syn_190.fci                    net  (fanout = 1)       0.000 f     4.247
 u_sd_top/u_sd_operation/sub0_syn_190.fco                    cell (ADDER)            0.132 r     4.379
 u_sd_top/u_sd_operation/sub0_syn_191.fci                    net  (fanout = 1)       0.000 f     4.379
 u_sd_top/u_sd_operation/sub0_syn_191.fco                    cell (ADDER)            0.132 r     4.511
 u_sd_top/u_sd_operation/sub0_syn_192.fci                    net  (fanout = 1)       0.000 f     4.511
 u_sd_top/u_sd_operation/sub0_syn_192.fco                    cell (ADDER)            0.132 r     4.643
 u_sd_top/u_sd_operation/sub0_syn_193.fci                    net  (fanout = 1)       0.000 f     4.643
 u_sd_top/u_sd_operation/sub0_syn_193.fx[0]                  cell (ADDER)            0.387 r     5.030
 u_sd_top/u_sd_operation/reg8_syn_116.a[1]                   net  (fanout = 2)       0.606 r     5.636
 u_sd_top/u_sd_operation/reg8_syn_116.f[1]                   cell (LUT2)             0.408 r     6.044
 u_sd_top/u_sd_operation/reg8_syn_105.d[1]                   net  (fanout = 1)       0.594 r     6.638
 u_sd_top/u_sd_operation/reg8_syn_105.f[1]                   cell (LUT3)             0.262 r     6.900
 u_sd_top/u_sd_operation/outdata_b_n_syn_140.a[0]            net  (fanout = 1)       0.309 r     7.209
 u_sd_top/u_sd_operation/outdata_b_n_syn_140.f[0]            cell (LUT4)             0.424 r     7.633
 u_sd_top/u_sd_operation/reg18_syn_166.a[1]                  net  (fanout = 1)       0.456 r     8.089
 u_sd_top/u_sd_operation/reg18_syn_166.f[1]                  cell (LUT4)             0.408 r     8.497
 u_sd_top/u_sd_operation/reg18_syn_166.a[0]                  net  (fanout = 1)       0.456 r     8.953
 u_sd_top/u_sd_operation/reg18_syn_166.f[0]                  cell (LUT4)             0.408 r     9.361
 u_sd_top/u_sd_operation/reg19_syn_189.a[1]                  net  (fanout = 56)      0.949 r    10.310
 u_sd_top/u_sd_operation/reg19_syn_189                       path2reg0 (LUT5)        0.732      11.042
 Arrival time                                                                       11.042                  (13 lvl)      

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg19_syn_189.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.054ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.054 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg8_syn_105.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg19_syn_189.a[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.766ns  (logic 4.605ns, net 4.161ns, 52% logic)                
 Logic Levels:            13 ( ADDER=7 LUT4=3 LUT5=1 LUT3=1 LUT2=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg8_syn_105.clk (sdcard_clk)       net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg8_syn_105.q[0]                   clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/sub0_syn_187.b[1]                   net  (fanout = 3)       0.791 r     3.213
 u_sd_top/u_sd_operation/sub0_syn_187.fco                    cell (ADDER)            0.770 r     3.983
 u_sd_top/u_sd_operation/sub0_syn_188.fci                    net  (fanout = 1)       0.000 f     3.983
 u_sd_top/u_sd_operation/sub0_syn_188.fco                    cell (ADDER)            0.132 r     4.115
 u_sd_top/u_sd_operation/sub0_syn_189.fci                    net  (fanout = 1)       0.000 f     4.115
 u_sd_top/u_sd_operation/sub0_syn_189.fco                    cell (ADDER)            0.132 r     4.247
 u_sd_top/u_sd_operation/sub0_syn_190.fci                    net  (fanout = 1)       0.000 f     4.247
 u_sd_top/u_sd_operation/sub0_syn_190.fco                    cell (ADDER)            0.132 r     4.379
 u_sd_top/u_sd_operation/sub0_syn_191.fci                    net  (fanout = 1)       0.000 f     4.379
 u_sd_top/u_sd_operation/sub0_syn_191.fco                    cell (ADDER)            0.132 r     4.511
 u_sd_top/u_sd_operation/sub0_syn_192.fci                    net  (fanout = 1)       0.000 f     4.511
 u_sd_top/u_sd_operation/sub0_syn_192.fco                    cell (ADDER)            0.132 r     4.643
 u_sd_top/u_sd_operation/sub0_syn_193.fci                    net  (fanout = 1)       0.000 f     4.643
 u_sd_top/u_sd_operation/sub0_syn_193.fx[0]                  cell (ADDER)            0.387 r     5.030
 u_sd_top/u_sd_operation/reg8_syn_116.a[1]                   net  (fanout = 2)       0.606 r     5.636
 u_sd_top/u_sd_operation/reg8_syn_116.f[1]                   cell (LUT2)             0.408 r     6.044
 u_sd_top/u_sd_operation/reg8_syn_105.d[1]                   net  (fanout = 1)       0.594 r     6.638
 u_sd_top/u_sd_operation/reg8_syn_105.f[1]                   cell (LUT3)             0.262 r     6.900
 u_sd_top/u_sd_operation/outdata_b_n_syn_140.a[0]            net  (fanout = 1)       0.309 r     7.209
 u_sd_top/u_sd_operation/outdata_b_n_syn_140.f[0]            cell (LUT4)             0.424 r     7.633
 u_sd_top/u_sd_operation/reg18_syn_166.a[1]                  net  (fanout = 1)       0.456 r     8.089
 u_sd_top/u_sd_operation/reg18_syn_166.f[1]                  cell (LUT4)             0.408 r     8.497
 u_sd_top/u_sd_operation/reg18_syn_166.a[0]                  net  (fanout = 1)       0.456 r     8.953
 u_sd_top/u_sd_operation/reg18_syn_166.f[0]                  cell (LUT4)             0.408 r     9.361
 u_sd_top/u_sd_operation/reg19_syn_189.a[0]                  net  (fanout = 56)      0.949 r    10.310
 u_sd_top/u_sd_operation/reg19_syn_189                       path2reg0 (LUT5)        0.732      11.042
 Arrival time                                                                       11.042                  (13 lvl)      

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg19_syn_189.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.054ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.101 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg35_syn_199.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg19_syn_189.a[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.719ns  (logic 4.737ns, net 3.982ns, 54% logic)                
 Logic Levels:            14 ( ADDER=8 LUT4=3 LUT5=1 LUT3=1 LUT2=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg35_syn_199.clk (sdcard_clk)      net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg35_syn_199.q[1]                  clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/sub0_syn_186.b[1]                   net  (fanout = 3)       0.612 r     3.034
 u_sd_top/u_sd_operation/sub0_syn_186.fco                    cell (ADDER)            0.770 r     3.804
 u_sd_top/u_sd_operation/sub0_syn_187.fci                    net  (fanout = 1)       0.000 f     3.804
 u_sd_top/u_sd_operation/sub0_syn_187.fco                    cell (ADDER)            0.132 r     3.936
 u_sd_top/u_sd_operation/sub0_syn_188.fci                    net  (fanout = 1)       0.000 f     3.936
 u_sd_top/u_sd_operation/sub0_syn_188.fco                    cell (ADDER)            0.132 r     4.068
 u_sd_top/u_sd_operation/sub0_syn_189.fci                    net  (fanout = 1)       0.000 f     4.068
 u_sd_top/u_sd_operation/sub0_syn_189.fco                    cell (ADDER)            0.132 r     4.200
 u_sd_top/u_sd_operation/sub0_syn_190.fci                    net  (fanout = 1)       0.000 f     4.200
 u_sd_top/u_sd_operation/sub0_syn_190.fco                    cell (ADDER)            0.132 r     4.332
 u_sd_top/u_sd_operation/sub0_syn_191.fci                    net  (fanout = 1)       0.000 f     4.332
 u_sd_top/u_sd_operation/sub0_syn_191.fco                    cell (ADDER)            0.132 r     4.464
 u_sd_top/u_sd_operation/sub0_syn_192.fci                    net  (fanout = 1)       0.000 f     4.464
 u_sd_top/u_sd_operation/sub0_syn_192.fco                    cell (ADDER)            0.132 r     4.596
 u_sd_top/u_sd_operation/sub0_syn_193.fci                    net  (fanout = 1)       0.000 f     4.596
 u_sd_top/u_sd_operation/sub0_syn_193.fx[0]                  cell (ADDER)            0.387 r     4.983
 u_sd_top/u_sd_operation/reg8_syn_116.a[1]                   net  (fanout = 2)       0.606 r     5.589
 u_sd_top/u_sd_operation/reg8_syn_116.f[1]                   cell (LUT2)             0.408 r     5.997
 u_sd_top/u_sd_operation/reg8_syn_105.d[1]                   net  (fanout = 1)       0.594 r     6.591
 u_sd_top/u_sd_operation/reg8_syn_105.f[1]                   cell (LUT3)             0.262 r     6.853
 u_sd_top/u_sd_operation/outdata_b_n_syn_140.a[0]            net  (fanout = 1)       0.309 r     7.162
 u_sd_top/u_sd_operation/outdata_b_n_syn_140.f[0]            cell (LUT4)             0.424 r     7.586
 u_sd_top/u_sd_operation/reg18_syn_166.a[1]                  net  (fanout = 1)       0.456 r     8.042
 u_sd_top/u_sd_operation/reg18_syn_166.f[1]                  cell (LUT4)             0.408 r     8.450
 u_sd_top/u_sd_operation/reg18_syn_166.a[0]                  net  (fanout = 1)       0.456 r     8.906
 u_sd_top/u_sd_operation/reg18_syn_166.f[0]                  cell (LUT4)             0.408 r     9.314
 u_sd_top/u_sd_operation/reg19_syn_189.a[1]                  net  (fanout = 56)      0.949 r    10.263
 u_sd_top/u_sd_operation/reg19_syn_189                       path2reg0 (LUT5)        0.732      10.995
 Arrival time                                                                       10.995                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg19_syn_189.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.101ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg13_syn_22 (1569 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.067 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg8_syn_105.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg13_syn_22.a[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.753ns  (logic 4.838ns, net 3.915ns, 55% logic)                
 Logic Levels:            13 ( ADDER=7 LUT5=3 LUT4=3 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg8_syn_105.clk (sdcard_clk)       net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg8_syn_105.q[0]                   clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/sub0_syn_187.b[1]                   net  (fanout = 3)       0.791 r     3.213
 u_sd_top/u_sd_operation/sub0_syn_187.fco                    cell (ADDER)            0.770 r     3.983
 u_sd_top/u_sd_operation/sub0_syn_188.fci                    net  (fanout = 1)       0.000 f     3.983
 u_sd_top/u_sd_operation/sub0_syn_188.fco                    cell (ADDER)            0.132 r     4.115
 u_sd_top/u_sd_operation/sub0_syn_189.fci                    net  (fanout = 1)       0.000 f     4.115
 u_sd_top/u_sd_operation/sub0_syn_189.fco                    cell (ADDER)            0.132 r     4.247
 u_sd_top/u_sd_operation/sub0_syn_190.fci                    net  (fanout = 1)       0.000 f     4.247
 u_sd_top/u_sd_operation/sub0_syn_190.fco                    cell (ADDER)            0.132 r     4.379
 u_sd_top/u_sd_operation/sub0_syn_191.fci                    net  (fanout = 1)       0.000 f     4.379
 u_sd_top/u_sd_operation/sub0_syn_191.fco                    cell (ADDER)            0.132 r     4.511
 u_sd_top/u_sd_operation/sub0_syn_192.fci                    net  (fanout = 1)       0.000 f     4.511
 u_sd_top/u_sd_operation/sub0_syn_192.fco                    cell (ADDER)            0.132 r     4.643
 u_sd_top/u_sd_operation/sub0_syn_193.fci                    net  (fanout = 1)       0.000 f     4.643
 u_sd_top/u_sd_operation/sub0_syn_193.fx[0]                  cell (ADDER)            0.387 r     5.030
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_150.a[1]  net  (fanout = 2)       0.310 r     5.340
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_150.f[1]  cell (LUT4)             0.408 r     5.748
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_156.d[1]  net  (fanout = 1)       0.594 r     6.342
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_156.f[1]  cell (LUT4)             0.262 r     6.604
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_125.a[0]  net  (fanout = 2)       0.594 r     7.198
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_125.fx[0] cell (LUT5)             0.618 r     7.816
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_162.b[0]  net  (fanout = 1)       0.508 r     8.324
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_162.f[0]  cell (LUT4)             0.431 r     8.755
 u_sd_top/u_sd_operation/reg18_syn_161.a[0]                  net  (fanout = 3)       0.603 r     9.358
 u_sd_top/u_sd_operation/reg18_syn_161.f[0]                  cell (LUT5)             0.424 r     9.782
 u_sd_top/u_sd_operation/reg13_syn_22.a[1]                   net  (fanout = 3)       0.515 r    10.297
 u_sd_top/u_sd_operation/reg13_syn_22                        path2reg0 (LUT5)        0.732      11.029
 Arrival time                                                                       11.029                  (13 lvl)      

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg13_syn_22.clk (sdcard_clk)       net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.067ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.067 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg8_syn_105.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg13_syn_22.a[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.753ns  (logic 4.838ns, net 3.915ns, 55% logic)                
 Logic Levels:            13 ( ADDER=7 LUT5=3 LUT4=3 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg8_syn_105.clk (sdcard_clk)       net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg8_syn_105.q[0]                   clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/sub0_syn_187.b[1]                   net  (fanout = 3)       0.791 r     3.213
 u_sd_top/u_sd_operation/sub0_syn_187.fco                    cell (ADDER)            0.770 r     3.983
 u_sd_top/u_sd_operation/sub0_syn_188.fci                    net  (fanout = 1)       0.000 f     3.983
 u_sd_top/u_sd_operation/sub0_syn_188.fco                    cell (ADDER)            0.132 r     4.115
 u_sd_top/u_sd_operation/sub0_syn_189.fci                    net  (fanout = 1)       0.000 f     4.115
 u_sd_top/u_sd_operation/sub0_syn_189.fco                    cell (ADDER)            0.132 r     4.247
 u_sd_top/u_sd_operation/sub0_syn_190.fci                    net  (fanout = 1)       0.000 f     4.247
 u_sd_top/u_sd_operation/sub0_syn_190.fco                    cell (ADDER)            0.132 r     4.379
 u_sd_top/u_sd_operation/sub0_syn_191.fci                    net  (fanout = 1)       0.000 f     4.379
 u_sd_top/u_sd_operation/sub0_syn_191.fco                    cell (ADDER)            0.132 r     4.511
 u_sd_top/u_sd_operation/sub0_syn_192.fci                    net  (fanout = 1)       0.000 f     4.511
 u_sd_top/u_sd_operation/sub0_syn_192.fco                    cell (ADDER)            0.132 r     4.643
 u_sd_top/u_sd_operation/sub0_syn_193.fci                    net  (fanout = 1)       0.000 f     4.643
 u_sd_top/u_sd_operation/sub0_syn_193.fx[0]                  cell (ADDER)            0.387 r     5.030
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_150.a[1]  net  (fanout = 2)       0.310 r     5.340
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_150.f[1]  cell (LUT4)             0.408 r     5.748
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_156.d[1]  net  (fanout = 1)       0.594 r     6.342
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_156.f[1]  cell (LUT4)             0.262 r     6.604
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_125.a[1]  net  (fanout = 2)       0.594 r     7.198
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_125.fx[0] cell (LUT5)             0.618 r     7.816
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_162.b[0]  net  (fanout = 1)       0.508 r     8.324
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_162.f[0]  cell (LUT4)             0.431 r     8.755
 u_sd_top/u_sd_operation/reg18_syn_161.a[0]                  net  (fanout = 3)       0.603 r     9.358
 u_sd_top/u_sd_operation/reg18_syn_161.f[0]                  cell (LUT5)             0.424 r     9.782
 u_sd_top/u_sd_operation/reg13_syn_22.a[0]                   net  (fanout = 3)       0.515 r    10.297
 u_sd_top/u_sd_operation/reg13_syn_22                        path2reg0 (LUT5)        0.732      11.029
 Arrival time                                                                       11.029                  (13 lvl)      

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg13_syn_22.clk (sdcard_clk)       net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.067ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.067 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg8_syn_105.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg13_syn_22.a[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.753ns  (logic 4.838ns, net 3.915ns, 55% logic)                
 Logic Levels:            13 ( ADDER=7 LUT5=3 LUT4=3 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg8_syn_105.clk (sdcard_clk)       net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg8_syn_105.q[0]                   clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/sub0_syn_187.b[1]                   net  (fanout = 3)       0.791 r     3.213
 u_sd_top/u_sd_operation/sub0_syn_187.fco                    cell (ADDER)            0.770 r     3.983
 u_sd_top/u_sd_operation/sub0_syn_188.fci                    net  (fanout = 1)       0.000 f     3.983
 u_sd_top/u_sd_operation/sub0_syn_188.fco                    cell (ADDER)            0.132 r     4.115
 u_sd_top/u_sd_operation/sub0_syn_189.fci                    net  (fanout = 1)       0.000 f     4.115
 u_sd_top/u_sd_operation/sub0_syn_189.fco                    cell (ADDER)            0.132 r     4.247
 u_sd_top/u_sd_operation/sub0_syn_190.fci                    net  (fanout = 1)       0.000 f     4.247
 u_sd_top/u_sd_operation/sub0_syn_190.fco                    cell (ADDER)            0.132 r     4.379
 u_sd_top/u_sd_operation/sub0_syn_191.fci                    net  (fanout = 1)       0.000 f     4.379
 u_sd_top/u_sd_operation/sub0_syn_191.fco                    cell (ADDER)            0.132 r     4.511
 u_sd_top/u_sd_operation/sub0_syn_192.fci                    net  (fanout = 1)       0.000 f     4.511
 u_sd_top/u_sd_operation/sub0_syn_192.fco                    cell (ADDER)            0.132 r     4.643
 u_sd_top/u_sd_operation/sub0_syn_193.fci                    net  (fanout = 1)       0.000 f     4.643
 u_sd_top/u_sd_operation/sub0_syn_193.fx[0]                  cell (ADDER)            0.387 r     5.030
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_150.a[1]  net  (fanout = 2)       0.310 r     5.340
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_150.f[1]  cell (LUT4)             0.408 r     5.748
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_156.d[1]  net  (fanout = 1)       0.594 r     6.342
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_156.f[1]  cell (LUT4)             0.262 r     6.604
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_125.a[0]  net  (fanout = 2)       0.594 r     7.198
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_125.fx[0] cell (LUT5)             0.618 r     7.816
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_162.b[0]  net  (fanout = 1)       0.508 r     8.324
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_162.f[0]  cell (LUT4)             0.431 r     8.755
 u_sd_top/u_sd_operation/reg18_syn_161.a[0]                  net  (fanout = 3)       0.603 r     9.358
 u_sd_top/u_sd_operation/reg18_syn_161.f[0]                  cell (LUT5)             0.424 r     9.782
 u_sd_top/u_sd_operation/reg13_syn_22.a[0]                   net  (fanout = 3)       0.515 r    10.297
 u_sd_top/u_sd_operation/reg13_syn_22                        path2reg0 (LUT5)        0.732      11.029
 Arrival time                                                                       11.029                  (13 lvl)      

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg13_syn_22.clk (sdcard_clk)       net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.067ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg19_syn_185 (1117 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.074 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg8_syn_105.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg19_syn_185.a[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.746ns  (logic 4.605ns, net 4.141ns, 52% logic)                
 Logic Levels:            13 ( ADDER=7 LUT4=3 LUT5=1 LUT3=1 LUT2=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg8_syn_105.clk (sdcard_clk)       net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg8_syn_105.q[0]                   clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/sub0_syn_187.b[1]                   net  (fanout = 3)       0.791 r     3.213
 u_sd_top/u_sd_operation/sub0_syn_187.fco                    cell (ADDER)            0.770 r     3.983
 u_sd_top/u_sd_operation/sub0_syn_188.fci                    net  (fanout = 1)       0.000 f     3.983
 u_sd_top/u_sd_operation/sub0_syn_188.fco                    cell (ADDER)            0.132 r     4.115
 u_sd_top/u_sd_operation/sub0_syn_189.fci                    net  (fanout = 1)       0.000 f     4.115
 u_sd_top/u_sd_operation/sub0_syn_189.fco                    cell (ADDER)            0.132 r     4.247
 u_sd_top/u_sd_operation/sub0_syn_190.fci                    net  (fanout = 1)       0.000 f     4.247
 u_sd_top/u_sd_operation/sub0_syn_190.fco                    cell (ADDER)            0.132 r     4.379
 u_sd_top/u_sd_operation/sub0_syn_191.fci                    net  (fanout = 1)       0.000 f     4.379
 u_sd_top/u_sd_operation/sub0_syn_191.fco                    cell (ADDER)            0.132 r     4.511
 u_sd_top/u_sd_operation/sub0_syn_192.fci                    net  (fanout = 1)       0.000 f     4.511
 u_sd_top/u_sd_operation/sub0_syn_192.fco                    cell (ADDER)            0.132 r     4.643
 u_sd_top/u_sd_operation/sub0_syn_193.fci                    net  (fanout = 1)       0.000 f     4.643
 u_sd_top/u_sd_operation/sub0_syn_193.fx[0]                  cell (ADDER)            0.387 r     5.030
 u_sd_top/u_sd_operation/reg8_syn_116.a[1]                   net  (fanout = 2)       0.606 r     5.636
 u_sd_top/u_sd_operation/reg8_syn_116.f[1]                   cell (LUT2)             0.408 r     6.044
 u_sd_top/u_sd_operation/reg8_syn_105.d[1]                   net  (fanout = 1)       0.594 r     6.638
 u_sd_top/u_sd_operation/reg8_syn_105.f[1]                   cell (LUT3)             0.262 r     6.900
 u_sd_top/u_sd_operation/outdata_b_n_syn_140.a[0]            net  (fanout = 1)       0.309 r     7.209
 u_sd_top/u_sd_operation/outdata_b_n_syn_140.f[0]            cell (LUT4)             0.424 r     7.633
 u_sd_top/u_sd_operation/reg18_syn_166.a[1]                  net  (fanout = 1)       0.456 r     8.089
 u_sd_top/u_sd_operation/reg18_syn_166.f[1]                  cell (LUT4)             0.408 r     8.497
 u_sd_top/u_sd_operation/reg18_syn_166.a[0]                  net  (fanout = 1)       0.456 r     8.953
 u_sd_top/u_sd_operation/reg18_syn_166.f[0]                  cell (LUT4)             0.408 r     9.361
 u_sd_top/u_sd_operation/reg19_syn_185.a[1]                  net  (fanout = 56)      0.929 r    10.290
 u_sd_top/u_sd_operation/reg19_syn_185                       path2reg0 (LUT5)        0.732      11.022
 Arrival time                                                                       11.022                  (13 lvl)      

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg19_syn_185.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.074ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.074 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg8_syn_105.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg19_syn_185.a[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.746ns  (logic 4.605ns, net 4.141ns, 52% logic)                
 Logic Levels:            13 ( ADDER=7 LUT4=3 LUT5=1 LUT3=1 LUT2=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg8_syn_105.clk (sdcard_clk)       net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg8_syn_105.q[0]                   clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/sub0_syn_187.b[1]                   net  (fanout = 3)       0.791 r     3.213
 u_sd_top/u_sd_operation/sub0_syn_187.fco                    cell (ADDER)            0.770 r     3.983
 u_sd_top/u_sd_operation/sub0_syn_188.fci                    net  (fanout = 1)       0.000 f     3.983
 u_sd_top/u_sd_operation/sub0_syn_188.fco                    cell (ADDER)            0.132 r     4.115
 u_sd_top/u_sd_operation/sub0_syn_189.fci                    net  (fanout = 1)       0.000 f     4.115
 u_sd_top/u_sd_operation/sub0_syn_189.fco                    cell (ADDER)            0.132 r     4.247
 u_sd_top/u_sd_operation/sub0_syn_190.fci                    net  (fanout = 1)       0.000 f     4.247
 u_sd_top/u_sd_operation/sub0_syn_190.fco                    cell (ADDER)            0.132 r     4.379
 u_sd_top/u_sd_operation/sub0_syn_191.fci                    net  (fanout = 1)       0.000 f     4.379
 u_sd_top/u_sd_operation/sub0_syn_191.fco                    cell (ADDER)            0.132 r     4.511
 u_sd_top/u_sd_operation/sub0_syn_192.fci                    net  (fanout = 1)       0.000 f     4.511
 u_sd_top/u_sd_operation/sub0_syn_192.fco                    cell (ADDER)            0.132 r     4.643
 u_sd_top/u_sd_operation/sub0_syn_193.fci                    net  (fanout = 1)       0.000 f     4.643
 u_sd_top/u_sd_operation/sub0_syn_193.fx[0]                  cell (ADDER)            0.387 r     5.030
 u_sd_top/u_sd_operation/reg8_syn_116.a[1]                   net  (fanout = 2)       0.606 r     5.636
 u_sd_top/u_sd_operation/reg8_syn_116.f[1]                   cell (LUT2)             0.408 r     6.044
 u_sd_top/u_sd_operation/reg8_syn_105.d[1]                   net  (fanout = 1)       0.594 r     6.638
 u_sd_top/u_sd_operation/reg8_syn_105.f[1]                   cell (LUT3)             0.262 r     6.900
 u_sd_top/u_sd_operation/outdata_b_n_syn_140.a[0]            net  (fanout = 1)       0.309 r     7.209
 u_sd_top/u_sd_operation/outdata_b_n_syn_140.f[0]            cell (LUT4)             0.424 r     7.633
 u_sd_top/u_sd_operation/reg18_syn_166.a[1]                  net  (fanout = 1)       0.456 r     8.089
 u_sd_top/u_sd_operation/reg18_syn_166.f[1]                  cell (LUT4)             0.408 r     8.497
 u_sd_top/u_sd_operation/reg18_syn_166.a[0]                  net  (fanout = 1)       0.456 r     8.953
 u_sd_top/u_sd_operation/reg18_syn_166.f[0]                  cell (LUT4)             0.408 r     9.361
 u_sd_top/u_sd_operation/reg19_syn_185.a[0]                  net  (fanout = 56)      0.929 r    10.290
 u_sd_top/u_sd_operation/reg19_syn_185                       path2reg0 (LUT5)        0.732      11.022
 Arrival time                                                                       11.022                  (13 lvl)      

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg19_syn_185.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.074ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.121 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg35_syn_199.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg19_syn_185.a[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.699ns  (logic 4.737ns, net 3.962ns, 54% logic)                
 Logic Levels:            14 ( ADDER=8 LUT4=3 LUT5=1 LUT3=1 LUT2=1 )                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg35_syn_199.clk (sdcard_clk)      net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg35_syn_199.q[1]                  clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/sub0_syn_186.b[1]                   net  (fanout = 3)       0.612 r     3.034
 u_sd_top/u_sd_operation/sub0_syn_186.fco                    cell (ADDER)            0.770 r     3.804
 u_sd_top/u_sd_operation/sub0_syn_187.fci                    net  (fanout = 1)       0.000 f     3.804
 u_sd_top/u_sd_operation/sub0_syn_187.fco                    cell (ADDER)            0.132 r     3.936
 u_sd_top/u_sd_operation/sub0_syn_188.fci                    net  (fanout = 1)       0.000 f     3.936
 u_sd_top/u_sd_operation/sub0_syn_188.fco                    cell (ADDER)            0.132 r     4.068
 u_sd_top/u_sd_operation/sub0_syn_189.fci                    net  (fanout = 1)       0.000 f     4.068
 u_sd_top/u_sd_operation/sub0_syn_189.fco                    cell (ADDER)            0.132 r     4.200
 u_sd_top/u_sd_operation/sub0_syn_190.fci                    net  (fanout = 1)       0.000 f     4.200
 u_sd_top/u_sd_operation/sub0_syn_190.fco                    cell (ADDER)            0.132 r     4.332
 u_sd_top/u_sd_operation/sub0_syn_191.fci                    net  (fanout = 1)       0.000 f     4.332
 u_sd_top/u_sd_operation/sub0_syn_191.fco                    cell (ADDER)            0.132 r     4.464
 u_sd_top/u_sd_operation/sub0_syn_192.fci                    net  (fanout = 1)       0.000 f     4.464
 u_sd_top/u_sd_operation/sub0_syn_192.fco                    cell (ADDER)            0.132 r     4.596
 u_sd_top/u_sd_operation/sub0_syn_193.fci                    net  (fanout = 1)       0.000 f     4.596
 u_sd_top/u_sd_operation/sub0_syn_193.fx[0]                  cell (ADDER)            0.387 r     4.983
 u_sd_top/u_sd_operation/reg8_syn_116.a[1]                   net  (fanout = 2)       0.606 r     5.589
 u_sd_top/u_sd_operation/reg8_syn_116.f[1]                   cell (LUT2)             0.408 r     5.997
 u_sd_top/u_sd_operation/reg8_syn_105.d[1]                   net  (fanout = 1)       0.594 r     6.591
 u_sd_top/u_sd_operation/reg8_syn_105.f[1]                   cell (LUT3)             0.262 r     6.853
 u_sd_top/u_sd_operation/outdata_b_n_syn_140.a[0]            net  (fanout = 1)       0.309 r     7.162
 u_sd_top/u_sd_operation/outdata_b_n_syn_140.f[0]            cell (LUT4)             0.424 r     7.586
 u_sd_top/u_sd_operation/reg18_syn_166.a[1]                  net  (fanout = 1)       0.456 r     8.042
 u_sd_top/u_sd_operation/reg18_syn_166.f[1]                  cell (LUT4)             0.408 r     8.450
 u_sd_top/u_sd_operation/reg18_syn_166.a[0]                  net  (fanout = 1)       0.456 r     8.906
 u_sd_top/u_sd_operation/reg18_syn_166.f[0]                  cell (LUT4)             0.408 r     9.314
 u_sd_top/u_sd_operation/reg19_syn_185.a[1]                  net  (fanout = 56)      0.929 r    10.243
 u_sd_top/u_sd_operation/reg19_syn_185                       path2reg0 (LUT5)        0.732      10.975
 Arrival time                                                                       10.975                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg19_syn_185.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.121ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000 (8 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.186 ns                                                        
 Start Point:             u_sd_top/u_crc7/sel1_syn_449.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.addra[9] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.431ns  (logic 0.109ns, net 0.322ns, 25% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_crc7/sel1_syn_449.clk (sdcard_clk)               net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(51)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_crc7/sel1_syn_449.q[0]                           clk2q                   0.109 r     2.047
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.addra[9]     net  (fanout = 2)       0.322 r     2.369
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000              path2reg (EMB)          0.000       2.369
 Arrival time                                                                        2.369                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.clka (sdcard_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(51)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.186ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.196 ns                                                        
 Start Point:             u_sd_top/u_crc7/sel1_syn_447.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.addra[8] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.441ns  (logic 0.109ns, net 0.332ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_crc7/sel1_syn_447.clk (sdcard_clk)               net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(51)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_crc7/sel1_syn_447.q[0]                           clk2q                   0.109 r     2.047
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.addra[8]     net  (fanout = 2)       0.332 r     2.379
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000              path2reg (EMB)          0.000       2.379
 Arrival time                                                                        2.379                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.clka (sdcard_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(51)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.196ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.205 ns                                                        
 Start Point:             u_sd_top/u_crc7/sel1_syn_445.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.addra[7] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.450ns  (logic 0.109ns, net 0.341ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_crc7/sel1_syn_445.clk (sdcard_clk)               net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(51)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_crc7/sel1_syn_445.q[0]                           clk2q                   0.109 r     2.047
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.addra[7]     net  (fanout = 2)       0.341 r     2.388
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000              path2reg (EMB)          0.000       2.388
 Arrival time                                                                        2.388                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.clka (sdcard_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(51)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.205ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg18_syn_170 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.322 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg19_syn_226.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg18_syn_170.mi[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.428ns  (logic 0.204ns, net 0.224ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg19_syn_226.clk (sdcard_clk)      net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(51)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg19_syn_226.q[0]                  clk2q                   0.109 r     2.047
 u_sd_top/u_sd_operation/reg18_syn_170.mi[1]                 net  (fanout = 4)       0.224 r     2.271
 u_sd_top/u_sd_operation/reg18_syn_170                       path2reg1               0.095       2.366
 Arrival time                                                                        2.366                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg18_syn_170.clk (sdcard_clk)      net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(51)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.322ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/send_tran_cmd_b[36]_syn_18 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.323 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg40_syn_253.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/send_tran_cmd_b[36]_syn_18.mi[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg40_syn_253.clk (sdcard_clk)      net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(51)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg40_syn_253.q[0]                  clk2q                   0.109 r     2.047
 u_sd_top/u_sd_operation/send_tran_cmd_b[36]_syn_18.mi[0]    net  (fanout = 1)       0.225 r     2.272
 u_sd_top/u_sd_operation/send_tran_cmd_b[36]_syn_18          path2reg0               0.095       2.367
 Arrival time                                                                        2.367                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/send_tran_cmd_b[36]_syn_18.clk (sdcard_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(51)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.323ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: hdmi_clk                                                 
Clock = hdmi_clk, period 6.734ns, rising at 0ns, falling at 3.367ns

632 endpoints analyzed totally, and 35056 paths analyzed
9 errors detected : 9 setup errors (TNS = -26.408), 0 hold errors (TNS = 0.000)
Minimum period is 9.051ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26 (503 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -2.317 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.a[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.871ns  (logic 3.722ns, net 5.149ns, 41% logic)                
 Logic Levels:            11 ( LUT3=3 LUT2=3 LUT4=3 LUT5=2 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.q[0]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg1_syn_37.c[1]           net  (fanout = 1)       0.326 r     2.882
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg1_syn_37.f[1]           cell (LUT5)             0.348 r     3.230
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_59.a[0]           net  (fanout = 2)       0.307 r     3.537
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_59.f[0]           cell (LUT4)             0.408 r     3.945
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.d[0]           net  (fanout = 5)       0.604 r     4.549
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.f[0]           cell (LUT2)             0.262 r     4.811
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.c[1]           net  (fanout = 8)       0.533 r     5.344
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.f[1]           cell (LUT3)             0.348 r     5.692
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.d[1]           net  (fanout = 4)       0.379 r     6.071
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.f[1]           cell (LUT2)             0.262 r     6.333
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_68.d[1]           net  (fanout = 6)       0.541 r     6.874
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_68.f[1]           cell (LUT3)             0.262 r     7.136
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.d[0]           net  (fanout = 6)       0.527 r     7.663
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.f[0]           cell (LUT3)             0.205 r     7.868
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_59.d[1]           net  (fanout = 6)       0.533 r     8.401
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_59.f[1]           cell (LUT4)             0.262 r     8.663
 u_white_balenceb_top/u_isp_wb/reg0_syn_17.d[0]              net  (fanout = 6)       0.473 r     9.136
 u_white_balenceb_top/u_isp_wb/reg0_syn_17.f[0]              cell (LUT2)             0.262 r     9.398
 u_isp_ccm/reg18_syn_24.b[0]                                 net  (fanout = 5)       0.470 r     9.868
 u_isp_ccm/reg18_syn_24.f[0]                                 cell (LUT5)             0.431 r    10.299
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.a[1]           net  (fanout = 2)       0.456 r    10.755
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26                path2reg1 (LUT4)        0.526      11.281
 Arrival time                                                                       11.281                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  6.734       8.900
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.784
 clock uncertainty                                                                  -0.000       8.784
 clock recovergence pessimism                                                        0.180       8.964
 Required time                                                                       8.964            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.317ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -2.235 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.a[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.789ns  (logic 3.636ns, net 5.153ns, 41% logic)                
 Logic Levels:            11 ( LUT3=3 LUT2=3 LUT4=3 LUT5=2 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.q[1]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg1_syn_37.d[1]           net  (fanout = 1)       0.330 r     2.886
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg1_syn_37.f[1]           cell (LUT5)             0.262 r     3.148
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_59.a[0]           net  (fanout = 2)       0.307 r     3.455
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_59.f[0]           cell (LUT4)             0.408 r     3.863
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.d[0]           net  (fanout = 5)       0.604 r     4.467
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.f[0]           cell (LUT2)             0.262 r     4.729
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.c[1]           net  (fanout = 8)       0.533 r     5.262
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.f[1]           cell (LUT3)             0.348 r     5.610
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.d[1]           net  (fanout = 4)       0.379 r     5.989
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.f[1]           cell (LUT2)             0.262 r     6.251
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_68.d[1]           net  (fanout = 6)       0.541 r     6.792
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_68.f[1]           cell (LUT3)             0.262 r     7.054
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.d[0]           net  (fanout = 6)       0.527 r     7.581
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.f[0]           cell (LUT3)             0.205 r     7.786
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_59.d[1]           net  (fanout = 6)       0.533 r     8.319
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_59.f[1]           cell (LUT4)             0.262 r     8.581
 u_white_balenceb_top/u_isp_wb/reg0_syn_17.d[0]              net  (fanout = 6)       0.473 r     9.054
 u_white_balenceb_top/u_isp_wb/reg0_syn_17.f[0]              cell (LUT2)             0.262 r     9.316
 u_isp_ccm/reg18_syn_24.b[0]                                 net  (fanout = 5)       0.470 r     9.786
 u_isp_ccm/reg18_syn_24.f[0]                                 cell (LUT5)             0.431 r    10.217
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.a[1]           net  (fanout = 2)       0.456 r    10.673
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26                path2reg1 (LUT4)        0.526      11.199
 Arrival time                                                                       11.199                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  6.734       8.900
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.784
 clock uncertainty                                                                  -0.000       8.784
 clock recovergence pessimism                                                        0.180       8.964
 Required time                                                                       8.964            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.235ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.868 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.a[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.422ns  (logic 3.396ns, net 5.026ns, 40% logic)                
 Logic Levels:            10 ( LUT3=4 LUT2=2 LUT4=2 LUT5=2 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.q[0]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg1_syn_37.c[1]           net  (fanout = 1)       0.326 r     2.882
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg1_syn_37.f[1]           cell (LUT5)             0.348 r     3.230
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_59.a[0]           net  (fanout = 2)       0.307 r     3.537
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_59.f[0]           cell (LUT4)             0.408 r     3.945
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.d[0]           net  (fanout = 5)       0.604 r     4.549
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.f[0]           cell (LUT2)             0.262 r     4.811
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.c[1]           net  (fanout = 8)       0.533 r     5.344
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.f[1]           cell (LUT3)             0.348 r     5.692
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.d[1]           net  (fanout = 4)       0.379 r     6.071
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.f[1]           cell (LUT2)             0.262 r     6.333
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_68.d[1]           net  (fanout = 6)       0.541 r     6.874
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_68.f[1]           cell (LUT3)             0.262 r     7.136
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.d[0]           net  (fanout = 6)       0.527 r     7.663
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.f[0]           cell (LUT3)             0.205 r     7.868
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.d[1]           net  (fanout = 6)       0.470 r     8.338
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.f[1]           cell (LUT3)             0.205 r     8.543
 u_isp_ccm/reg18_syn_24.a[0]                                 net  (fanout = 10)      0.883 r     9.426
 u_isp_ccm/reg18_syn_24.f[0]                                 cell (LUT5)             0.424 r     9.850
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.a[1]           net  (fanout = 2)       0.456 r    10.306
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26                path2reg1 (LUT4)        0.526      10.832
 Arrival time                                                                       10.832                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  6.734       8.900
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.784
 clock uncertainty                                                                  -0.000       8.784
 clock recovergence pessimism                                                        0.180       8.964
 Required time                                                                       8.964            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.868ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26 (467 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -2.245 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.b[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.799ns  (logic 3.647ns, net 5.152ns, 41% logic)                
 Logic Levels:            11 ( LUT3=3 LUT2=3 LUT4=3 LUT5=2 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.q[0]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg1_syn_37.c[1]           net  (fanout = 1)       0.326 r     2.882
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg1_syn_37.f[1]           cell (LUT5)             0.348 r     3.230
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_59.a[0]           net  (fanout = 2)       0.307 r     3.537
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_59.f[0]           cell (LUT4)             0.408 r     3.945
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.d[0]           net  (fanout = 5)       0.604 r     4.549
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.f[0]           cell (LUT2)             0.262 r     4.811
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.c[1]           net  (fanout = 8)       0.533 r     5.344
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.f[1]           cell (LUT3)             0.348 r     5.692
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.d[1]           net  (fanout = 4)       0.379 r     6.071
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.f[1]           cell (LUT2)             0.262 r     6.333
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_68.d[1]           net  (fanout = 6)       0.541 r     6.874
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_68.f[1]           cell (LUT3)             0.262 r     7.136
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.d[0]           net  (fanout = 6)       0.527 r     7.663
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.f[0]           cell (LUT3)             0.205 r     7.868
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_59.d[1]           net  (fanout = 6)       0.533 r     8.401
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_59.f[1]           cell (LUT4)             0.262 r     8.663
 u_white_balenceb_top/u_isp_wb/reg0_syn_17.d[0]              net  (fanout = 6)       0.473 r     9.136
 u_white_balenceb_top/u_isp_wb/reg0_syn_17.f[0]              cell (LUT2)             0.262 r     9.398
 u_isp_ccm/reg18_syn_24.b[0]                                 net  (fanout = 5)       0.470 r     9.868
 u_isp_ccm/reg18_syn_24.f[0]                                 cell (LUT5)             0.431 r    10.299
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.b[0]           net  (fanout = 2)       0.459 r    10.758
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26                path2reg0 (LUT4)        0.451      11.209
 Arrival time                                                                       11.209                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  6.734       8.900
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.784
 clock uncertainty                                                                  -0.000       8.784
 clock recovergence pessimism                                                        0.180       8.964
 Required time                                                                       8.964            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.245ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -2.163 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.b[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.717ns  (logic 3.561ns, net 5.156ns, 40% logic)                
 Logic Levels:            11 ( LUT3=3 LUT2=3 LUT4=3 LUT5=2 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.q[1]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg1_syn_37.d[1]           net  (fanout = 1)       0.330 r     2.886
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg1_syn_37.f[1]           cell (LUT5)             0.262 r     3.148
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_59.a[0]           net  (fanout = 2)       0.307 r     3.455
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_59.f[0]           cell (LUT4)             0.408 r     3.863
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.d[0]           net  (fanout = 5)       0.604 r     4.467
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.f[0]           cell (LUT2)             0.262 r     4.729
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.c[1]           net  (fanout = 8)       0.533 r     5.262
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.f[1]           cell (LUT3)             0.348 r     5.610
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.d[1]           net  (fanout = 4)       0.379 r     5.989
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.f[1]           cell (LUT2)             0.262 r     6.251
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_68.d[1]           net  (fanout = 6)       0.541 r     6.792
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_68.f[1]           cell (LUT3)             0.262 r     7.054
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.d[0]           net  (fanout = 6)       0.527 r     7.581
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.f[0]           cell (LUT3)             0.205 r     7.786
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_59.d[1]           net  (fanout = 6)       0.533 r     8.319
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_59.f[1]           cell (LUT4)             0.262 r     8.581
 u_white_balenceb_top/u_isp_wb/reg0_syn_17.d[0]              net  (fanout = 6)       0.473 r     9.054
 u_white_balenceb_top/u_isp_wb/reg0_syn_17.f[0]              cell (LUT2)             0.262 r     9.316
 u_isp_ccm/reg18_syn_24.b[0]                                 net  (fanout = 5)       0.470 r     9.786
 u_isp_ccm/reg18_syn_24.f[0]                                 cell (LUT5)             0.431 r    10.217
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.b[0]           net  (fanout = 2)       0.459 r    10.676
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26                path2reg0 (LUT4)        0.451      11.127
 Arrival time                                                                       11.127                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  6.734       8.900
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.784
 clock uncertainty                                                                  -0.000       8.784
 clock recovergence pessimism                                                        0.180       8.964
 Required time                                                                       8.964            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.163ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.796 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.b[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.350ns  (logic 3.321ns, net 5.029ns, 39% logic)                
 Logic Levels:            10 ( LUT3=4 LUT2=2 LUT4=2 LUT5=2 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg4_syn_32.q[0]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg1_syn_37.c[1]           net  (fanout = 1)       0.326 r     2.882
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg1_syn_37.f[1]           cell (LUT5)             0.348 r     3.230
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_59.a[0]           net  (fanout = 2)       0.307 r     3.537
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_59.f[0]           cell (LUT4)             0.408 r     3.945
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.d[0]           net  (fanout = 5)       0.604 r     4.549
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.f[0]           cell (LUT2)             0.262 r     4.811
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.c[1]           net  (fanout = 8)       0.533 r     5.344
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.f[1]           cell (LUT3)             0.348 r     5.692
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.d[1]           net  (fanout = 4)       0.379 r     6.071
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_71.f[1]           cell (LUT2)             0.262 r     6.333
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_68.d[1]           net  (fanout = 6)       0.541 r     6.874
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_68.f[1]           cell (LUT3)             0.262 r     7.136
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.d[0]           net  (fanout = 6)       0.527 r     7.663
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.f[0]           cell (LUT3)             0.205 r     7.868
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.d[1]           net  (fanout = 6)       0.470 r     8.338
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_66.f[1]           cell (LUT3)             0.205 r     8.543
 u_isp_ccm/reg18_syn_24.a[0]                                 net  (fanout = 10)      0.883 r     9.426
 u_isp_ccm/reg18_syn_24.f[0]                                 cell (LUT5)             0.424 r     9.850
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.b[0]           net  (fanout = 2)       0.459 r    10.309
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26                path2reg0 (LUT4)        0.451      10.760
 Arrival time                                                                       10.760                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  6.734       8.900
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.784
 clock uncertainty                                                                  -0.000       8.784
 clock recovergence pessimism                                                        0.180       8.964
 Required time                                                                       8.964            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.796ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_26 (467 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.813 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_30.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_26.b[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.367ns  (logic 3.618ns, net 4.749ns, 43% logic)                
 Logic Levels:            11 ( LUT3=4 LUT5=3 LUT4=3 LUT2=1 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_30.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_30.q[0]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg1_syn_48.d[0]           net  (fanout = 1)       0.602 r     3.158
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg1_syn_48.f[0]           cell (LUT2)             0.205 r     3.363
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.a[0]           net  (fanout = 2)       0.309 r     3.672
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.f[0]           cell (LUT4)             0.424 r     4.096
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.d[1]           net  (fanout = 5)       0.470 r     4.566
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.f[1]           cell (LUT4)             0.262 r     4.828
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]_syn_37.c[1]         net  (fanout = 8)       0.499 r     5.327
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]_syn_37.f[1]         cell (LUT3)             0.348 r     5.675
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg1_syn_39.d[1]           net  (fanout = 4)       0.323 r     5.998
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg1_syn_39.f[1]           cell (LUT3)             0.205 r     6.203
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg1_syn_37.d[1]           net  (fanout = 6)       0.619 r     6.822
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg1_syn_37.f[1]           cell (LUT5)             0.262 r     7.084
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[5]_syn_40.d[1]         net  (fanout = 6)       0.323 r     7.407
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[5]_syn_40.f[1]         cell (LUT3)             0.262 r     7.669
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[5]_syn_40.d[0]         net  (fanout = 6)       0.196 r     7.865
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[5]_syn_40.f[0]         cell (LUT3)             0.262 r     8.127
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_56.d[1]           net  (fanout = 6)       0.344 r     8.471
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_56.f[1]           cell (LUT5)             0.262 r     8.733
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_56.b[0]           net  (fanout = 3)       0.470 r     9.203
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_56.f[0]           cell (LUT5)             0.431 r     9.634
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_26.b[1]           net  (fanout = 2)       0.594 r    10.228
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_26                path2reg1 (LUT4)        0.549      10.777
 Arrival time                                                                       10.777                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  6.734       8.900
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.784
 clock uncertainty                                                                  -0.000       8.784
 clock recovergence pessimism                                                        0.180       8.964
 Required time                                                                       8.964            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.813ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.730 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_26.b[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.284ns  (logic 3.664ns, net 4.620ns, 44% logic)                
 Logic Levels:            11 ( LUT3=4 LUT5=3 LUT4=3 LUT2=1 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.q[0]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg1_syn_48.c[0]           net  (fanout = 1)       0.473 r     3.029
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg1_syn_48.f[0]           cell (LUT2)             0.251 r     3.280
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.a[0]           net  (fanout = 2)       0.309 r     3.589
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.f[0]           cell (LUT4)             0.424 r     4.013
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.d[1]           net  (fanout = 5)       0.470 r     4.483
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.f[1]           cell (LUT4)             0.262 r     4.745
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]_syn_37.c[1]         net  (fanout = 8)       0.499 r     5.244
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]_syn_37.f[1]         cell (LUT3)             0.348 r     5.592
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg1_syn_39.d[1]           net  (fanout = 4)       0.323 r     5.915
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg1_syn_39.f[1]           cell (LUT3)             0.205 r     6.120
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg1_syn_37.d[1]           net  (fanout = 6)       0.619 r     6.739
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg1_syn_37.f[1]           cell (LUT5)             0.262 r     7.001
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[5]_syn_40.d[1]         net  (fanout = 6)       0.323 r     7.324
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[5]_syn_40.f[1]         cell (LUT3)             0.262 r     7.586
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[5]_syn_40.d[0]         net  (fanout = 6)       0.196 r     7.782
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[5]_syn_40.f[0]         cell (LUT3)             0.262 r     8.044
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_56.d[1]           net  (fanout = 6)       0.344 r     8.388
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_56.f[1]           cell (LUT5)             0.262 r     8.650
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_56.b[0]           net  (fanout = 3)       0.470 r     9.120
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_56.f[0]           cell (LUT5)             0.431 r     9.551
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_26.b[1]           net  (fanout = 2)       0.594 r    10.145
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_26                path2reg1 (LUT4)        0.549      10.694
 Arrival time                                                                       10.694                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  6.734       8.900
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.784
 clock uncertainty                                                                  -0.000       8.784
 clock recovergence pessimism                                                        0.180       8.964
 Required time                                                                       8.964            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.730ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.717 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_30.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_26.b[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.271ns  (logic 3.435ns, net 4.836ns, 41% logic)                
 Logic Levels:            10 ( LUT3=4 LUT4=3 LUT5=2 LUT2=1 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_30.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_30.q[0]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg1_syn_48.d[0]           net  (fanout = 1)       0.602 r     3.158
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg1_syn_48.f[0]           cell (LUT2)             0.205 r     3.363
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.a[0]           net  (fanout = 2)       0.309 r     3.672
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.f[0]           cell (LUT4)             0.424 r     4.096
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.d[1]           net  (fanout = 5)       0.470 r     4.566
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.f[1]           cell (LUT4)             0.262 r     4.828
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]_syn_37.c[1]         net  (fanout = 8)       0.499 r     5.327
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]_syn_37.f[1]         cell (LUT3)             0.348 r     5.675
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg1_syn_39.d[1]           net  (fanout = 4)       0.323 r     5.998
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg1_syn_39.f[1]           cell (LUT3)             0.205 r     6.203
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg1_syn_37.d[1]           net  (fanout = 6)       0.619 r     6.822
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg1_syn_37.f[1]           cell (LUT5)             0.262 r     7.084
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[5]_syn_40.d[1]         net  (fanout = 6)       0.323 r     7.407
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[5]_syn_40.f[1]         cell (LUT3)             0.262 r     7.669
 u_hdmi_top/u_rgb2dvi_0/encoder_b/de_q_reg_syn_8.a[1]        net  (fanout = 6)       0.496 r     8.165
 u_hdmi_top/u_rgb2dvi_0/encoder_b/de_q_reg_syn_8.f[1]        cell (LUT3)             0.424 r     8.589
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_56.c[0]           net  (fanout = 3)       0.601 r     9.190
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_56.f[0]           cell (LUT5)             0.348 r     9.538
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_26.b[1]           net  (fanout = 2)       0.594 r    10.132
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_26                path2reg1 (LUT4)        0.549      10.681
 Arrival time                                                                       10.681                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  6.734       8.900
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.784
 clock uncertainty                                                                  -0.000       8.784
 clock recovergence pessimism                                                        0.180       8.964
 Required time                                                                       8.964            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.717ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_hdmi_top/u1_Driver/add1_syn_74 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.314 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_b/c0_q_reg_syn_8.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u1_Driver/add1_syn_74.mi[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/c0_q_reg_syn_8.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_b/c0_q_reg_syn_8.q[1]        clk2q                   0.109 r     2.138
 u_hdmi_top/u1_Driver/add1_syn_74.mi[0]                      net  (fanout = 1)       0.216 r     2.354
 u_hdmi_top/u1_Driver/add1_syn_74                            path2reg0               0.095       2.449
 Arrival time                                                                        2.449                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u1_Driver/add1_syn_74.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.156       2.135
 Required time                                                                       2.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.314ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_47 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.323 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_68.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_47.mi[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_68.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_68.q[0] clk2q                   0.109 r     2.138
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_47.mi[0]    net  (fanout = 3)       0.225 r     2.363
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_47          path2reg0               0.095       2.458
 Arrival time                                                                        2.458                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_47.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.156       2.135
 Required time                                                                       2.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.323ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_47 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.330 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_42.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_47.mi[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_42.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_42.q[0] clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_47.mi[0] net  (fanout = 1)       0.216 r     2.354
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_47 path2reg0               0.095       2.449
 Arrival time                                                                        2.449                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_47.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.172       2.119
 Required time                                                                       2.119            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.330ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_54 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  4.830 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_54.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.468ns  (logic 0.232ns, net 1.236ns, 15% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.q[1]     clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_54.sr             net  (fanout = 30)      1.236 r     3.792
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_54                path2reg                0.086       3.878
 Arrival time                                                                        3.878                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_54.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  6.734       8.900
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       8.600
 clock uncertainty                                                                  -0.000       8.600
 clock recovergence pessimism                                                        0.108       8.708
 Required time                                                                       8.708            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.830ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_59 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  4.859 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_59.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.511ns  (logic 0.232ns, net 1.279ns, 15% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.q[1]     clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_59.sr             net  (fanout = 30)      1.279 r     3.835
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_59                path2reg                0.086       3.921
 Arrival time                                                                        3.921                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_59.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  6.734       8.900
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       8.600
 clock uncertainty                                                                  -0.000       8.600
 clock recovergence pessimism                                                        0.180       8.780
 Required time                                                                       8.780            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.859ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt_b[1]_syn_12 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  4.859 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt_b[1]_syn_12.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.511ns  (logic 0.232ns, net 1.279ns, 15% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.q[1]     clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt_b[1]_syn_12.sr         net  (fanout = 30)      1.279 r     3.835
 u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt_b[1]_syn_12            path2reg                0.086       3.921
 Arrival time                                                                        3.921                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt_b[1]_syn_12.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  6.734       8.900
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       8.600
 clock uncertainty                                                                  -0.000       8.600
 clock recovergence pessimism                                                        0.180       8.780
 Required time                                                                       8.780            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.859ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_b/reg0_syn_28 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.300 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/reg0_syn_28.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.598ns  (logic 0.161ns, net 0.437ns, 26% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.q[1]     clk2q                   0.109 r     2.138
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg0_syn_28.sr             net  (fanout = 30)      0.437 r     2.575
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg0_syn_28                path2reg                0.052       2.627
 Arrival time                                                                        2.627                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg0_syn_28.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.300ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_19 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.313 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/sd_command_out_syn_5.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_19.rstb (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.608ns  (logic 0.109ns, net 0.499ns, 17% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sd_top/u_sd_operation/sd_command_out_syn_5.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/sd_command_out_syn_5.q[0]           clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_19.rstb net  (fanout = 36)      0.499 r     2.637
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_19 path2reg                0.000       2.637
 Arrival time                                                                        2.637                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_19.clkb (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.250       2.480
 clock uncertainty                                                                   0.000       2.480
 clock recovergence pessimism                                                       -0.156       2.324
 Required time                                                                       2.324            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.313ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m_reg[8]_syn_37 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.316 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m_reg[8]_syn_37.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.614ns  (logic 0.161ns, net 0.453ns, 26% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2_reg_syn_5.q[1]     clk2q                   0.109 r     2.138
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m_reg[8]_syn_37.sr       net  (fanout = 30)      0.453 r     2.591
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m_reg[8]_syn_37          path2reg                0.052       2.643
 Arrival time                                                                        2.643                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m_reg[8]_syn_37.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.316ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: hdmi_clk_5                                               
Clock = hdmi_clk_5, period 1.346ns, rising at 0ns, falling at 0.673ns

104 endpoints analyzed totally, and 418 paths analyzed
9 errors detected : 9 setup errors (TNS = -18.839), 0 hold errors (TNS = 0.000)
Minimum period is 2.341ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.995 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_18.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.018ns  (logic 0.565ns, net 1.453ns, 27% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_18.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(46)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_18.q[1]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.b[0]      net  (fanout = 37)      0.565 r     3.121
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.f[0]      cell (LUT3)             0.333 r     3.454
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.sr        net  (fanout = 7)       0.888 r     4.342
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29           path2reg                0.086       4.428
 Arrival time                                                                        4.428                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.clk (hdmi_clk_5) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(46)
 capture clock edge                                                                  1.346       3.512
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       3.325
 clock uncertainty                                                                  -0.000       3.325
 clock recovergence pessimism                                                        0.108       3.433
 Required time                                                                       3.433            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.995ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.920 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.943ns  (logic 0.437ns, net 1.506ns, 22% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(46)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.q[1]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.d[0]      net  (fanout = 38)      0.618 r     3.174
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.f[0]      cell (LUT3)             0.205 r     3.379
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.sr        net  (fanout = 7)       0.888 r     4.267
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29           path2reg                0.086       4.353
 Arrival time                                                                        4.353                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.clk (hdmi_clk_5) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(46)
 capture clock edge                                                                  1.346       3.512
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       3.325
 clock uncertainty                                                                  -0.000       3.325
 clock recovergence pessimism                                                        0.108       3.433
 Required time                                                                       3.433            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.920ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.569 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.592ns  (logic 0.483ns, net 1.109ns, 30% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(46)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.q[0]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.c[0]      net  (fanout = 36)      0.221 r     2.777
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.f[0]      cell (LUT3)             0.251 r     3.028
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.sr        net  (fanout = 7)       0.888 r     3.916
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29           path2reg                0.086       4.002
 Arrival time                                                                        4.002                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.clk (hdmi_clk_5) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(46)
 capture clock edge                                                                  1.346       3.512
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       3.325
 clock uncertainty                                                                  -0.000       3.325
 clock recovergence pessimism                                                        0.108       3.433
 Required time                                                                       3.433            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.569ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_syn_33 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.813 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_18.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_syn_33.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.951ns  (logic 0.622ns, net 1.329ns, 31% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_18.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(46)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_18.q[1]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.b[0]      net  (fanout = 37)      0.565 r     3.121
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.f[0]      cell (LUT3)             0.333 r     3.454
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_syn_33.sr          net  (fanout = 7)       0.764 r     4.218
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_syn_33             path2reg                0.143       4.361
 Arrival time                                                                        4.361                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_syn_33.clk (hdmi_clk_5) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(46)
 capture clock edge                                                                  1.346       3.512
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       3.325
 clock uncertainty                                                                  -0.000       3.325
 clock recovergence pessimism                                                        0.223       3.548
 Required time                                                                       3.548            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.813ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.738 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_syn_33.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.876ns  (logic 0.494ns, net 1.382ns, 26% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(46)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.q[1]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.d[0]      net  (fanout = 38)      0.618 r     3.174
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.f[0]      cell (LUT3)             0.205 r     3.379
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_syn_33.sr          net  (fanout = 7)       0.764 r     4.143
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_syn_33             path2reg                0.143       4.286
 Arrival time                                                                        4.286                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_syn_33.clk (hdmi_clk_5) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(46)
 capture clock edge                                                                  1.346       3.512
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       3.325
 clock uncertainty                                                                  -0.000       3.325
 clock recovergence pessimism                                                        0.223       3.548
 Required time                                                                       3.548            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.738ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.387 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_syn_33.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.525ns  (logic 0.540ns, net 0.985ns, 35% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(46)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.q[0]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.c[0]      net  (fanout = 36)      0.221 r     2.777
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.f[0]      cell (LUT3)             0.251 r     3.028
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_syn_33.sr          net  (fanout = 7)       0.764 r     3.792
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_syn_33             path2reg                0.143       3.935
 Arrival time                                                                        3.935                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_syn_33.clk (hdmi_clk_5) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(46)
 capture clock edge                                                                  1.346       3.512
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       3.325
 clock uncertainty                                                                  -0.000       3.325
 clock recovergence pessimism                                                        0.223       3.548
 Required time                                                                       3.548            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.387ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.756 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_18.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.894ns  (logic 0.565ns, net 1.329ns, 29% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_18.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(46)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_18.q[1]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.b[0]      net  (fanout = 37)      0.565 r     3.121
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.f[0]      cell (LUT3)             0.333 r     3.454
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.sr          net  (fanout = 7)       0.764 r     4.218
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21             path2reg                0.086       4.304
 Arrival time                                                                        4.304                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (hdmi_clk_5) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(46)
 capture clock edge                                                                  1.346       3.512
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       3.325
 clock uncertainty                                                                  -0.000       3.325
 clock recovergence pessimism                                                        0.223       3.548
 Required time                                                                       3.548            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.756ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.660 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.819ns  (logic 0.437ns, net 1.382ns, 24% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(46)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.q[1]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.d[0]      net  (fanout = 38)      0.618 r     3.174
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.f[0]      cell (LUT3)             0.205 r     3.379
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.sr          net  (fanout = 7)       0.764 r     4.143
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21             path2reg                0.086       4.229
 Arrival time                                                                        4.229                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (hdmi_clk_5) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(46)
 capture clock edge                                                                  1.346       3.512
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       3.325
 clock uncertainty                                                                  -0.000       3.325
 clock recovergence pessimism                                                        0.244       3.569
 Required time                                                                       3.569            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.660ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.309 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.468ns  (logic 0.483ns, net 0.985ns, 32% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(46)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.q[0]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.c[0]      net  (fanout = 36)      0.221 r     2.777
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.f[0]      cell (LUT3)             0.251 r     3.028
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.sr          net  (fanout = 7)       0.764 r     3.792
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21             path2reg                0.086       3.878
 Arrival time                                                                        3.878                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (hdmi_clk_5) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(46)
 capture clock edge                                                                  1.346       3.512
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       3.325
 clock uncertainty                                                                  -0.000       3.325
 clock recovergence pessimism                                                        0.244       3.569
 Required time                                                                       3.569            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.309ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_33 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.349 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt_b[1]_syn_12.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_33.mi[0] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.611ns  (logic 0.204ns, net 0.407ns, 33% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt_b[1]_syn_12.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt_b[1]_syn_12.q[0]       clk2q                   0.109 r     2.138
 u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_33.mi[0]       net  (fanout = 1)       0.407 r     2.545
 u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_33             path2reg0               0.095       2.640
 Arrival time                                                                        2.640                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_33.clk (hdmi_clk_5) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(46)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.349ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg2_syn_14 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.357 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg2_syn_14.mi[0] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.526ns  (logic 0.204ns, net 0.322ns, 38% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.clk (hdmi_clk_5) net                     2.029       2.029      ../../../rtl/sd_isp_hdmi_top.v(46)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_25.q[1]      clk2q                   0.109 r     2.138
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg2_syn_14.mi[0]     net  (fanout = 2)       0.322 r     2.460
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg2_syn_14           path2reg0               0.095       2.555
 Arrival time                                                                        2.555                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg2_syn_14.clk (hdmi_clk_5) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(46)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.093       2.198
 Required time                                                                       2.198            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.357ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_31 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.367 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg2_syn_14.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_31.mi[0] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.536ns  (logic 0.204ns, net 0.332ns, 38% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg2_syn_14.clk (hdmi_clk_5) net                     2.029       2.029      ../../../rtl/sd_isp_hdmi_top.v(46)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg2_syn_14.q[0]      clk2q                   0.109 r     2.138
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_31.mi[0]     net  (fanout = 1)       0.332 r     2.470
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_31           path2reg0               0.095       2.565
 Arrival time                                                                        2.565                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_31.clk (hdmi_clk_5) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(46)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.093       2.198
 Required time                                                                       2.198            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.367ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 6.434ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.038ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_60 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.396 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_58.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_60.mi[0]
 Process:                 Slow                                                            
 Data Path Delay:         1.038ns  (logic 0.289ns, net 0.749ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_58.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_58.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_60.mi[0] net  (fanout = 1)       0.749 r     0.895
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_60 path2reg0               0.143       1.038
 Arrival time                                                                        1.038                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_60.clk                         0.000       0.000
 delay budget                                                                        6.434       6.434
 cell setup                                                                         -0.000       6.434
 clock uncertainty                                                                  -0.000       6.434
 Required time                                                                       6.434            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.396ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_57 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.543 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg2_syn_62.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_57.mi[0]
 Process:                 Slow                                                            
 Data Path Delay:         0.891ns  (logic 0.289ns, net 0.602ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg2_syn_62.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg2_syn_62.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_57.mi[0] net  (fanout = 1)       0.602 r     0.748
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_57 path2reg0               0.143       0.891
 Arrival time                                                                        0.891                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_57.clk                         0.000       0.000
 delay budget                                                                        6.434       6.434
 cell setup                                                                         -0.000       6.434
 clock uncertainty                                                                  -0.000       6.434
 Required time                                                                       6.434            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.543ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_57 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.609 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_61.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_57.mi[1]
 Process:                 Slow                                                            
 Data Path Delay:         0.825ns  (logic 0.289ns, net 0.536ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_61.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_61.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_57.mi[1] net  (fanout = 1)       0.536 r     0.682
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_57 path2reg1               0.143       0.825
 Arrival time                                                                        0.825                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_57.clk                         0.000       0.000
 delay budget                                                                        6.434       6.434
 cell setup                                                                         -0.000       6.434
 clock uncertainty                                                                  -0.000       6.434
 Required time                                                                       6.434            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.609ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 6.434ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 0.891ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_39 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.427 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_63.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_39.mi[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         0.891ns  (logic 0.289ns, net 0.602ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_63.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_63.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_39.mi[1] net  (fanout = 1)       0.602 r     0.748
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_39 path2reg1               0.143       0.891
 Arrival time                                                                        0.891                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_39.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.434       6.434
 cell setup                                                                         -0.116       6.318
 clock uncertainty                                                                  -0.000       6.318
 Required time                                                                       6.318            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.427ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_39 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.427 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_60.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_39.mi[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         0.891ns  (logic 0.289ns, net 0.602ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_60.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_60.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_39.mi[0] net  (fanout = 1)       0.602 r     0.748
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_39 path2reg0               0.143       0.891
 Arrival time                                                                        0.891                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_39.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.434       6.434
 cell setup                                                                         -0.116       6.318
 clock uncertainty                                                                  -0.000       6.318
 Required time                                                                       6.318            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.427ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_36 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.427 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_51.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_36.mi[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         0.891ns  (logic 0.289ns, net 0.602ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_51.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_51.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_36.mi[1] net  (fanout = 1)       0.602 r     0.748
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_36 path2reg1               0.143       0.891
 Arrival time                                                                        0.891                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_36.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.434       6.434
 cell setup                                                                         -0.116       6.318
 clock uncertainty                                                                  -0.000       6.318
 Required time                                                                       6.318            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.427ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 9.7ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 0.978ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_35 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.722 ns                                                        
 Start Point:             u_sdram_top/sdram_ctrl_inst/sdram_read_inst/cnt_clk_b[8]_syn_18.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_35.mi[0]
 Process:                 Slow                                                            
 Data Path Delay:         0.978ns  (logic 0.289ns, net 0.689ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/sdram_ctrl_inst/sdram_read_inst/cnt_clk_b[8]_syn_18.clk clock                   0.000       0.000
 u_sdram_top/sdram_ctrl_inst/sdram_read_inst/cnt_clk_b[8]_syn_18.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_35.mi[0] net  (fanout = 1)       0.689 r     0.835
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_35 path2reg0               0.143       0.978
 Arrival time                                                                        0.978                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_35.clk                         0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.722ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_48 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.772 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_61.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_48.mi[0]
 Process:                 Slow                                                            
 Data Path Delay:         0.928ns  (logic 0.289ns, net 0.639ns, 31% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_61.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_61.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_48.mi[0] net  (fanout = 1)       0.639 r     0.785
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_48 path2reg0               0.143       0.928
 Arrival time                                                                        0.928                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_48.clk                         0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.772ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_45 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.786 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_61.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_45.mi[1]
 Process:                 Slow                                                            
 Data Path Delay:         0.914ns  (logic 0.289ns, net 0.625ns, 31% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_61.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_61.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_45.mi[1] net  (fanout = 1)       0.625 r     0.771
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_45 path2reg1               0.143       0.914
 Arrival time                                                                        0.914                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_45.clk                         0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.786ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 9.7ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 0.972ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/add2_syn_62 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.728 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_52.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/add2_syn_62.mi[0]    
 Process:                 Slow                                                            
 Data Path Delay:         0.972ns  (logic 0.289ns, net 0.683ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_52.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_52.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/add2_syn_62.mi[0] net  (fanout = 1)       0.683 r     0.829
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/add2_syn_62      path2reg0               0.143       0.972
 Arrival time                                                                        0.972                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/add2_syn_62.clk                          0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.728ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.785 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_58.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54.mi[0]    
 Process:                 Slow                                                            
 Data Path Delay:         0.915ns  (logic 0.289ns, net 0.626ns, 31% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_58.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_58.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54.mi[0] net  (fanout = 1)       0.626 r     0.772
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54      path2reg0               0.143       0.915
 Arrival time                                                                        0.915                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54.clk                          0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.785ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_40 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.809 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_55.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_40.mi[0]
 Process:                 Slow                                                            
 Data Path Delay:         0.891ns  (logic 0.289ns, net 0.602ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_55.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_55.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_40.mi[0] net  (fanout = 1)       0.602 r     0.748
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_40 path2reg0               0.143       0.891
 Arrival time                                                                        0.891                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_40.clk                         0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.809ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 142062 (STA coverage = 30.24%)
Timing violations: 18 setup errors, and 0 hold errors.
Minimal setup slack: -2.317, minimal hold slack: 0.186

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  sdcard_clk (100.0MHz)                          8.946ns     111.782MHz        0.326ns       463        0.000ns
	  hdmi_clk (148.5MHz)                            9.051ns     110.485MHz        0.326ns       148      -26.408ns
	  hdmi_clk_5 (742.9MHz)                          2.341ns     427.000MHz        0.480ns        30      -18.839ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 4 clock net(s): 
	isp_clk
	sdram_clk_100m
	sdram_clk_dup_1
	u_tx_pll/clk0_out

	Exceptions:

		Check Type:	MIN
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		             10     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		             10     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		             10     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		             10     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]

---------------------------------------------------------------------------------------------------------
