
adc-uart.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001a  00800100  00000504  00000598  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000504  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  0080011a  0080011a  000005b2  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000005b2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000005e4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000100  00000000  00000000  00000624  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001404  00000000  00000000  00000724  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ab0  00000000  00000000  00001b28  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009e6  00000000  00000000  000025d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000294  00000000  00000000  00002fc0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000594  00000000  00000000  00003254  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b28  00000000  00000000  000037e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000100  00000000  00000000  00004310  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 57 01 	jmp	0x2ae	; 0x2ae <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 b6 01 	jmp	0x36c	; 0x36c <__vector_18>
  4c:	0c 94 e4 01 	jmp	0x3c8	; 0x3c8 <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 61 01 	jmp	0x2c2	; 0x2c2 <__vector_21>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e4 e0       	ldi	r30, 0x04	; 4
  7c:	f5 e0       	ldi	r31, 0x05	; 5
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	aa 31       	cpi	r26, 0x1A	; 26
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	aa e1       	ldi	r26, 0x1A	; 26
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	af 35       	cpi	r26, 0x5F	; 95
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 f6 00 	call	0x1ec	; 0x1ec <main>
  9e:	0c 94 80 02 	jmp	0x500	; 0x500 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) )
    {
        lcd_putc(c);
    }
}/* lcd_puts_p */
  a6:	29 9a       	sbi	0x05, 1	; 5
  a8:	85 e0       	ldi	r24, 0x05	; 5
  aa:	8a 95       	dec	r24
  ac:	f1 f7       	brne	.-4      	; 0xaa <toggle_e+0x4>
  ae:	00 00       	nop
  b0:	29 98       	cbi	0x05, 1	; 5
  b2:	08 95       	ret

000000b4 <lcd_write>:
  b4:	cf 93       	push	r28
  b6:	c8 2f       	mov	r28, r24
  b8:	66 23       	and	r22, r22
  ba:	11 f0       	breq	.+4      	; 0xc0 <lcd_write+0xc>
  bc:	28 9a       	sbi	0x05, 0	; 5
  be:	01 c0       	rjmp	.+2      	; 0xc2 <lcd_write+0xe>
  c0:	28 98       	cbi	0x05, 0	; 5
  c2:	54 9a       	sbi	0x0a, 4	; 10
  c4:	55 9a       	sbi	0x0a, 5	; 10
  c6:	56 9a       	sbi	0x0a, 6	; 10
  c8:	57 9a       	sbi	0x0a, 7	; 10
  ca:	5f 98       	cbi	0x0b, 7	; 11
  cc:	5e 98       	cbi	0x0b, 6	; 11
  ce:	5d 98       	cbi	0x0b, 5	; 11
  d0:	5c 98       	cbi	0x0b, 4	; 11
  d2:	cc 23       	and	r28, r28
  d4:	0c f4       	brge	.+2      	; 0xd8 <lcd_write+0x24>
  d6:	5f 9a       	sbi	0x0b, 7	; 11
  d8:	c6 fd       	sbrc	r28, 6
  da:	5e 9a       	sbi	0x0b, 6	; 11
  dc:	c5 fd       	sbrc	r28, 5
  de:	5d 9a       	sbi	0x0b, 5	; 11
  e0:	c4 fd       	sbrc	r28, 4
  e2:	5c 9a       	sbi	0x0b, 4	; 11
  e4:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
  e8:	5f 98       	cbi	0x0b, 7	; 11
  ea:	5e 98       	cbi	0x0b, 6	; 11
  ec:	5d 98       	cbi	0x0b, 5	; 11
  ee:	5c 98       	cbi	0x0b, 4	; 11
  f0:	c3 fd       	sbrc	r28, 3
  f2:	5f 9a       	sbi	0x0b, 7	; 11
  f4:	c2 fd       	sbrc	r28, 2
  f6:	5e 9a       	sbi	0x0b, 6	; 11
  f8:	c1 fd       	sbrc	r28, 1
  fa:	5d 9a       	sbi	0x0b, 5	; 11
  fc:	c0 fd       	sbrc	r28, 0
  fe:	5c 9a       	sbi	0x0b, 4	; 11
 100:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 104:	5c 9a       	sbi	0x0b, 4	; 11
 106:	5d 9a       	sbi	0x0b, 5	; 11
 108:	5e 9a       	sbi	0x0b, 6	; 11
 10a:	5f 9a       	sbi	0x0b, 7	; 11
 10c:	87 eb       	ldi	r24, 0xB7	; 183
 10e:	9b e0       	ldi	r25, 0x0B	; 11
 110:	01 97       	sbiw	r24, 0x01	; 1
 112:	f1 f7       	brne	.-4      	; 0x110 <lcd_write+0x5c>
 114:	00 c0       	rjmp	.+0      	; 0x116 <lcd_write+0x62>
 116:	00 00       	nop
 118:	cf 91       	pop	r28
 11a:	08 95       	ret

0000011c <lcd_command>:
 11c:	60 e0       	ldi	r22, 0x00	; 0
 11e:	0e 94 5a 00 	call	0xb4	; 0xb4 <lcd_write>
 122:	08 95       	ret

00000124 <lcd_gotoxy>:
 124:	61 11       	cpse	r22, r1
 126:	04 c0       	rjmp	.+8      	; 0x130 <lcd_gotoxy+0xc>
 128:	80 58       	subi	r24, 0x80	; 128
 12a:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
 12e:	08 95       	ret
 130:	80 54       	subi	r24, 0x40	; 64
 132:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
 136:	08 95       	ret

00000138 <lcd_clrscr>:
 138:	81 e0       	ldi	r24, 0x01	; 1
 13a:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
 13e:	08 95       	ret

00000140 <lcd_putc>:
 140:	61 e0       	ldi	r22, 0x01	; 1
 142:	0e 94 5a 00 	call	0xb4	; 0xb4 <lcd_write>
 146:	08 95       	ret

00000148 <lcd_puts>:
 148:	cf 93       	push	r28
 14a:	df 93       	push	r29
 14c:	ec 01       	movw	r28, r24
 14e:	21 96       	adiw	r28, 0x01	; 1
 150:	fc 01       	movw	r30, r24
 152:	80 81       	ld	r24, Z
 154:	88 23       	and	r24, r24
 156:	29 f0       	breq	.+10     	; 0x162 <lcd_puts+0x1a>
 158:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_putc>
 15c:	89 91       	ld	r24, Y+
 15e:	81 11       	cpse	r24, r1
 160:	fb cf       	rjmp	.-10     	; 0x158 <lcd_puts+0x10>
 162:	df 91       	pop	r29
 164:	cf 91       	pop	r28
 166:	08 95       	ret

00000168 <lcd_init>:
*                  LCD_DISP_ON_CURSOR      display on, cursor on
*                  LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
*  Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 168:	cf 93       	push	r28
 16a:	c8 2f       	mov	r28, r24
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
    }
    else
    {
        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
 16c:	20 9a       	sbi	0x04, 0	; 4
        DDR(LCD_RW_PORT)    |= _BV(LCD_RW_PIN);
 16e:	55 9a       	sbi	0x0a, 5	; 10
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
 170:	21 9a       	sbi	0x04, 1	; 4
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
 172:	54 9a       	sbi	0x0a, 4	; 10
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
 174:	55 9a       	sbi	0x0a, 5	; 10
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
 176:	56 9a       	sbi	0x0a, 6	; 10
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
 178:	57 9a       	sbi	0x0a, 7	; 10
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 17a:	8f ef       	ldi	r24, 0xFF	; 255
 17c:	99 ef       	ldi	r25, 0xF9	; 249
 17e:	01 97       	sbiw	r24, 0x01	; 1
 180:	f1 f7       	brne	.-4      	; 0x17e <lcd_init+0x16>
 182:	00 c0       	rjmp	.+0      	; 0x184 <lcd_init+0x1c>
 184:	00 00       	nop
    }
    delay(LCD_DELAY_BOOTUP); /* wait 16ms or more after power-on       */

    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN); // LCD_FUNCTION>>4;
 186:	5d 9a       	sbi	0x0b, 5	; 11
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN); // LCD_FUNCTION_8BIT>>4;
 188:	5c 9a       	sbi	0x0b, 4	; 11
    lcd_e_toggle();
 18a:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 18e:	8f e1       	ldi	r24, 0x1F	; 31
 190:	9e e4       	ldi	r25, 0x4E	; 78
 192:	01 97       	sbiw	r24, 0x01	; 1
 194:	f1 f7       	brne	.-4      	; 0x192 <lcd_init+0x2a>
 196:	00 c0       	rjmp	.+0      	; 0x198 <lcd_init+0x30>
 198:	00 00       	nop
    delay(LCD_DELAY_INIT); /* delay, busy flag can't be checked here */

    /* repeat last command */
    lcd_e_toggle();
 19a:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 19e:	8f ef       	ldi	r24, 0xFF	; 255
 1a0:	90 e0       	ldi	r25, 0x00	; 0
 1a2:	01 97       	sbiw	r24, 0x01	; 1
 1a4:	f1 f7       	brne	.-4      	; 0x1a2 <lcd_init+0x3a>
 1a6:	00 c0       	rjmp	.+0      	; 0x1a8 <lcd_init+0x40>
 1a8:	00 00       	nop
    delay(LCD_DELAY_INIT_REP); /* delay, busy flag can't be checked here */

    /* repeat last command a third time */
    lcd_e_toggle();
 1aa:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 1ae:	8f ef       	ldi	r24, 0xFF	; 255
 1b0:	90 e0       	ldi	r25, 0x00	; 0
 1b2:	01 97       	sbiw	r24, 0x01	; 1
 1b4:	f1 f7       	brne	.-4      	; 0x1b2 <lcd_init+0x4a>
 1b6:	00 c0       	rjmp	.+0      	; 0x1b8 <lcd_init+0x50>
 1b8:	00 00       	nop
    delay(LCD_DELAY_INIT_REP); /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN); // LCD_FUNCTION_4BIT_1LINE>>4
 1ba:	5c 98       	cbi	0x0b, 4	; 11
    lcd_e_toggle();
 1bc:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 1c0:	8f ef       	ldi	r24, 0xFF	; 255
 1c2:	90 e0       	ldi	r25, 0x00	; 0
 1c4:	01 97       	sbiw	r24, 0x01	; 1
 1c6:	f1 f7       	brne	.-4      	; 0x1c4 <lcd_init+0x5c>
 1c8:	00 c0       	rjmp	.+0      	; 0x1ca <lcd_init+0x62>
 1ca:	00 00       	nop
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
    lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
    lcd_command(KS0073_4LINES_MODE);
    lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
    #else
    lcd_command(LCD_FUNCTION_DEFAULT); /* function set: display lines  */
 1cc:	88 e2       	ldi	r24, 0x28	; 40
 1ce:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
    #endif
    lcd_command(LCD_DISP_OFF);     /* display off                  */
 1d2:	88 e0       	ldi	r24, 0x08	; 8
 1d4:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
    lcd_clrscr();                  /* display clear                */
 1d8:	0e 94 9c 00 	call	0x138	; 0x138 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT); /* set entry mode               */
 1dc:	86 e0       	ldi	r24, 0x06	; 6
 1de:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
    lcd_command(dispAttr);         /* display/cursor control       */
 1e2:	8c 2f       	mov	r24, r28
 1e4:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
}/* lcd_init */
 1e8:	cf 91       	pop	r28
 1ea:	08 95       	ret

000001ec <main>:
 * Returns:  none
 **********************************************************************/
int main(void)
{
    // Initialize LCD display
    lcd_init(LCD_DISP_ON);
 1ec:	8c e0       	ldi	r24, 0x0C	; 12
 1ee:	0e 94 b4 00 	call	0x168	; 0x168 <lcd_init>
    lcd_gotoxy(1, 0); lcd_puts("value:");
 1f2:	60 e0       	ldi	r22, 0x00	; 0
 1f4:	81 e0       	ldi	r24, 0x01	; 1
 1f6:	0e 94 92 00 	call	0x124	; 0x124 <lcd_gotoxy>
 1fa:	80 e0       	ldi	r24, 0x00	; 0
 1fc:	91 e0       	ldi	r25, 0x01	; 1
 1fe:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
    lcd_gotoxy(3, 1); lcd_puts("key:");
 202:	61 e0       	ldi	r22, 0x01	; 1
 204:	83 e0       	ldi	r24, 0x03	; 3
 206:	0e 94 92 00 	call	0x124	; 0x124 <lcd_gotoxy>
 20a:	87 e0       	ldi	r24, 0x07	; 7
 20c:	91 e0       	ldi	r25, 0x01	; 1
 20e:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
    lcd_gotoxy(8, 0); lcd_puts("a");    // Put ADC value in decimal
 212:	60 e0       	ldi	r22, 0x00	; 0
 214:	88 e0       	ldi	r24, 0x08	; 8
 216:	0e 94 92 00 	call	0x124	; 0x124 <lcd_gotoxy>
 21a:	8c e0       	ldi	r24, 0x0C	; 12
 21c:	91 e0       	ldi	r25, 0x01	; 1
 21e:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
    lcd_gotoxy(13,0); lcd_puts("b");    // Put ADC value in hexadecimal
 222:	60 e0       	ldi	r22, 0x00	; 0
 224:	8d e0       	ldi	r24, 0x0D	; 13
 226:	0e 94 92 00 	call	0x124	; 0x124 <lcd_gotoxy>
 22a:	8e e0       	ldi	r24, 0x0E	; 14
 22c:	91 e0       	ldi	r25, 0x01	; 1
 22e:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
    lcd_gotoxy(8, 1); lcd_puts("c");    // Put button name here
 232:	61 e0       	ldi	r22, 0x01	; 1
 234:	88 e0       	ldi	r24, 0x08	; 8
 236:	0e 94 92 00 	call	0x124	; 0x124 <lcd_gotoxy>
 23a:	80 e1       	ldi	r24, 0x10	; 16
 23c:	91 e0       	ldi	r25, 0x01	; 1
 23e:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>

    // Configure ADC to convert PC0[A0] analog value
    // Set ADC reference to AVcc
    ADMUX |= (1<<REFS0);
 242:	ec e7       	ldi	r30, 0x7C	; 124
 244:	f0 e0       	ldi	r31, 0x00	; 0
 246:	80 81       	ld	r24, Z
 248:	80 64       	ori	r24, 0x40	; 64
 24a:	80 83       	st	Z, r24
    ADMUX &= ~(1<<REFS1);
 24c:	80 81       	ld	r24, Z
 24e:	8f 77       	andi	r24, 0x7F	; 127
 250:	80 83       	st	Z, r24
    // Set input channel to ADC0
    ADMUX &= ~(1<<MUX0);
 252:	80 81       	ld	r24, Z
 254:	8e 7f       	andi	r24, 0xFE	; 254
 256:	80 83       	st	Z, r24
    ADMUX &= ~(1<<MUX1);
 258:	80 81       	ld	r24, Z
 25a:	8d 7f       	andi	r24, 0xFD	; 253
 25c:	80 83       	st	Z, r24
    ADMUX &= ~(1<<MUX2);
 25e:	80 81       	ld	r24, Z
 260:	8b 7f       	andi	r24, 0xFB	; 251
 262:	80 83       	st	Z, r24
    ADMUX &= ~(1<<MUX3);
 264:	80 81       	ld	r24, Z
 266:	87 7f       	andi	r24, 0xF7	; 247
 268:	80 83       	st	Z, r24
    // Enable ADC module
    ADCSRA |= (1<<ADEN);
 26a:	ca e7       	ldi	r28, 0x7A	; 122
 26c:	d0 e0       	ldi	r29, 0x00	; 0
 26e:	88 81       	ld	r24, Y
 270:	80 68       	ori	r24, 0x80	; 128
 272:	88 83       	st	Y, r24
    // Enable conversion complete interrupt
    ADCSRA |= (1<<ADSC);
 274:	88 81       	ld	r24, Y
 276:	80 64       	ori	r24, 0x40	; 64
 278:	88 83       	st	Y, r24
    // Set clock prescaler to 128
    ADCSRA |= (1<<ADPS2);
 27a:	88 81       	ld	r24, Y
 27c:	84 60       	ori	r24, 0x04	; 4
 27e:	88 83       	st	Y, r24
    ADCSRA |= (1<<ADPS1);
 280:	88 81       	ld	r24, Y
 282:	82 60       	ori	r24, 0x02	; 2
 284:	88 83       	st	Y, r24
    ADCSRA |= (1<<ADPS0);
 286:	88 81       	ld	r24, Y
 288:	81 60       	ori	r24, 0x01	; 1
 28a:	88 83       	st	Y, r24
    // Configure 16-bit Timer/Counter1 to start ADC conversion
    // Set prescaler to 262 ms and enable overflow interrupt
    TIM1_overflow_262ms()
 28c:	e1 e8       	ldi	r30, 0x81	; 129
 28e:	f0 e0       	ldi	r31, 0x00	; 0
 290:	80 81       	ld	r24, Z
 292:	8b 7f       	andi	r24, 0xFB	; 251
 294:	80 83       	st	Z, r24
 296:	80 81       	ld	r24, Z
 298:	83 60       	ori	r24, 0x03	; 3
 29a:	80 83       	st	Z, r24
    // Initialize UART to asynchronous, 8N1, 9600
    uart_init(UART_BAUD_SELECT(9600,16000000));
 29c:	87 e6       	ldi	r24, 0x67	; 103
 29e:	90 e0       	ldi	r25, 0x00	; 0
 2a0:	0e 94 0e 02 	call	0x41c	; 0x41c <uart_init>
    // Enables interrupts by setting the global interrupt mask
    sei();
 2a4:	78 94       	sei
    ADCSRA |= (1<<ADIE);
 2a6:	88 81       	ld	r24, Y
 2a8:	88 60       	ori	r24, 0x08	; 8
 2aa:	88 83       	st	Y, r24
 2ac:	ff cf       	rjmp	.-2      	; 0x2ac <main+0xc0>

000002ae <__vector_13>:
 * Function: Timer/Counter1 overflow interrupt
 * Purpose:  Use single conversion mode and start conversion four times
 *           per second.
 **********************************************************************/
ISR(TIMER1_OVF_vect)
{
 2ae:	1f 92       	push	r1
 2b0:	0f 92       	push	r0
 2b2:	0f b6       	in	r0, 0x3f	; 63
 2b4:	0f 92       	push	r0
 2b6:	11 24       	eor	r1, r1
    

}
 2b8:	0f 90       	pop	r0
 2ba:	0f be       	out	0x3f, r0	; 63
 2bc:	0f 90       	pop	r0
 2be:	1f 90       	pop	r1
 2c0:	18 95       	reti

000002c2 <__vector_21>:
/**********************************************************************
 * Function: ADC complete interrupt
 * Purpose:  Display value on LCD and send it to UART.
 **********************************************************************/
ISR(ADC_vect)
{
 2c2:	1f 92       	push	r1
 2c4:	0f 92       	push	r0
 2c6:	0f b6       	in	r0, 0x3f	; 63
 2c8:	0f 92       	push	r0
 2ca:	11 24       	eor	r1, r1
 2cc:	2f 93       	push	r18
 2ce:	3f 93       	push	r19
 2d0:	4f 93       	push	r20
 2d2:	5f 93       	push	r21
 2d4:	6f 93       	push	r22
 2d6:	7f 93       	push	r23
 2d8:	8f 93       	push	r24
 2da:	9f 93       	push	r25
 2dc:	af 93       	push	r26
 2de:	bf 93       	push	r27
 2e0:	ef 93       	push	r30
 2e2:	ff 93       	push	r31
 2e4:	cf 93       	push	r28
 2e6:	df 93       	push	r29
 2e8:	cd b7       	in	r28, 0x3d	; 61
 2ea:	de b7       	in	r29, 0x3e	; 62
 2ec:	25 97       	sbiw	r28, 0x05	; 5
 2ee:	de bf       	out	0x3e, r29	; 62
 2f0:	cd bf       	out	0x3d, r28	; 61
    uint16_t value = 0;
    char lcd_string[] = "0000";
 2f2:	85 e0       	ldi	r24, 0x05	; 5
 2f4:	e5 e1       	ldi	r30, 0x15	; 21
 2f6:	f1 e0       	ldi	r31, 0x01	; 1
 2f8:	de 01       	movw	r26, r28
 2fa:	11 96       	adiw	r26, 0x01	; 1
 2fc:	01 90       	ld	r0, Z+
 2fe:	0d 92       	st	X+, r0
 300:	8a 95       	dec	r24
 302:	e1 f7       	brne	.-8      	; 0x2fc <__vector_21+0x3a>

    value = ADC;                  // Copy ADC result to 16-bit variable
 304:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
 308:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 30c:	4a e0       	ldi	r20, 0x0A	; 10
 30e:	be 01       	movw	r22, r28
 310:	6f 5f       	subi	r22, 0xFF	; 255
 312:	7f 4f       	sbci	r23, 0xFF	; 255
 314:	0e 94 4b 02 	call	0x496	; 0x496 <__itoa_ncheck>
    itoa(value, lcd_string, 10);  // Convert decimal value to string
    
    lcd_puts(lcd_string);
 318:	ce 01       	movw	r24, r28
 31a:	01 96       	adiw	r24, 0x01	; 1
 31c:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
    uart_puts(lcd_string);
 320:	ce 01       	movw	r24, r28
 322:	01 96       	adiw	r24, 0x01	; 1
 324:	0e 94 3c 02 	call	0x478	; 0x478 <uart_puts>
    uart_puts("\n\r");
 328:	82 e1       	ldi	r24, 0x12	; 18
 32a:	91 e0       	ldi	r25, 0x01	; 1
 32c:	0e 94 3c 02 	call	0x478	; 0x478 <uart_puts>
    uart_putc('\n');
 330:	8a e0       	ldi	r24, 0x0A	; 10
 332:	0e 94 27 02 	call	0x44e	; 0x44e <uart_putc>
    uart_putc('\r');
 336:	8d e0       	ldi	r24, 0x0D	; 13
 338:	0e 94 27 02 	call	0x44e	; 0x44e <uart_putc>
    
 33c:	0f 90       	pop	r0
 33e:	0f 90       	pop	r0
 340:	0f 90       	pop	r0
 342:	0f 90       	pop	r0
 344:	0f 90       	pop	r0
 346:	df 91       	pop	r29
 348:	cf 91       	pop	r28
 34a:	ff 91       	pop	r31
 34c:	ef 91       	pop	r30
 34e:	bf 91       	pop	r27
 350:	af 91       	pop	r26
 352:	9f 91       	pop	r25
 354:	8f 91       	pop	r24
 356:	7f 91       	pop	r23
 358:	6f 91       	pop	r22
 35a:	5f 91       	pop	r21
 35c:	4f 91       	pop	r20
 35e:	3f 91       	pop	r19
 360:	2f 91       	pop	r18
 362:	0f 90       	pop	r0
 364:	0f be       	out	0x3f, r0	; 63
 366:	0f 90       	pop	r0
 368:	1f 90       	pop	r1
 36a:	18 95       	reti

0000036c <__vector_18>:
    /* store buffer index */
    UART_RxTail = tmptail;

    UART_LastRxError = 0;
    return (lastRxError << 8) + data;
}/* uart_getc */
 36c:	1f 92       	push	r1
 36e:	0f 92       	push	r0
 370:	0f b6       	in	r0, 0x3f	; 63
 372:	0f 92       	push	r0
 374:	11 24       	eor	r1, r1
 376:	2f 93       	push	r18
 378:	8f 93       	push	r24
 37a:	9f 93       	push	r25
 37c:	ef 93       	push	r30
 37e:	ff 93       	push	r31
 380:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 384:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 388:	8c 71       	andi	r24, 0x1C	; 28
 38a:	e0 91 1c 01 	lds	r30, 0x011C	; 0x80011c <UART_RxHead>
 38e:	ef 5f       	subi	r30, 0xFF	; 255
 390:	ef 71       	andi	r30, 0x1F	; 31
 392:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <UART_RxTail>
 396:	e9 17       	cp	r30, r25
 398:	39 f0       	breq	.+14     	; 0x3a8 <__vector_18+0x3c>
 39a:	e0 93 1c 01 	sts	0x011C, r30	; 0x80011c <UART_RxHead>
 39e:	f0 e0       	ldi	r31, 0x00	; 0
 3a0:	e1 5e       	subi	r30, 0xE1	; 225
 3a2:	fe 4f       	sbci	r31, 0xFE	; 254
 3a4:	20 83       	st	Z, r18
 3a6:	01 c0       	rjmp	.+2      	; 0x3aa <__vector_18+0x3e>
 3a8:	82 e0       	ldi	r24, 0x02	; 2
 3aa:	90 91 1a 01 	lds	r25, 0x011A	; 0x80011a <__data_end>
 3ae:	89 2b       	or	r24, r25
 3b0:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <__data_end>
 3b4:	ff 91       	pop	r31
 3b6:	ef 91       	pop	r30
 3b8:	9f 91       	pop	r25
 3ba:	8f 91       	pop	r24
 3bc:	2f 91       	pop	r18
 3be:	0f 90       	pop	r0
 3c0:	0f be       	out	0x3f, r0	; 63
 3c2:	0f 90       	pop	r0
 3c4:	1f 90       	pop	r1
 3c6:	18 95       	reti

000003c8 <__vector_19>:
 3c8:	1f 92       	push	r1
 3ca:	0f 92       	push	r0
 3cc:	0f b6       	in	r0, 0x3f	; 63
 3ce:	0f 92       	push	r0
 3d0:	11 24       	eor	r1, r1
 3d2:	8f 93       	push	r24
 3d4:	9f 93       	push	r25
 3d6:	ef 93       	push	r30
 3d8:	ff 93       	push	r31
 3da:	90 91 1e 01 	lds	r25, 0x011E	; 0x80011e <UART_TxHead>
 3de:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <UART_TxTail>
 3e2:	98 17       	cp	r25, r24
 3e4:	69 f0       	breq	.+26     	; 0x400 <__LOCK_REGION_LENGTH__>
 3e6:	e0 91 1d 01 	lds	r30, 0x011D	; 0x80011d <UART_TxTail>
 3ea:	ef 5f       	subi	r30, 0xFF	; 255
 3ec:	ef 71       	andi	r30, 0x1F	; 31
 3ee:	e0 93 1d 01 	sts	0x011D, r30	; 0x80011d <UART_TxTail>
 3f2:	f0 e0       	ldi	r31, 0x00	; 0
 3f4:	e1 5c       	subi	r30, 0xC1	; 193
 3f6:	fe 4f       	sbci	r31, 0xFE	; 254
 3f8:	80 81       	ld	r24, Z
 3fa:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 3fe:	05 c0       	rjmp	.+10     	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
 400:	e1 ec       	ldi	r30, 0xC1	; 193
 402:	f0 e0       	ldi	r31, 0x00	; 0
 404:	80 81       	ld	r24, Z
 406:	8f 7d       	andi	r24, 0xDF	; 223
 408:	80 83       	st	Z, r24
 40a:	ff 91       	pop	r31
 40c:	ef 91       	pop	r30
 40e:	9f 91       	pop	r25
 410:	8f 91       	pop	r24
 412:	0f 90       	pop	r0
 414:	0f be       	out	0x3f, r0	; 63
 416:	0f 90       	pop	r0
 418:	1f 90       	pop	r1
 41a:	18 95       	reti

0000041c <uart_init>:
 41c:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <UART_TxHead>
 420:	10 92 1d 01 	sts	0x011D, r1	; 0x80011d <UART_TxTail>
 424:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <UART_RxHead>
 428:	10 92 1b 01 	sts	0x011B, r1	; 0x80011b <UART_RxTail>
 42c:	99 23       	and	r25, r25
 42e:	1c f4       	brge	.+6      	; 0x436 <uart_init+0x1a>
 430:	22 e0       	ldi	r18, 0x02	; 2
 432:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 436:	90 78       	andi	r25, 0x80	; 128
 438:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
 43c:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
 440:	88 e9       	ldi	r24, 0x98	; 152
 442:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
 446:	86 e0       	ldi	r24, 0x06	; 6
 448:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
 44c:	08 95       	ret

0000044e <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;


    tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 44e:	20 91 1e 01 	lds	r18, 0x011E	; 0x80011e <UART_TxHead>
 452:	2f 5f       	subi	r18, 0xFF	; 255
 454:	2f 71       	andi	r18, 0x1F	; 31

    while (tmphead == UART_TxTail)
 456:	90 91 1d 01 	lds	r25, 0x011D	; 0x80011d <UART_TxTail>
 45a:	29 17       	cp	r18, r25
 45c:	e1 f3       	breq	.-8      	; 0x456 <uart_putc+0x8>
    {
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
 45e:	e2 2f       	mov	r30, r18
 460:	f0 e0       	ldi	r31, 0x00	; 0
 462:	e1 5c       	subi	r30, 0xC1	; 193
 464:	fe 4f       	sbci	r31, 0xFE	; 254
 466:	80 83       	st	Z, r24
    UART_TxHead         = tmphead;
 468:	20 93 1e 01 	sts	0x011E, r18	; 0x80011e <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL |= _BV(UART0_UDRIE);
 46c:	e1 ec       	ldi	r30, 0xC1	; 193
 46e:	f0 e0       	ldi	r31, 0x00	; 0
 470:	80 81       	ld	r24, Z
 472:	80 62       	ori	r24, 0x20	; 32
 474:	80 83       	st	Z, r24
 476:	08 95       	ret

00000478 <uart_puts>:
 * Purpose:  transmit string to UART
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
 478:	cf 93       	push	r28
 47a:	df 93       	push	r29
 47c:	ec 01       	movw	r28, r24
    while (*s)
 47e:	88 81       	ld	r24, Y
 480:	88 23       	and	r24, r24
 482:	31 f0       	breq	.+12     	; 0x490 <uart_puts+0x18>
 484:	21 96       	adiw	r28, 0x01	; 1
        uart_putc(*s++);
 486:	0e 94 27 02 	call	0x44e	; 0x44e <uart_putc>
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
    while (*s)
 48a:	89 91       	ld	r24, Y+
 48c:	81 11       	cpse	r24, r1
 48e:	fb cf       	rjmp	.-10     	; 0x486 <uart_puts+0xe>
        uart_putc(*s++);
}/* uart_puts */
 490:	df 91       	pop	r29
 492:	cf 91       	pop	r28
 494:	08 95       	ret

00000496 <__itoa_ncheck>:
 496:	bb 27       	eor	r27, r27
 498:	4a 30       	cpi	r20, 0x0A	; 10
 49a:	31 f4       	brne	.+12     	; 0x4a8 <__itoa_ncheck+0x12>
 49c:	99 23       	and	r25, r25
 49e:	22 f4       	brpl	.+8      	; 0x4a8 <__itoa_ncheck+0x12>
 4a0:	bd e2       	ldi	r27, 0x2D	; 45
 4a2:	90 95       	com	r25
 4a4:	81 95       	neg	r24
 4a6:	9f 4f       	sbci	r25, 0xFF	; 255
 4a8:	0c 94 57 02 	jmp	0x4ae	; 0x4ae <__utoa_common>

000004ac <__utoa_ncheck>:
 4ac:	bb 27       	eor	r27, r27

000004ae <__utoa_common>:
 4ae:	fb 01       	movw	r30, r22
 4b0:	55 27       	eor	r21, r21
 4b2:	aa 27       	eor	r26, r26
 4b4:	88 0f       	add	r24, r24
 4b6:	99 1f       	adc	r25, r25
 4b8:	aa 1f       	adc	r26, r26
 4ba:	a4 17       	cp	r26, r20
 4bc:	10 f0       	brcs	.+4      	; 0x4c2 <__utoa_common+0x14>
 4be:	a4 1b       	sub	r26, r20
 4c0:	83 95       	inc	r24
 4c2:	50 51       	subi	r21, 0x10	; 16
 4c4:	b9 f7       	brne	.-18     	; 0x4b4 <__utoa_common+0x6>
 4c6:	a0 5d       	subi	r26, 0xD0	; 208
 4c8:	aa 33       	cpi	r26, 0x3A	; 58
 4ca:	08 f0       	brcs	.+2      	; 0x4ce <__utoa_common+0x20>
 4cc:	a9 5d       	subi	r26, 0xD9	; 217
 4ce:	a1 93       	st	Z+, r26
 4d0:	00 97       	sbiw	r24, 0x00	; 0
 4d2:	79 f7       	brne	.-34     	; 0x4b2 <__utoa_common+0x4>
 4d4:	b1 11       	cpse	r27, r1
 4d6:	b1 93       	st	Z+, r27
 4d8:	11 92       	st	Z+, r1
 4da:	cb 01       	movw	r24, r22
 4dc:	0c 94 70 02 	jmp	0x4e0	; 0x4e0 <strrev>

000004e0 <strrev>:
 4e0:	dc 01       	movw	r26, r24
 4e2:	fc 01       	movw	r30, r24
 4e4:	67 2f       	mov	r22, r23
 4e6:	71 91       	ld	r23, Z+
 4e8:	77 23       	and	r23, r23
 4ea:	e1 f7       	brne	.-8      	; 0x4e4 <strrev+0x4>
 4ec:	32 97       	sbiw	r30, 0x02	; 2
 4ee:	04 c0       	rjmp	.+8      	; 0x4f8 <strrev+0x18>
 4f0:	7c 91       	ld	r23, X
 4f2:	6d 93       	st	X+, r22
 4f4:	70 83       	st	Z, r23
 4f6:	62 91       	ld	r22, -Z
 4f8:	ae 17       	cp	r26, r30
 4fa:	bf 07       	cpc	r27, r31
 4fc:	c8 f3       	brcs	.-14     	; 0x4f0 <strrev+0x10>
 4fe:	08 95       	ret

00000500 <_exit>:
 500:	f8 94       	cli

00000502 <__stop_program>:
 502:	ff cf       	rjmp	.-2      	; 0x502 <__stop_program>
