Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jun 16 11:28:11 2020
| Host         : cash-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.666        0.000                      0                   58        0.122        0.000                      0                   58        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.666        0.000                      0                   58        0.122        0.000                      0                   58        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bits_recved_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.991ns (25.785%)  route 2.852ns (74.215%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.548     5.099    rx/clkgen/clk_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  rx/clkgen/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.419     5.518 r  rx/clkgen/clk_counter_reg[4]/Q
                         net (fo=3, routed)           0.926     6.445    rx/clkgen/clk_counter_reg_n_0_[4]
    SLICE_X29Y63         LUT4 (Prop_lut4_I2_O)        0.299     6.744 f  rx/clkgen/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.808     7.552    rx/clkgen/FSM_sequential_state[2]_i_5_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.676 r  rx/clkgen/FSM_sequential_state[2]_i_3/O
                         net (fo=6, routed)           0.611     8.287    rx/clkgen/FSM_sequential_state[2]_i_3_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I1_O)        0.149     8.436 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.507     8.943    rx/clkgen_n_0
    SLICE_X32Y64         FDRE                                         r  rx/bits_recved_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.427    14.798    rx/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  rx/bits_recved_reg[0]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y64         FDRE (Setup_fdre_C_CE)      -0.413    14.609    rx/bits_recved_reg[0]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bits_recved_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.991ns (25.785%)  route 2.852ns (74.215%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.548     5.099    rx/clkgen/clk_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  rx/clkgen/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.419     5.518 r  rx/clkgen/clk_counter_reg[4]/Q
                         net (fo=3, routed)           0.926     6.445    rx/clkgen/clk_counter_reg_n_0_[4]
    SLICE_X29Y63         LUT4 (Prop_lut4_I2_O)        0.299     6.744 f  rx/clkgen/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.808     7.552    rx/clkgen/FSM_sequential_state[2]_i_5_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.676 r  rx/clkgen/FSM_sequential_state[2]_i_3/O
                         net (fo=6, routed)           0.611     8.287    rx/clkgen/FSM_sequential_state[2]_i_3_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I1_O)        0.149     8.436 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.507     8.943    rx/clkgen_n_0
    SLICE_X32Y64         FDRE                                         r  rx/bits_recved_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.427    14.798    rx/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  rx/bits_recved_reg[1]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y64         FDRE (Setup_fdre_C_CE)      -0.413    14.609    rx/bits_recved_reg[1]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bits_recved_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.991ns (25.785%)  route 2.852ns (74.215%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.548     5.099    rx/clkgen/clk_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  rx/clkgen/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.419     5.518 r  rx/clkgen/clk_counter_reg[4]/Q
                         net (fo=3, routed)           0.926     6.445    rx/clkgen/clk_counter_reg_n_0_[4]
    SLICE_X29Y63         LUT4 (Prop_lut4_I2_O)        0.299     6.744 f  rx/clkgen/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.808     7.552    rx/clkgen/FSM_sequential_state[2]_i_5_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.676 r  rx/clkgen/FSM_sequential_state[2]_i_3/O
                         net (fo=6, routed)           0.611     8.287    rx/clkgen/FSM_sequential_state[2]_i_3_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I1_O)        0.149     8.436 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.507     8.943    rx/clkgen_n_0
    SLICE_X32Y64         FDRE                                         r  rx/bits_recved_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.427    14.798    rx/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  rx/bits_recved_reg[2]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y64         FDRE (Setup_fdre_C_CE)      -0.413    14.609    rx/bits_recved_reg[2]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.991ns (25.785%)  route 2.852ns (74.215%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.548     5.099    rx/clkgen/clk_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  rx/clkgen/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.419     5.518 r  rx/clkgen/clk_counter_reg[4]/Q
                         net (fo=3, routed)           0.926     6.445    rx/clkgen/clk_counter_reg_n_0_[4]
    SLICE_X29Y63         LUT4 (Prop_lut4_I2_O)        0.299     6.744 f  rx/clkgen/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.808     7.552    rx/clkgen/FSM_sequential_state[2]_i_5_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.676 r  rx/clkgen/FSM_sequential_state[2]_i_3/O
                         net (fo=6, routed)           0.611     8.287    rx/clkgen/FSM_sequential_state[2]_i_3_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I1_O)        0.149     8.436 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.507     8.943    rx/clkgen_n_0
    SLICE_X32Y64         FDRE                                         r  rx/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.427    14.798    rx/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  rx/data_reg[4]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y64         FDRE (Setup_fdre_C_CE)      -0.413    14.609    rx/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.991ns (25.785%)  route 2.852ns (74.215%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.548     5.099    rx/clkgen/clk_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  rx/clkgen/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.419     5.518 r  rx/clkgen/clk_counter_reg[4]/Q
                         net (fo=3, routed)           0.926     6.445    rx/clkgen/clk_counter_reg_n_0_[4]
    SLICE_X29Y63         LUT4 (Prop_lut4_I2_O)        0.299     6.744 f  rx/clkgen/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.808     7.552    rx/clkgen/FSM_sequential_state[2]_i_5_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.676 r  rx/clkgen/FSM_sequential_state[2]_i_3/O
                         net (fo=6, routed)           0.611     8.287    rx/clkgen/FSM_sequential_state[2]_i_3_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I1_O)        0.149     8.436 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.507     8.943    rx/clkgen_n_0
    SLICE_X32Y64         FDRE                                         r  rx/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.427    14.798    rx/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  rx/data_reg[5]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y64         FDRE (Setup_fdre_C_CE)      -0.413    14.609    rx/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.991ns (25.785%)  route 2.852ns (74.215%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.548     5.099    rx/clkgen/clk_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  rx/clkgen/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.419     5.518 r  rx/clkgen/clk_counter_reg[4]/Q
                         net (fo=3, routed)           0.926     6.445    rx/clkgen/clk_counter_reg_n_0_[4]
    SLICE_X29Y63         LUT4 (Prop_lut4_I2_O)        0.299     6.744 f  rx/clkgen/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.808     7.552    rx/clkgen/FSM_sequential_state[2]_i_5_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.676 r  rx/clkgen/FSM_sequential_state[2]_i_3/O
                         net (fo=6, routed)           0.611     8.287    rx/clkgen/FSM_sequential_state[2]_i_3_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I1_O)        0.149     8.436 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.507     8.943    rx/clkgen_n_0
    SLICE_X32Y64         FDRE                                         r  rx/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.427    14.798    rx/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  rx/data_reg[6]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y64         FDRE (Setup_fdre_C_CE)      -0.413    14.609    rx/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.991ns (25.868%)  route 2.840ns (74.132%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.548     5.099    rx/clkgen/clk_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  rx/clkgen/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.419     5.518 r  rx/clkgen/clk_counter_reg[4]/Q
                         net (fo=3, routed)           0.926     6.445    rx/clkgen/clk_counter_reg_n_0_[4]
    SLICE_X29Y63         LUT4 (Prop_lut4_I2_O)        0.299     6.744 f  rx/clkgen/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.808     7.552    rx/clkgen/FSM_sequential_state[2]_i_5_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.676 r  rx/clkgen/FSM_sequential_state[2]_i_3/O
                         net (fo=6, routed)           0.611     8.287    rx/clkgen/FSM_sequential_state[2]_i_3_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I1_O)        0.149     8.436 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.494     8.930    rx/clkgen_n_0
    SLICE_X33Y64         FDRE                                         r  rx/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.427    14.798    rx/clk_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  rx/data_reg[0]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y64         FDRE (Setup_fdre_C_CE)      -0.413    14.609    rx/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.991ns (25.868%)  route 2.840ns (74.132%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.548     5.099    rx/clkgen/clk_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  rx/clkgen/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.419     5.518 r  rx/clkgen/clk_counter_reg[4]/Q
                         net (fo=3, routed)           0.926     6.445    rx/clkgen/clk_counter_reg_n_0_[4]
    SLICE_X29Y63         LUT4 (Prop_lut4_I2_O)        0.299     6.744 f  rx/clkgen/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.808     7.552    rx/clkgen/FSM_sequential_state[2]_i_5_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.676 r  rx/clkgen/FSM_sequential_state[2]_i_3/O
                         net (fo=6, routed)           0.611     8.287    rx/clkgen/FSM_sequential_state[2]_i_3_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I1_O)        0.149     8.436 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.494     8.930    rx/clkgen_n_0
    SLICE_X33Y64         FDRE                                         r  rx/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.427    14.798    rx/clk_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  rx/data_reg[1]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y64         FDRE (Setup_fdre_C_CE)      -0.413    14.609    rx/data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.991ns (25.868%)  route 2.840ns (74.132%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.548     5.099    rx/clkgen/clk_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  rx/clkgen/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.419     5.518 r  rx/clkgen/clk_counter_reg[4]/Q
                         net (fo=3, routed)           0.926     6.445    rx/clkgen/clk_counter_reg_n_0_[4]
    SLICE_X29Y63         LUT4 (Prop_lut4_I2_O)        0.299     6.744 f  rx/clkgen/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.808     7.552    rx/clkgen/FSM_sequential_state[2]_i_5_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.676 r  rx/clkgen/FSM_sequential_state[2]_i_3/O
                         net (fo=6, routed)           0.611     8.287    rx/clkgen/FSM_sequential_state[2]_i_3_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I1_O)        0.149     8.436 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.494     8.930    rx/clkgen_n_0
    SLICE_X33Y64         FDRE                                         r  rx/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.427    14.798    rx/clk_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  rx/data_reg[2]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y64         FDRE (Setup_fdre_C_CE)      -0.413    14.609    rx/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 rx/clkgen/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.991ns (25.868%)  route 2.840ns (74.132%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.548     5.099    rx/clkgen/clk_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  rx/clkgen/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.419     5.518 r  rx/clkgen/clk_counter_reg[4]/Q
                         net (fo=3, routed)           0.926     6.445    rx/clkgen/clk_counter_reg_n_0_[4]
    SLICE_X29Y63         LUT4 (Prop_lut4_I2_O)        0.299     6.744 f  rx/clkgen/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.808     7.552    rx/clkgen/FSM_sequential_state[2]_i_5_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.676 r  rx/clkgen/FSM_sequential_state[2]_i_3/O
                         net (fo=6, routed)           0.611     8.287    rx/clkgen/FSM_sequential_state[2]_i_3_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I1_O)        0.149     8.436 r  rx/clkgen/bits_recved[2]_i_1/O
                         net (fo=11, routed)          0.494     8.930    rx/clkgen_n_0
    SLICE_X33Y64         FDRE                                         r  rx/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.427    14.798    rx/clk_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  rx/data_reg[3]/C
                         clock pessimism              0.259    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y64         FDRE (Setup_fdre_C_CE)      -0.413    14.609    rx/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  5.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.556     1.469    clk_IBUF_BUFG
    SLICE_X33Y62         FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.056     1.666    FSM_onehot_state_reg_n_0_[0]
    SLICE_X33Y62         FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.823     1.982    clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.075     1.544    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.556     1.469    clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.091     1.702    p_0_out[1]
    SLICE_X33Y62         FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.823     1.982    clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.071     1.540    FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.556     1.469    clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.082     1.680    rx/Q[1]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.099     1.779 r  rx/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.779    rx_n_1
    SLICE_X33Y62         FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.823     1.982    clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.092     1.561    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.556     1.469    clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.083     1.681    rx/Q[1]
    SLICE_X33Y62         LUT3 (Prop_lut3_I2_O)        0.099     1.780 r  rx/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.780    rx_n_2
    SLICE_X33Y62         FDSE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.823     1.982    clk_IBUF_BUFG
    SLICE_X33Y62         FDSE                                         r  FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X33Y62         FDSE (Hold_fdse_C_D)         0.091     1.560    FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 trigger_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.573%)  route 0.175ns (48.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.555     1.468    clk_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  trigger_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  trigger_count_reg[1]/Q
                         net (fo=3, routed)           0.175     1.784    trigger_count__0[1]
    SLICE_X32Y62         LUT4 (Prop_lut4_I2_O)        0.045     1.829 r  trigger_i_1/O
                         net (fo=1, routed)           0.000     1.829    trigger_i_1_n_0
    SLICE_X32Y62         FDRE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.823     1.982    clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  trigger_reg/C
                         clock pessimism             -0.497     1.484    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.091     1.575    trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rx/bits_recved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bits_recved_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.555     1.468    rx/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  rx/bits_recved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  rx/bits_recved_reg[0]/Q
                         net (fo=4, routed)           0.185     1.794    rx/bits_recved_reg_n_0_[0]
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.043     1.837 r  rx/bits_recved[2]_i_2/O
                         net (fo=1, routed)           0.000     1.837    rx/bits_recved[2]
    SLICE_X32Y64         FDRE                                         r  rx/bits_recved_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.822     1.981    rx/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  rx/bits_recved_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X32Y64         FDRE (Hold_fdre_C_D)         0.107     1.575    rx/bits_recved_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rx/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.098%)  route 0.196ns (50.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.555     1.468    rx/clk_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  rx/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  rx/data_reg[7]/Q
                         net (fo=3, routed)           0.196     1.805    rx/uart_byte[7]
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.048     1.853 r  rx/data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.853    rx/data1_in[6]
    SLICE_X32Y64         FDRE                                         r  rx/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.822     1.981    rx/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  rx/data_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X32Y64         FDRE (Hold_fdre_C_D)         0.107     1.588    rx/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.645%)  route 0.200ns (51.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.555     1.468    rx/clk_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  rx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  rx/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.200     1.809    rx/state__0[1]
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.048     1.857 r  rx/data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    rx/data1_in[1]
    SLICE_X33Y64         FDRE                                         r  rx/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.822     1.981    rx/clk_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  rx/data_reg[1]/C
                         clock pessimism             -0.497     1.483    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.107     1.590    rx/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 rx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.555     1.468    rx/clk_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  rx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  rx/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.193     1.803    rx/clkgen/state__0[0]
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.043     1.846 r  rx/clkgen/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    rx/clkgen_n_4
    SLICE_X31Y64         FDRE                                         r  rx/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.822     1.981    rx/clk_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  rx/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X31Y64         FDRE (Hold_fdre_C_D)         0.107     1.575    rx/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 rx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/baud_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.555     1.468    rx/clk_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  rx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  rx/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.180     1.789    rx/clkgen/state__0[0]
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  rx/clkgen/baud_en_i_1/O
                         net (fo=1, routed)           0.000     1.834    rx/clkgen_n_2
    SLICE_X31Y64         FDRE                                         r  rx/baud_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.822     1.981    rx/clk_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  rx/baud_en_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X31Y64         FDRE (Hold_fdre_C_D)         0.092     1.560    rx/baud_en_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X33Y62    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y62    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y62    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y62    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y60    led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y61    led_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y64    rx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y64    rx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y64    rx/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X33Y62    FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y62    FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y62    FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y62    FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y60    led_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y61    led_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    rx/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    rx/baud_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    rx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    rx/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    rx/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    rx/baud_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y64    rx/bits_recved_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y64    rx/bits_recved_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y64    rx/bits_recved_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y64    rx/clkgen/clk_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y65    rx/clkgen/clk_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y64    rx/clkgen/clk_counter_reg[13]/C



