<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWrkspcCustomData" version="4">
<CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997 type_name="CyDesigner.Common.Base.CyCustomData" version="2">
<userData>
<dataGuid v="1b906a0f-a7b6-4e4d-a428-82f98b53cb35">
<CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35 type_name="CyDesigner.Common.ProjMgmt.GUI.CyExplorerWindow+CyExplorerWindowState" version="3" SelectedTab="Source">
<TreeKeys>
<v>Source</v>
<v>Components</v>
<v>Output</v>
</TreeKeys>
<TreeStates>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Layout 2_14 Device Selector</v>
<v>Layout 2_14 Device Selector\Design01</v>
<v>Layout 2_14 Device Selector\Design01\TopDesign</v>
<v>Layout 2_14 Device Selector\Design01\Design01.cydwr</v>
<v>Layout 2_14 Device Selector\Design01\Header Files</v>
<v>Layout 2_14 Device Selector\Design01\Source Files</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\TopDesign</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Proto Board Test 1.cydwr</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Proto Board Test 1.cydwr\Pins</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Proto Board Test 1.cydwr\Analog</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Proto Board Test 1.cydwr\Clocks</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Proto Board Test 1.cydwr\Interrupts</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Proto Board Test 1.cydwr\System</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Proto Board Test 1.cydwr\Directives</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Proto Board Test 1.cydwr\Flash Security</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Header Files</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Header Files\cyapicallbacks.h</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Source Files</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Source Files\main.c</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Generated_Source</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Generated_Source\PSoC4</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Layout 2_14 Device Selector</v>
<v>Layout 2_14 Device Selector\Design01</v>
<v>Layout 2_14 Device Selector\Design01\TopDesign</v>
<v>Layout 2_14 Device Selector\Design01\Design01.cydwr</v>
<v>Layout 2_14 Device Selector\Design01\Design01.cydwr\Pins</v>
<v>Layout 2_14 Device Selector\Design01\Design01.cydwr\Analog</v>
<v>Layout 2_14 Device Selector\Design01\Design01.cydwr\Clocks</v>
<v>Layout 2_14 Device Selector\Design01\Design01.cydwr\Interrupts</v>
<v>Layout 2_14 Device Selector\Design01\Design01.cydwr\System</v>
<v>Layout 2_14 Device Selector\Design01\Design01.cydwr\Directives</v>
<v>Layout 2_14 Device Selector\Design01\Design01.cydwr\Flash Security</v>
<v>Layout 2_14 Device Selector\Design01\Header Files</v>
<v>Layout 2_14 Device Selector\Design01\Header Files\cyapicallbacks.h</v>
<v>Layout 2_14 Device Selector\Design01\Source Files</v>
<v>Layout 2_14 Device Selector\Design01\Source Files\main.c</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4\ADC_SAR_Seq_1</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4\ADC_SAR_Seq_1_intClock</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4\ADC_SAR_Seq_1_IRQ</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4\AMux_1</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4\cy_boot</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4\cy_lfclk</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4\EZI2C_1</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4\EZI2C_1_SCB_IRQ</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4\EZI2C_1_SCBCLK</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4\EZI2C_1_scl</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4\EZI2C_1_sda</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4\Pin_1</v>
<v>Layout 2_14 Device Selector\Design01\Generated_Source\PSoC4\Pin_10</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Layout 2_14 Device Selector</v>
<v>Layout 2_14 Device Selector\Design01</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\TopDesign</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\TopDesign\TopDesign.cysch</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Layout 2_14 Device Selector</v>
<v>Layout 2_14 Device Selector\Design01</v>
<v>Layout 2_14 Device Selector\Design01\TopDesign</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\TopDesign</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\TopDesign\TopDesign.cysch</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="Layout 2_14 Device Selector">
<ExpandedNodeIds>
<v>Layout 2_14 Device Selector</v>
<v>Layout 2_14 Device Selector\Design01</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_INT.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_intClock.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_IRQ.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\AMux_1.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_BOOT.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_EZI2C.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_EZI2C_BOOT.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_EZI2C_INT.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_SCB_IRQ.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_SCBCLK.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_scl.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_scl_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_sda.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_sda_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_1.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_1_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_10.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_10_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_11.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_11_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_12.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_12_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_13.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_13_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_14.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_14_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_15.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_15_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_16.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_16_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_19.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_19_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_2.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_2_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_20.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_20_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_21.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_21_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_22.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_22_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_27.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_27_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_28.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_28_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_29.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_29_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_3.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_3_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_30.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_30_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_31.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_31_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_32.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_32_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_33.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_33_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_34.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_34_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_4.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_4_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_5.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_5_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_6.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_6_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_7.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_7_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_8.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_8_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_9.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Pin_9_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Design01.elf</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Design01.hex</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Design01.map</v>
<v>Layout 2_14 Device Selector\Design01\Design01.gpdsc</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\Button.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\Button_PM.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_BOOT.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_EZI2C.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_EZI2C_BOOT.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_EZI2C_INT.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_PM.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_SCB_IRQ.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_SCBCLK.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_scl.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_scl_PM.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_sda.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_sda_PM.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\LED.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\LED_PM.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Proto Board Test 1.elf</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Proto Board Test 1.hex</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\CortexM0\ARM_GCC_541\Debug\Proto Board Test 1.map</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Proto Board Test 1.gpdsc</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Proto Board Test 1.rpt</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\Proto Board Test 1_timing.html</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Layout 2_14 Device Selector</v>
<v>Layout 2_14 Device Selector\Design01</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_INT.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_intClock.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_IRQ.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\AMux_1.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_BOOT.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_EZI2C.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_EZI2C_BOOT.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_EZI2C_INT.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_PM.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_SCB_IRQ.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_SCBCLK.lst</v>
<v>Layout 2_14 Device Selector\Design01\CortexM0\ARM_GCC_541\Debug\Listing Files\EZI2C_1_scl.lst</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStates>
<TreeKeysV2>
<v>Datasheet</v>
</TreeKeysV2>
<TreeStatesV2>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Layout 2_14 Device Selector</v>
<v>Layout 2_14 Device Selector\Design01\PSoC 4 Architecture TRM</v>
<v>Layout 2_14 Device Selector\Design01\PSoC 4200 Family Datasheet</v>
<v>Layout 2_14 Device Selector\Design01\System Reference Guides</v>
<v>Layout 2_14 Device Selector\Design01\System Reference Guides\cy_boot_v5_60</v>
<v>Layout 2_14 Device Selector\Design01\System Reference Guides\cy_lfclk_v1_20</v>
<v>Layout 2_14 Device Selector\Design01\ADC_SAR_SEQ_P4_v2_50.pdf</v>
<v>Layout 2_14 Device Selector\Design01\AMux_v1_80.pdf</v>
<v>Layout 2_14 Device Selector\Design01\cy_pins_v2_20</v>
<v>Layout 2_14 Device Selector\Design01\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Layout 2_14 Device Selector\Design01\SCB_P4_v3_20.pdf</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\PSoC 4 Architecture TRM</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\PSoC 4200 Family Datasheet</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\System Reference Guides</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\System Reference Guides\cy_boot_v5_60</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\System Reference Guides\cy_lfclk_v1_20</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\cy_pins_v2_20</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\SCB_P4_v3_20.pdf</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Layout 2_14 Device Selector</v>
<v>Layout 2_14 Device Selector\Design01</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\PSoC 4 Architecture TRM</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\PSoC 4200 Family Datasheet</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\System Reference Guides</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\System Reference Guides\cy_boot_v5_60</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\System Reference Guides\cy_lfclk_v1_20</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\cy_pins_v2_20</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Layout 2_14 Device Selector\Proto Board Test 1\SCB_P4_v3_20.pdf</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStatesV2>
</CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35>
</dataGuid>
<dataGuid v="5f2be1a5-0687-4501-bb8c-cf21cb8211bf">
<CyGuid_5f2be1a5-0687-4501-bb8c-cf21cb8211bf type_name="CyDesigner.Common.ProjMgmt.GUI.CyBookmarkData" version="1">
<indicators />
</CyGuid_5f2be1a5-0687-4501-bb8c-cf21cb8211bf>
</dataGuid>
</userData>
</CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997>
<Unloaded />
<OpenDocs>
<name v=".\Design01.cydsn\main.c" />
<name v=".\Design01.cydsn\TopDesign\TopDesign.cysch" />
<name v=".\Design01.cydsn\Design01.cydwr" />
</OpenDocs>
<OpenDocsLayout><![CDATA[<?xml version="1.0"?><!--

  Actipro Docking/MDI for WinForms
  Copyright (c) 2001-2016 Actipro Software LLC.  All rights reserved.
  http://www.actiprosoftware.com

--><DocumentLayout Version="1.0"><LayoutData><TabbedMdiRootContainer Orientation="Horizontal"><TabbedMdiContainer Size="885, 491" SelectedTabbedMdiWindow="e5390401-563b-4f4b-9d22-641a437d3cdb"><DocumentWindow Key="C:\Users\noyce\home\Research\illumina\PSoC\Layout 2_14\Version 2\Slave\Design01.cydsn\main.c" Guid="1ddaef9a-fda0-4794-a9ce-2b9f17d742d9" /><ToolWindow Key="Start Page:bd4649ab-da6b-4d04-a663-c722b8bf99db:Start Page" Guid="93f261b3-021a-4146-84af-adf1b13863c1" /><DocumentWindow Key="C:\Users\noyce\home\Research\illumina\PSoC\Layout 2_14\Version 2\Slave\Design01.cydsn\TopDesign\TopDesign.cysch" Guid="e5390401-563b-4f4b-9d22-641a437d3cdb" /><DocumentWindow Key="C:\Users\noyce\home\Research\illumina\PSoC\Layout 2_14\Version 2\Slave\Design01.cydsn\Design01.cydwr" Guid="a13de2fd-dab7-466f-b881-c3445f58debc" /></TabbedMdiContainer></TabbedMdiRootContainer><FloatingContainers /></LayoutData></DocumentLayout>]]></OpenDocsLayout>
<config v="" />
<AutoUpdate v="true" />
</CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21>
</CyXmlSerializer>