#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Apr 10 09:17:08 2023
# Process ID: 9352
# Current directory: H:/645/HW08_MIPS_CU/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12684 H:\645\HW08_MIPS_CU\vivado_project\vivado_project.xpr
# Log file: H:/645/HW08_MIPS_CU/vivado_project/vivado.log
# Journal file: H:/645/HW08_MIPS_CU/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/645/HW08_MIPS_CU/vivado_project/vivado_project.xpr
INFO: [Project 1-313] Project file moved from 'H:/645/HW08_MIPS_CU/HW08_MIPS_CU/vivado_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 806.523 ; gain = 179.289
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/645/HW08_MIPS_CU/design_sources/my_packages/my_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/645/HW08_MIPS_CU/design_sources/cu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/645/HW08_MIPS_CU/design_sources/my_packages/ieee_2008/math_real.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/645/HW08_MIPS_CU/design_sources/my_packages/ieee_2008/math_real-body.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/645/HW08_MIPS_CU/design_sources/my_packages/my_package-body.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/645/HW08_MIPS_CU/simulation_sources/cu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 285273d71af4409eb3d87a9f82c62c0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cu_tb_behav xil_defaultlib.cu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 285273d71af4409eb3d87a9f82c62c0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cu_tb_behav xil_defaultlib.cu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [H:/645/HW08_MIPS_CU/design_sources/cu.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cu_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'H:/645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 829.344 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 09:19:59 2023...
