{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626350665639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626350665641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 09:04:05 2021 " "Processing started: Thu Jul 15 09:04:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626350665641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350665641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wisdom_circuit -c wisdom_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off wisdom_circuit -c wisdom_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350665641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626350666372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626350666373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/d_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/d_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_reg-arch " "Found design unit 1: d_reg-arch" {  } { { "VHDL/d_reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/d_reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683068 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_reg " "Found entity 1: d_reg" {  } { { "VHDL/d_reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/d_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/flsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/flsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flsr-arch " "Found design unit 1: flsr-arch" {  } { { "VHDL/flsr.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/flsr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683069 ""} { "Info" "ISGN_ENTITY_NAME" "1 flsr " "Found entity 1: flsr" {  } { { "VHDL/flsr.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/flsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2-dataflow " "Found design unit 1: xor2-dataflow" {  } { { "VHDL/xor2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/xor2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683073 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2 " "Found entity 1: xor2" {  } { { "VHDL/xor2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/xor2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/wisdom_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file VHDL/wisdom_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_package " "Found design unit 1: wisdom_package" {  } { { "VHDL/wisdom_package.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/wisdom_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/wisdom_circuit_with_referee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/wisdom_circuit_with_referee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_circuit_with_referee-arch " "Found design unit 1: wisdom_circuit_with_referee-arch" {  } { { "VHDL/wisdom_circuit_with_referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/wisdom_circuit_with_referee.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683087 ""} { "Info" "ISGN_ENTITY_NAME" "1 wisdom_circuit_with_referee " "Found entity 1: wisdom_circuit_with_referee" {  } { { "VHDL/wisdom_circuit_with_referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/wisdom_circuit_with_referee.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/wisdom_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/wisdom_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_circuit-arch " "Found design unit 1: wisdom_circuit-arch" {  } { { "VHDL/wisdom_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/wisdom_circuit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683097 ""} { "Info" "ISGN_ENTITY_NAME" "1 wisdom_circuit " "Found entity 1: wisdom_circuit" {  } { { "VHDL/wisdom_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/wisdom_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/step_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/step_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step_counter-arch " "Found design unit 1: step_counter-arch" {  } { { "VHDL/step_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/step_counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683098 ""} { "Info" "ISGN_ENTITY_NAME" "1 step_counter " "Found entity 1: step_counter" {  } { { "VHDL/step_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/step_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg_bank -template.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg_bank -template.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-arch " "Found design unit 1: reg_bank-arch" {  } { { "VHDL/reg_bank -template.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/reg_bank -template.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683098 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "VHDL/reg_bank -template.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/reg_bank -template.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "VHDL/reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683100 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "VHDL/reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/referee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/referee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 referee-fsm_arch " "Found design unit 1: referee-fsm_arch" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683108 ""} { "Info" "ISGN_ENTITY_NAME" "1 referee " "Found entity 1: referee" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/rc_adder_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/rc_adder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rc_adder-structural " "Found design unit 1: rc_adder-structural" {  } { { "VHDL/rc_adder_1.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/rc_adder_1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683110 ""} { "Info" "ISGN_ENTITY_NAME" "1 rc_adder " "Found entity 1: rc_adder" {  } { { "VHDL/rc_adder_1.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/rc_adder_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/or2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-dataflow " "Found design unit 1: or_2-dataflow" {  } { { "VHDL/or2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/or2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683111 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "VHDL/or2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/or2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/num_gen_rand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/num_gen_rand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen_rand-arch " "Found design unit 1: num_gen_rand-arch" {  } { { "VHDL/num_gen_rand.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/num_gen_rand.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683112 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen_rand " "Found entity 1: num_gen_rand" {  } { { "VHDL/num_gen_rand.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/num_gen_rand.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/num_gen_disc_rand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/num_gen_disc_rand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen_disc_rand-arch " "Found design unit 1: num_gen_disc_rand-arch" {  } { { "VHDL/num_gen_disc_rand.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/num_gen_disc_rand.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683113 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen_disc_rand " "Found entity 1: num_gen_disc_rand" {  } { { "VHDL/num_gen_disc_rand.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/num_gen_disc_rand.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/num_gen_disc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/num_gen_disc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen_disc-arch " "Found design unit 1: num_gen_disc-arch" {  } { { "VHDL/num_gen_disc.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/num_gen_disc.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683115 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen_disc " "Found entity 1: num_gen_disc" {  } { { "VHDL/num_gen_disc.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/num_gen_disc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/num_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/num_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen-arch " "Found design unit 1: num_gen-arch" {  } { { "VHDL/num_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/num_gen.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683116 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen " "Found entity 1: num_gen" {  } { { "VHDL/num_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/num_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/new_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/new_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-with_RCA " "Found design unit 1: alu-with_RCA" {  } { { "VHDL/new_alu.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/new_alu.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683117 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "VHDL/new_alu.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/new_alu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/mem_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/mem_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_2port-SYN " "Found design unit 1: mem_2port-SYN" {  } { { "VHDL/mem_2port.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/mem_2port.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683141 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_2port " "Found entity 1: mem_2port" {  } { { "VHDL/mem_2port.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/mem_2port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/map_monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/map_monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map_monitor-arch " "Found design unit 1: map_monitor-arch" {  } { { "VHDL/map_monitor.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/map_monitor.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683153 ""} { "Info" "ISGN_ENTITY_NAME" "1 map_monitor " "Found entity 1: map_monitor" {  } { { "VHDL/map_monitor.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/map_monitor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/holder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/holder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 holder-fsm_arch " "Found design unit 1: holder-fsm_arch" {  } { { "VHDL/holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/holder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683154 ""} { "Info" "ISGN_ENTITY_NAME" "1 holder " "Found entity 1: holder" {  } { { "VHDL/holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/holder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/galois.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/galois.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Galois-arch " "Found design unit 1: Galois-arch" {  } { { "VHDL/galois.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/galois.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683156 ""} { "Info" "ISGN_ENTITY_NAME" "1 Galois " "Found entity 1: Galois" {  } { { "VHDL/galois.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/galois.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/full_adder_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/full_adder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1-dataflow " "Found design unit 1: full_adder_1-dataflow" {  } { { "VHDL/full_adder_1.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/full_adder_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683157 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1 " "Found entity 1: full_adder_1" {  } { { "VHDL/full_adder_1.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/full_adder_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/FSM_REF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/FSM_REF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_REF-arch " "Found design unit 1: FSM_REF-arch" {  } { { "VHDL/FSM_REF.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/FSM_REF.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683158 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_REF " "Found entity 1: FSM_REF" {  } { { "VHDL/FSM_REF.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/FSM_REF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/fsm_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/fsm_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_main-arch " "Found design unit 1: fsm_main-arch" {  } { { "VHDL/fsm_main.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/fsm_main.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683164 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_main " "Found entity 1: fsm_main" {  } { { "VHDL/fsm_main.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/fsm_main.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/fsm_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/fsm_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_init-arch " "Found design unit 1: fsm_init-arch" {  } { { "VHDL/fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/fsm_init.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683165 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_init " "Found entity 1: fsm_init" {  } { { "VHDL/fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/fsm_init.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/fsm_guru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/fsm_guru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_guru-arch " "Found design unit 1: fsm_guru-arch" {  } { { "VHDL/fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/fsm_guru.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683167 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_guru " "Found entity 1: fsm_guru" {  } { { "VHDL/fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/fsm_guru.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Duohold_fit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Duohold_fit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Duohold_fit-arch " "Found design unit 1: Duohold_fit-arch" {  } { { "VHDL/Duohold_fit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/Duohold_fit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683168 ""} { "Info" "ISGN_ENTITY_NAME" "1 Duohold_fit " "Found entity 1: Duohold_fit" {  } { { "VHDL/Duohold_fit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/Duohold_fit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/disciple_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/disciple_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_disc-arch " "Found design unit 1: fsm_disc-arch" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683171 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_disc " "Found entity 1: fsm_disc" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/disciple_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/disciple_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disciple_circuit-arch " "Found design unit 1: disciple_circuit-arch" {  } { { "VHDL/disciple_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_circuit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683172 ""} { "Info" "ISGN_ENTITY_NAME" "1 disciple_circuit " "Found entity 1: disciple_circuit" {  } { { "VHDL/disciple_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_circuit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/disc_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/disc_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disc_datapath-arch " "Found design unit 1: disc_datapath-arch" {  } { { "VHDL/disc_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disc_datapath.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683175 ""} { "Info" "ISGN_ENTITY_NAME" "1 disc_datapath " "Found entity 1: disc_datapath" {  } { { "VHDL/disc_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disc_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/counter_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/counter_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_trigger-arch " "Found design unit 1: counter_trigger-arch" {  } { { "VHDL/counter_trigger.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/counter_trigger.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683175 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_trigger " "Found entity 1: counter_trigger" {  } { { "VHDL/counter_trigger.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/counter_trigger.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-arch " "Found design unit 1: comparator-arch" {  } { { "VHDL/comparator.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/comparator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683176 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "VHDL/comparator.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/comparator.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/coll_ovf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/coll_ovf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coll_ovf-arch " "Found design unit 1: coll_ovf-arch" {  } { { "VHDL/coll_ovf.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/coll_ovf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683176 ""} { "Info" "ISGN_ENTITY_NAME" "1 coll_ovf " "Found entity 1: coll_ovf" {  } { { "VHDL/coll_ovf.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/coll_ovf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/code_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/code_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_gen-arch " "Found design unit 1: code_gen-arch" {  } { { "VHDL/code_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/code_gen.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683177 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_gen " "Found entity 1: code_gen" {  } { { "VHDL/code_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/code_gen.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/circuit_wisdom_aula_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/circuit_wisdom_aula_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuit_wisdom_aula_11-arch " "Found design unit 1: circuit_wisdom_aula_11-arch" {  } { { "VHDL/circuit_wisdom_aula_11.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/circuit_wisdom_aula_11.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683186 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuit_wisdom_aula_11 " "Found entity 1: circuit_wisdom_aula_11" {  } { { "VHDL/circuit_wisdom_aula_11.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/circuit_wisdom_aula_11.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/button_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/button_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_handler-arch " "Found design unit 1: button_handler-arch" {  } { { "VHDL/button_handler.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/button_handler.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683187 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "VHDL/button_handler.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/button_handler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/base_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/base_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_datapath-arch " "Found design unit 1: base_datapath-arch" {  } { { "VHDL/base_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_datapath.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683199 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_datapath " "Found entity 1: base_datapath" {  } { { "VHDL/base_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/base_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/base_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_control-arch " "Found design unit 1: base_control-arch" {  } { { "VHDL/base_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683208 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_control " "Found entity 1: base_control" {  } { { "VHDL/base_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_control.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/base_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/base_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_circuit-arch " "Found design unit 1: base_circuit-arch" {  } { { "VHDL/base_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_circuit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683209 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_circuit " "Found entity 1: base_circuit" {  } { { "VHDL/base_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_circuit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/address_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/address_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_counter-Behavioral " "Found design unit 1: address_counter-Behavioral" {  } { { "VHDL/address_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/address_counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683210 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_counter " "Found entity 1: address_counter" {  } { { "VHDL/address_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/address_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350683210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wisdom_circuit " "Elaborating entity \"wisdom_circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626350683351 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "disc_2_ref_s.end_of_disc wisdom_circuit.vhd(91) " "Using initial value X (don't care) for net \"disc_2_ref_s.end_of_disc\" at wisdom_circuit.vhd(91)" {  } { { "VHDL/wisdom_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/wisdom_circuit.vhd" 91 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350683354 "|wisdom_circuit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wisdom_circuit_with_referee wisdom_circuit_with_referee:cir1 " "Elaborating entity \"wisdom_circuit_with_referee\" for hierarchy \"wisdom_circuit_with_referee:cir1\"" {  } { { "VHDL/wisdom_circuit.vhd" "cir1" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/wisdom_circuit.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350683430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit_wisdom_aula_11 wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru " "Elaborating entity \"circuit_wisdom_aula_11\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\"" {  } { { "VHDL/wisdom_circuit_with_referee.vhd" "guru" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/wisdom_circuit_with_referee.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350683440 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_value_s circuit_wisdom_aula_11.vhd(110) " "Verilog HDL or VHDL warning at circuit_wisdom_aula_11.vhd(110): object \"cnt_value_s\" assigned a value but never read" {  } { { "VHDL/circuit_wisdom_aula_11.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/circuit_wisdom_aula_11.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626350683441 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|circuit_wisdom_aula_11:guru"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disc_data_s circuit_wisdom_aula_11.vhd(115) " "Verilog HDL or VHDL warning at circuit_wisdom_aula_11.vhd(115): object \"disc_data_s\" assigned a value but never read" {  } { { "VHDL/circuit_wisdom_aula_11.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/circuit_wisdom_aula_11.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626350683441 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|circuit_wisdom_aula_11:guru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|button_handler:button " "Elaborating entity \"button_handler\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|button_handler:button\"" {  } { { "VHDL/circuit_wisdom_aula_11.vhd" "button" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/circuit_wisdom_aula_11.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350683451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_2port wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|mem_2port:mem " "Elaborating entity \"mem_2port\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|mem_2port:mem\"" {  } { { "VHDL/circuit_wisdom_aula_11.vhd" "mem" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/circuit_wisdom_aula_11.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350683476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|mem_2port:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|mem_2port:mem\|altsyncram:altsyncram_component\"" {  } { { "VHDL/mem_2port.vhd" "altsyncram_component" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/mem_2port.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350683919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|mem_2port:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|mem_2port:mem\|altsyncram:altsyncram_component\"" {  } { { "VHDL/mem_2port.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/mem_2port.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350683937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|mem_2port:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|mem_2port:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626350683937 ""}  } { { "VHDL/mem_2port.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/mem_2port.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626350683937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1d2 " "Found entity 1: altsyncram_a1d2" {  } { { "db/altsyncram_a1d2.tdf" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/db/altsyncram_a1d2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626350684020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1d2 wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|mem_2port:mem\|altsyncram:altsyncram_component\|altsyncram_a1d2:auto_generated " "Elaborating entity \"altsyncram_a1d2\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|mem_2port:mem\|altsyncram:altsyncram_component\|altsyncram_a1d2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_circuit wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base " "Elaborating entity \"base_circuit\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\"" {  } { { "VHDL/circuit_wisdom_aula_11.vhd" "base" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/circuit_wisdom_aula_11.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_control wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_control:control " "Elaborating entity \"base_control\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_control:control\"" {  } { { "VHDL/base_circuit.vhd" "control" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_circuit.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_main wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_control:control\|fsm_main:main " "Elaborating entity \"fsm_main\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_control:control\|fsm_main:main\"" {  } { { "VHDL/base_control.vhd" "main" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_control.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_trigger wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_control:control\|counter_trigger:cnt_prep " "Elaborating entity \"counter_trigger\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_control:control\|counter_trigger:cnt_prep\"" {  } { { "VHDL/base_control.vhd" "cnt_prep" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_control.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_init wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_control:control\|fsm_init:init " "Elaborating entity \"fsm_init\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_control:control\|fsm_init:init\"" {  } { { "VHDL/base_control.vhd" "init" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_control.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684243 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_GURU_en fsm_init.vhd(26) " "Using initial value X (don't care) for net \"flags_2_dp.rb_GURU_en\" at fsm_init.vhd(26)" {  } { { "VHDL/fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/fsm_init.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684245 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|circuit_wisdom_aula_11:guru|base_circuit:base|base_control:control|fsm_init:init"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_PRE_GURU_en fsm_init.vhd(26) " "Using initial value X (don't care) for net \"flags_2_dp.rb_PRE_GURU_en\" at fsm_init.vhd(26)" {  } { { "VHDL/fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/fsm_init.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684245 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|circuit_wisdom_aula_11:guru|base_circuit:base|base_control:control|fsm_init:init"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.mem_a_addr fsm_init.vhd(27) " "Using initial value X (don't care) for net \"flags_2_mem.mem_a_addr\" at fsm_init.vhd(27)" {  } { { "VHDL/fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/fsm_init.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684245 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|circuit_wisdom_aula_11:guru|base_circuit:base|base_control:control|fsm_init:init"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.data_a fsm_init.vhd(27) " "Using initial value X (don't care) for net \"flags_2_mem.data_a\" at fsm_init.vhd(27)" {  } { { "VHDL/fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/fsm_init.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684245 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|circuit_wisdom_aula_11:guru|base_circuit:base|base_control:control|fsm_init:init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_guru wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_control:control\|fsm_guru:guru " "Elaborating entity \"fsm_guru\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_control:control\|fsm_guru:guru\"" {  } { { "VHDL/base_control.vhd" "guru" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_control.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684252 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_INIT_en fsm_guru.vhd(28) " "Using initial value X (don't care) for net \"flags_2_dp.rb_INIT_en\" at fsm_guru.vhd(28)" {  } { { "VHDL/fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/fsm_guru.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684255 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|circuit_wisdom_aula_11:guru|base_circuit:base|base_control:control|fsm_guru:guru"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.mem_a_addr fsm_guru.vhd(29) " "Using initial value X (don't care) for net \"flags_2_mem.mem_a_addr\" at fsm_guru.vhd(29)" {  } { { "VHDL/fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/fsm_guru.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684255 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|circuit_wisdom_aula_11:guru|base_circuit:base|base_control:control|fsm_guru:guru"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.data_a fsm_guru.vhd(29) " "Using initial value X (don't care) for net \"flags_2_mem.data_a\" at fsm_guru.vhd(29)" {  } { { "VHDL/fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/fsm_guru.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684255 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|circuit_wisdom_aula_11:guru|base_circuit:base|base_control:control|fsm_guru:guru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_datapath wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data " "Elaborating entity \"base_datapath\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\"" {  } { { "VHDL/base_circuit.vhd" "data" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_circuit.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684265 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_data.mem_wr_en base_datapath.vhd(18) " "Using initial value X (don't care) for net \"mem_data.mem_wr_en\" at base_datapath.vhd(18)" {  } { { "VHDL/base_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_datapath.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684269 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|circuit_wisdom_aula_11:guru|base_circuit:base|base_datapath:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_gen wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|num_gen:n_g " "Elaborating entity \"num_gen\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|num_gen:n_g\"" {  } { { "VHDL/base_datapath.vhd" "n_g" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_datapath.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flsr wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|num_gen:n_g\|flsr:LFSR " "Elaborating entity \"flsr\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|num_gen:n_g\|flsr:LFSR\"" {  } { { "VHDL/num_gen.vhd" "LFSR" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/num_gen.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_reg wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|num_gen:n_g\|flsr:LFSR\|d_reg:\\g1:0:FF " "Elaborating entity \"d_reg\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|num_gen:n_g\|flsr:LFSR\|d_reg:\\g1:0:FF\"" {  } { { "VHDL/flsr.vhd" "\\g1:0:FF" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/flsr.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2 wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|num_gen:n_g\|flsr:LFSR\|xor2:\\g1:3:g3:xor3 " "Elaborating entity \"xor2\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|num_gen:n_g\|flsr:LFSR\|xor2:\\g1:3:g3:xor3\"" {  } { { "VHDL/flsr.vhd" "\\g1:3:g3:xor3" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/flsr.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_gen_rand wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|num_gen:n_g\|num_gen_rand:num_gen1 " "Elaborating entity \"num_gen_rand\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|num_gen:n_g\|num_gen_rand:num_gen1\"" {  } { { "VHDL/num_gen.vhd" "num_gen1" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/num_gen.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|reg_bank:rb " "Elaborating entity \"reg_bank\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|reg_bank:rb\"" {  } { { "VHDL/base_datapath.vhd" "rb" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|reg_bank:rb\|reg:reg_INIT " "Elaborating entity \"reg\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|reg_bank:rb\|reg:reg_INIT\"" {  } { { "VHDL/reg_bank -template.vhd" "reg_INIT" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/reg_bank -template.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|alu:alu_1\"" {  } { { "VHDL/base_datapath.vhd" "alu_1" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_datapath.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out_s new_alu.vhd(66) " "Verilog HDL or VHDL warning at new_alu.vhd(66): object \"carry_out_s\" assigned a value but never read" {  } { { "VHDL/new_alu.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/new_alu.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626350684341 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|circuit_wisdom_aula_11:guru|base_circuit:base|base_datapath:data|alu:alu_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc_adder wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|alu:alu_1\|rc_adder:add " "Elaborating entity \"rc_adder\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|alu:alu_1\|rc_adder:add\"" {  } { { "VHDL/new_alu.vhd" "add" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/new_alu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1 wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|alu:alu_1\|rc_adder:add\|full_adder_1:adder_1 " "Elaborating entity \"full_adder_1\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|alu:alu_1\|rc_adder:add\|full_adder_1:adder_1\"" {  } { { "VHDL/rc_adder_1.vhd" "adder_1" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/rc_adder_1.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_gen wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|code_gen:c_g " "Elaborating entity \"code_gen\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|code_gen:c_g\"" {  } { { "VHDL/base_datapath.vhd" "c_g" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_datapath.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coll_ovf wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|coll_ovf:dut " "Elaborating entity \"coll_ovf\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|base_circuit:base\|base_datapath:data\|coll_ovf:dut\"" {  } { { "VHDL/base_datapath.vhd" "dut" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/base_datapath.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_counter wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|step_counter:step " "Elaborating entity \"step_counter\" for hierarchy \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|step_counter:step\"" {  } { { "VHDL/circuit_wisdom_aula_11.vhd" "step" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/circuit_wisdom_aula_11.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684369 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_disc_rdy_s step_counter.vhd(45) " "Inferred latch for \"cnt_disc_rdy_s\" at step_counter.vhd(45)" {  } { { "VHDL/step_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/step_counter.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684372 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|circuit_wisdom_aula_11:guru|step_counter:step"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referee wisdom_circuit_with_referee:cir1\|referee:ref " "Elaborating entity \"referee\" for hierarchy \"wisdom_circuit_with_referee:cir1\|referee:ref\"" {  } { { "VHDL/wisdom_circuit_with_referee.vhd" "ref" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/wisdom_circuit_with_referee.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684377 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "waitNGCountNext referee.vhd(86) " "VHDL Process Statement warning at referee.vhd(86): inferring latch(es) for signal or variable \"waitNGCountNext\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626350684379 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "waitNDCountNext referee.vhd(162) " "VHDL Process Statement warning at referee.vhd(162): inferring latch(es) for signal or variable \"waitNDCountNext\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626350684380 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[0\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[0\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684393 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[1\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[1\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684393 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[2\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[2\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684393 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[3\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[3\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684394 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[4\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[4\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684394 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[5\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[5\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684394 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[6\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[6\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684394 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[7\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[7\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684394 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[8\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[8\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684394 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[9\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[9\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684394 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[10\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[10\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684394 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[11\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[11\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684394 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[12\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[12\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684394 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[13\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[13\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684394 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[14\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[14\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684394 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[15\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[15\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684394 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[16\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[16\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684395 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[17\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[17\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684395 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[18\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[18\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684395 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[19\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[19\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684395 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[20\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[20\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684395 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[21\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[21\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684395 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[22\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[22\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684395 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[23\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[23\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684395 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[24\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[24\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684395 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[25\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[25\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684396 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[26\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[26\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684396 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[27\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[27\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684396 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[28\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[28\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684396 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[29\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[29\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684396 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[30\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[30\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684396 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[31\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[31\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684396 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[0\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[0\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684397 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[1\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[1\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684397 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[2\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[2\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684397 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[3\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[3\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684398 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[4\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[4\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684398 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[5\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[5\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684398 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[6\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[6\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684398 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[7\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[7\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684398 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[8\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[8\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684398 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[9\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[9\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684398 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[10\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[10\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684398 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[11\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[11\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684398 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[12\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[12\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684398 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[13\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[13\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684399 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[14\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[14\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684399 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[15\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[15\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684399 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[16\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[16\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684399 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[17\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[17\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684399 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[18\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[18\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684399 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[19\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[19\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684399 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[20\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[20\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684399 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[21\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[21\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684400 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[22\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[22\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684400 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[23\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[23\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684400 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[24\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[24\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684400 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[25\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[25\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684400 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[26\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[26\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684401 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[27\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[27\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684401 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[28\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[28\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684401 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[29\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[29\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684401 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[30\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[30\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684401 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[31\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[31\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684401 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|referee:ref"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holder wisdom_circuit_with_referee:cir1\|holder:hold " "Elaborating entity \"holder\" for hierarchy \"wisdom_circuit_with_referee:cir1\|holder:hold\"" {  } { { "VHDL/wisdom_circuit_with_referee.vhd" "hold" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/wisdom_circuit_with_referee.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684443 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next holder.vhd(36) " "VHDL Process Statement warning at holder.vhd(36): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/holder.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626350684444 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|holder:hold"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next holder.vhd(36) " "Inferred latch for \"state_next\" at holder.vhd(36)" {  } { { "VHDL/holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/holder.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684444 "|wisdom_circuit|wisdom_circuit_with_referee:cir1|holder:hold"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disciple_circuit disciple_circuit:cir2 " "Elaborating entity \"disciple_circuit\" for hierarchy \"disciple_circuit:cir2\"" {  } { { "VHDL/wisdom_circuit.vhd" "cir2" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/wisdom_circuit.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disc_datapath disciple_circuit:cir2\|disc_datapath:dp " "Elaborating entity \"disc_datapath\" for hierarchy \"disciple_circuit:cir2\|disc_datapath:dp\"" {  } { { "VHDL/disciple_circuit.vhd" "dp" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_circuit.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684464 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_data.mem_wr_en disc_datapath.vhd(17) " "Using initial value X (don't care) for net \"mem_data.mem_wr_en\" at disc_datapath.vhd(17)" {  } { { "VHDL/disc_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disc_datapath.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684467 "|wisdom_circuit|disciple_circuit:cir2|disc_datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_gen_disc disciple_circuit:cir2\|disc_datapath:dp\|num_gen_disc:n_g " "Elaborating entity \"num_gen_disc\" for hierarchy \"disciple_circuit:cir2\|disc_datapath:dp\|num_gen_disc:n_g\"" {  } { { "VHDL/disc_datapath.vhd" "n_g" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disc_datapath.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_s num_gen_disc.vhd(51) " "Verilog HDL or VHDL warning at num_gen_disc.vhd(51): object \"reset_s\" assigned a value but never read" {  } { { "VHDL/num_gen_disc.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/num_gen_disc.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626350684475 "|wisdom_circuit|disciple_circuit:cir2|disc_datapath:dp|num_gen_disc:n_g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_gen_disc_rand disciple_circuit:cir2\|disc_datapath:dp\|num_gen_disc:n_g\|num_gen_disc_rand:num_gen_disc1 " "Elaborating entity \"num_gen_disc_rand\" for hierarchy \"disciple_circuit:cir2\|disc_datapath:dp\|num_gen_disc:n_g\|num_gen_disc_rand:num_gen_disc1\"" {  } { { "VHDL/num_gen_disc.vhd" "num_gen_disc1" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/num_gen_disc.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_disc disciple_circuit:cir2\|fsm_disc:fsm " "Elaborating entity \"fsm_disc\" for hierarchy \"disciple_circuit:cir2\|fsm_disc:fsm\"" {  } { { "VHDL/disciple_circuit.vhd" "fsm" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_circuit.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350684514 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guru_well_behind disciple_control.vhd(83) " "VHDL Process Statement warning at disciple_control.vhd(83): signal \"guru_well_behind\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626350684516 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guru_well_behind disciple_control.vhd(85) " "VHDL Process Statement warning at disciple_control.vhd(85): signal \"guru_well_behind\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626350684516 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE disciple_control.vhd(42) " "VHDL Process Statement warning at disciple_control.vhd(42): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626350684517 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_INIT_en disciple_control.vhd(19) " "Using initial value X (don't care) for net \"flags_2_dp.rb_INIT_en\" at disciple_control.vhd(19)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684520 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.mem_b_addr disciple_control.vhd(20) " "Using initial value X (don't care) for net \"flags_2_mem.mem_b_addr\" at disciple_control.vhd(20)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684520 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.data_b disciple_control.vhd(20) " "Using initial value X (don't care) for net \"flags_2_mem.data_b\" at disciple_control.vhd(20)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684520 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CLEAR_PREV disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CLEAR_PREV\" at disciple_control.vhd(42)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684526 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CLEAR_BEHIND disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CLEAR_BEHIND\" at disciple_control.vhd(42)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684527 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CHECK_BEHIND disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CHECK_BEHIND\" at disciple_control.vhd(42)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684527 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CHECK_LAST disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CHECK_LAST\" at disciple_control.vhd(42)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684527 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.WRITE_DISC disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.WRITE_DISC\" at disciple_control.vhd(42)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684527 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.WRITE_DUO disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.WRITE_DUO\" at disciple_control.vhd(42)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684527 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CHECK_SAME_ADDR disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CHECK_SAME_ADDR\" at disciple_control.vhd(42)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684527 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.INCR disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.INCR\" at disciple_control.vhd(42)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684527 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.WAIT_COUNT_DISC disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.WAIT_COUNT_DISC\" at disciple_control.vhd(42)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684527 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.WRITE_RAND disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.WRITE_RAND\" at disciple_control.vhd(42)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684528 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.RAND disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.RAND\" at disciple_control.vhd(42)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684528 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.IDLE disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.IDLE\" at disciple_control.vhd(42)" {  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350684528 "|wisdom_circuit|disciple_circuit:cir2|fsm_disc:fsm"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|step_counter:step\|cnt_disc_rdy_s " "LATCH primitive \"wisdom_circuit_with_referee:cir1\|circuit_wisdom_aula_11:guru\|step_counter:step\|cnt_disc_rdy_s\" is permanently enabled" {  } { { "VHDL/step_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/step_counter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1626350685475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wisdom_circuit_with_referee:cir1\|holder:hold3\|state_next " "LATCH primitive \"wisdom_circuit_with_referee:cir1\|holder:hold3\|state_next\" is permanently enabled" {  } { { "VHDL/holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/holder.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1626350685573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|holder:hold\|state_next " "Latch wisdom_circuit_with_referee:cir1\|holder:hold\|state_next has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|duo_formed " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|duo_formed" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686095 ""}  } { { "VHDL/holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/holder.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disciple_circuit:cir2\|fsm_disc:fsm\|NEXT_STATE.CHECK_SAME_ADDR_518 " "Latch disciple_circuit:cir2\|fsm_disc:fsm\|NEXT_STATE.CHECK_SAME_ADDR_518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|go_disc " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|go_disc" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686095 ""}  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disciple_circuit:cir2\|fsm_disc:fsm\|NEXT_STATE.CHECK_LAST_461 " "Latch disciple_circuit:cir2\|fsm_disc:fsm\|NEXT_STATE.CHECK_LAST_461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|go_disc " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|go_disc" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686095 ""}  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|holder:hold2\|state_next " "Latch wisdom_circuit_with_referee:cir1\|holder:hold2\|state_next has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|guru_well_behind " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|guru_well_behind" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686095 ""}  } { { "VHDL/holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/holder.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disciple_circuit:cir2\|fsm_disc:fsm\|NEXT_STATE.CHECK_BEHIND_442 " "Latch disciple_circuit:cir2\|fsm_disc:fsm\|NEXT_STATE.CHECK_BEHIND_442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|go_disc " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|go_disc" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686095 ""}  } { { "VHDL/disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/disciple_control.vhd" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[31\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686095 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[30\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686096 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[29\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686096 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[28\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686096 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[27\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686096 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[26\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686096 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[25\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686096 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[24\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686096 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[23\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686096 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[22\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686096 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[21\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686096 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[20\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686097 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[19\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686097 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[18\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686097 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[17\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686097 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[16\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686097 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[15\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686097 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[14\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686097 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[13\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686097 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[12\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686097 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[11\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686097 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[10\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686097 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[9\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686098 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[8\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686098 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[7\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686098 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[6\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686098 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[5\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686099 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[4\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686099 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[3\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686099 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[2\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686099 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[1\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686099 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[0\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCountNext\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686099 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[31\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686100 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[30\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686100 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[29\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686100 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[28\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686100 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[27\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686100 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[26\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686100 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[25\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686100 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[24\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686101 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[23\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686101 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[22\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686101 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[21\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686101 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[20\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686101 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[19\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686101 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[18\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686101 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[17\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686101 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[16\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686101 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[15\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686102 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[14\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686102 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[13\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686102 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[12\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686102 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[11\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686102 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[10\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686102 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[9\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686102 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[8\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686102 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[7\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686102 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[6\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686102 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[5\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686103 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[4\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686103 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[3\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686103 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[2\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686103 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[1\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686103 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[0\] " "Latch wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCountNext\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal wisdom_circuit_with_referee:cir1\|referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626350686103 ""}  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626350686103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626350686656 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[30\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[30\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[29\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[29\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[28\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[28\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[27\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[27\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[26\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[26\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[25\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[25\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[24\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[24\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[23\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[23\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[22\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[22\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[21\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[21\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[20\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[20\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[19\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[19\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[18\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[18\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[17\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[17\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[16\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[16\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[15\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[15\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[14\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[14\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[13\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[13\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[12\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[12\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[11\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[11\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[10\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[10\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[9\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[9\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[8\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[8\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[7\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[7\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[6\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[6\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[5\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[5\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[4\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[4\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[3\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[3\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[2\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[2\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[1\] High " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|mainCnt\[1\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCount\[31\] Low " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCount\[31\] will power up to Low" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCount\[0\] Low " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|waitNGCount\[0\] will power up to Low" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCount\[31\] Low " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCount\[31\] will power up to Low" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 113 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCount\[0\] Low " "Register wisdom_circuit_with_referee:cir1\|referee:ref\|waitNDCount\[0\] will power up to Low" {  } { { "VHDL/referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/wisdow/VHDL/referee.vhd" 113 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626350686926 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1626350686926 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626350687442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626350687932 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626350687932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "737 " "Implemented 737 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626350688945 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626350688945 ""} { "Info" "ICUT_CUT_TM_LCELLS" "706 " "Implemented 706 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626350688945 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1626350688945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626350688945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 201 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 201 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1038 " "Peak virtual memory: 1038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626350688986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 15 09:04:48 2021 " "Processing ended: Thu Jul 15 09:04:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626350688986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626350688986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626350688986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626350688986 ""}
