0.6
2016.3
Oct 10 2016
19:46:48
C:/Users/ilkay/Desktop/fpga/project_6/project_6.sim/sim_1/behav/glbl.v,1476033524,verilog,,,,glbl,,,,,,,,
C:/Users/ilkay/Desktop/fpga/project_6/project_6.srcs/sim_1/new/test_bench.v,1669740399,verilog,,,,test_bench,,,,,,,,
C:/Users/ilkay/Desktop/fpga/project_6/project_6.srcs/sources_1/new/final.v,1669739499,verilog,,,,final,,,,,,,,
C:/Users/ilkay/Desktop/fpga/project_6/project_6.srcs/sources_1/new/full_adder.v,1669739192,verilog,,,,full_adder,,,,,,,,
C:/Users/ilkay/Desktop/fpga/project_6/project_6.srcs/sources_1/new/half_adder.v,1669739083,verilog,,,,half_adder,,,,,,,,
