{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744663322027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744663322038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 15:42:01 2025 " "Processing started: Mon Apr 14 15:42:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744663322038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663322038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663322038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744663326245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744663326245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mean_coords.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/mean_coords.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEAN_COORDS " "Found entity 1: MEAN_COORDS" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663332178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663332178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/store_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/store_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STORE_FRAME " "Found entity 1: STORE_FRAME" {  } { { "v/STORE_FRAME.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/STORE_FRAME.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663332332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663332332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fifo_frame_red.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fifo_frame_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_FRAME_RED " "Found entity 1: FIFO_FRAME_RED" {  } { { "v/FIFO_FRAME_RED.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/FIFO_FRAME_RED.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663332530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663332530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer2 " "Found entity 1: Line_Buffer2" {  } { { "v/Line_Buffer2.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/Line_Buffer2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663332710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663332710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb_640x480.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb_640x480.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_640X480 " "Found entity 1: RAW2RGB_640X480" {  } { { "v/RAW2RGB_640X480.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/RAW2RGB_640X480.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663332880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663332880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663333054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663333054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663333220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663333220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663333412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663333412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663333585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663333585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663333754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663333754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663333964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663333964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663334143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663334143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663334363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663334363 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1744663334563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663334582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663334582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663334819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663334819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663335052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663335052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663335240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663335240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/sdram_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663335440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663335440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0002 " "Found entity 1: sdram_pll_0002" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/sdram_pll/sdram_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663335633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663335633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663335798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663335798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663335976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663335976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663336177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663336177 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "I:/ECE554/ECE554-Capstone-Project/FullProject/FIFO_FRAME_RED.v I:/ECE554/ECE554-Capstone-Project/FullProject/v/FIFO_FRAME_RED.v " "File \"I:/ECE554/ECE554-Capstone-Project/FullProject/FIFO_FRAME_RED.v\" is a duplicate of already analyzed file \"I:/ECE554/ECE554-Capstone-Project/FullProject/v/FIFO_FRAME_RED.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1744663336377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_frame_red.v 0 0 " "Found 0 design units, including 0 entities, in source file fifo_frame_red.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663336390 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc_camera.sv 1 1 " "Using design file de1_soc_camera.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_CAMERA " "Found entity 1: DE1_SoC_CAMERA" {  } { { "de1_soc_camera.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663337682 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744663337682 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK de1_soc_camera.sv(270) " "Verilog HDL Implicit Net warning at de1_soc_camera.sv(270): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "de1_soc_camera.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663337689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_CAMERA " "Elaborating entity \"DE1_SoC_CAMERA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744663337696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 de1_soc_camera.sv(324) " "Verilog HDL assignment warning at de1_soc_camera.sv(324): truncated value with size 12 to match size of target (1)" {  } { { "de1_soc_camera.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744663337727 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc_camera.sv(44) " "Output port \"ADC_DIN\" at de1_soc_camera.sv(44) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744663337727 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc_camera.sv(46) " "Output port \"ADC_SCLK\" at de1_soc_camera.sv(46) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744663337727 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc_camera.sv(52) " "Output port \"AUD_DACDAT\" at de1_soc_camera.sv(52) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744663337727 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc_camera.sv(54) " "Output port \"AUD_XCK\" at de1_soc_camera.sv(54) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744663337727 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL de1_soc_camera.sv(82) " "Output port \"FAN_CTRL\" at de1_soc_camera.sv(82) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744663337727 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc_camera.sv(85) " "Output port \"FPGA_I2C_SCLK\" at de1_soc_camera.sv(85) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744663337728 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc_camera.sv(167) " "Output port \"IRDA_TXD\" at de1_soc_camera.sv(167) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744663337729 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc_camera.sv(188) " "Output port \"TD_RESET_N\" at de1_soc_camera.sv(188) has no driver" {  } { { "de1_soc_camera.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744663337729 "|DE1_SoC_CAMERA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "de1_soc_camera.sv" "u2" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663337751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "de1_soc_camera.sv" "u3" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663337799 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(164) " "Verilog HDL or VHDL warning at CCD_Capture.v(164): object \"ifval_fedge\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/CCD_Capture.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744663337819 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(165) " "Verilog HDL or VHDL warning at CCD_Capture.v(165): object \"y_cnt_d\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/CCD_Capture.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744663337819 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(125) " "Verilog HDL assignment warning at CCD_Capture.v(125): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/CCD_Capture.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744663337819 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(129) " "Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/CCD_Capture.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744663337819 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(185) " "Verilog HDL assignment warning at CCD_Capture.v(185): truncated value with size 32 to match size of target (1)" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/CCD_Capture.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744663337819 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_640X480 RAW2RGB_640X480:u4 " "Elaborating entity \"RAW2RGB_640X480\" for hierarchy \"RAW2RGB_640X480:u4\"" {  } { { "de1_soc_camera.sv" "u4" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663337853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STORE_FRAME STORE_FRAME:iFRAME " "Elaborating entity \"STORE_FRAME\" for hierarchy \"STORE_FRAME:iFRAME\"" {  } { { "de1_soc_camera.sv" "iFRAME" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663337893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_FRAME_RED STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer " "Elaborating entity \"FIFO_FRAME_RED\" for hierarchy \"STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\"" {  } { { "v/STORE_FRAME.sv" "frame_buffer" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/STORE_FRAME.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663337945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\"" {  } { { "v/FIFO_FRAME_RED.v" "scfifo_component" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/FIFO_FRAME_RED.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663338108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\"" {  } { { "v/FIFO_FRAME_RED.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/FIFO_FRAME_RED.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663338125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component " "Instantiated megafunction \"STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744663338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744663338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 131072 " "Parameter \"lpm_numwords\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744663338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744663338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744663338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744663338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 17 " "Parameter \"lpm_widthu\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744663338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744663338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744663338125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744663338125 ""}  } { { "v/FIFO_FRAME_RED.v" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/FIFO_FRAME_RED.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744663338125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2a91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2a91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2a91 " "Found entity 1: scfifo_2a91" {  } { { "db/scfifo_2a91.tdf" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/scfifo_2a91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663338313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663338313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2a91 STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated " "Elaborating entity \"scfifo_2a91\" for hierarchy \"STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663338320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9g91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9g91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9g91 " "Found entity 1: a_dpfifo_9g91" {  } { { "db/a_dpfifo_9g91.tdf" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_dpfifo_9g91.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663338580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663338580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9g91 STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\|a_dpfifo_9g91:dpfifo " "Elaborating entity \"a_dpfifo_9g91\" for hierarchy \"STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\|a_dpfifo_9g91:dpfifo\"" {  } { { "db/scfifo_2a91.tdf" "dpfifo" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/scfifo_2a91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663338586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_2ee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_2ee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_2ee " "Found entity 1: a_fefifo_2ee" {  } { { "db/a_fefifo_2ee.tdf" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_fefifo_2ee.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663338801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663338801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_2ee STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\|a_dpfifo_9g91:dpfifo\|a_fefifo_2ee:fifo_state " "Elaborating entity \"a_fefifo_2ee\" for hierarchy \"STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\|a_dpfifo_9g91:dpfifo\|a_fefifo_2ee:fifo_state\"" {  } { { "db/a_dpfifo_9g91.tdf" "fifo_state" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_dpfifo_9g91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663338807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hi7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hi7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hi7 " "Found entity 1: cntr_hi7" {  } { { "db/cntr_hi7.tdf" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_hi7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663339076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663339076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hi7 STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\|a_dpfifo_9g91:dpfifo\|a_fefifo_2ee:fifo_state\|cntr_hi7:count_usedw " "Elaborating entity \"cntr_hi7\" for hierarchy \"STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\|a_dpfifo_9g91:dpfifo\|a_fefifo_2ee:fifo_state\|cntr_hi7:count_usedw\"" {  } { { "db/a_fefifo_2ee.tdf" "count_usedw" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_fefifo_2ee.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663339082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4at1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4at1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4at1 " "Found entity 1: altsyncram_4at1" {  } { { "db/altsyncram_4at1.tdf" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_4at1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663339344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663339344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4at1 STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\|a_dpfifo_9g91:dpfifo\|altsyncram_4at1:FIFOram " "Elaborating entity \"altsyncram_4at1\" for hierarchy \"STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\|a_dpfifo_9g91:dpfifo\|altsyncram_4at1:FIFOram\"" {  } { { "db/a_dpfifo_9g91.tdf" "FIFOram" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_dpfifo_9g91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663339352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k27 " "Found entity 1: decode_k27" {  } { { "db/decode_k27.tdf" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/decode_k27.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663339640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663339640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k27 STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\|a_dpfifo_9g91:dpfifo\|altsyncram_4at1:FIFOram\|decode_k27:decode2 " "Elaborating entity \"decode_k27\" for hierarchy \"STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\|a_dpfifo_9g91:dpfifo\|altsyncram_4at1:FIFOram\|decode_k27:decode2\"" {  } { { "db/altsyncram_4at1.tdf" "decode2" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_4at1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663339646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fu7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fu7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fu7 " "Found entity 1: mux_fu7" {  } { { "db/mux_fu7.tdf" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/mux_fu7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663339868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663339868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fu7 STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\|a_dpfifo_9g91:dpfifo\|altsyncram_4at1:FIFOram\|mux_fu7:mux3 " "Elaborating entity \"mux_fu7\" for hierarchy \"STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\|a_dpfifo_9g91:dpfifo\|altsyncram_4at1:FIFOram\|mux_fu7:mux3\"" {  } { { "db/altsyncram_4at1.tdf" "mux3" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/altsyncram_4at1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663339875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ib " "Found entity 1: cntr_5ib" {  } { { "db/cntr_5ib.tdf" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/cntr_5ib.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663340160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5ib STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\|a_dpfifo_9g91:dpfifo\|cntr_5ib:rd_ptr_count " "Elaborating entity \"cntr_5ib\" for hierarchy \"STORE_FRAME:iFRAME\|FIFO_FRAME_RED:frame_buffer\|scfifo:scfifo_component\|scfifo_2a91:auto_generated\|a_dpfifo_9g91:dpfifo\|cntr_5ib:rd_ptr_count\"" {  } { { "db/a_dpfifo_9g91.tdf" "rd_ptr_count" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/db/a_dpfifo_9g91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663340166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEAN_COORDS MEAN_COORDS:iCOORDS " "Elaborating entity \"MEAN_COORDS\" for hierarchy \"MEAN_COORDS:iCOORDS\"" {  } { { "de1_soc_camera.sv" "iCOORDS" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663340238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MEAN_COORDS.sv(27) " "Verilog HDL assignment warning at MEAN_COORDS.sv(27): truncated value with size 32 to match size of target (10)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744663340272 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MEAN_COORDS.sv(28) " "Verilog HDL assignment warning at MEAN_COORDS.sv(28): truncated value with size 32 to match size of target (9)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744663340272 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oY_Cent\[0\] MEAN_COORDS.sv(28) " "Inferred latch for \"oY_Cent\[0\]\" at MEAN_COORDS.sv(28)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340272 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oY_Cent\[1\] MEAN_COORDS.sv(28) " "Inferred latch for \"oY_Cent\[1\]\" at MEAN_COORDS.sv(28)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340273 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oY_Cent\[2\] MEAN_COORDS.sv(28) " "Inferred latch for \"oY_Cent\[2\]\" at MEAN_COORDS.sv(28)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340273 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oY_Cent\[3\] MEAN_COORDS.sv(28) " "Inferred latch for \"oY_Cent\[3\]\" at MEAN_COORDS.sv(28)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340273 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oY_Cent\[4\] MEAN_COORDS.sv(28) " "Inferred latch for \"oY_Cent\[4\]\" at MEAN_COORDS.sv(28)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340273 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oY_Cent\[5\] MEAN_COORDS.sv(28) " "Inferred latch for \"oY_Cent\[5\]\" at MEAN_COORDS.sv(28)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340274 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oY_Cent\[6\] MEAN_COORDS.sv(28) " "Inferred latch for \"oY_Cent\[6\]\" at MEAN_COORDS.sv(28)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340274 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oY_Cent\[7\] MEAN_COORDS.sv(28) " "Inferred latch for \"oY_Cent\[7\]\" at MEAN_COORDS.sv(28)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340274 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oY_Cent\[8\] MEAN_COORDS.sv(28) " "Inferred latch for \"oY_Cent\[8\]\" at MEAN_COORDS.sv(28)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340274 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oX_Cent\[0\] MEAN_COORDS.sv(27) " "Inferred latch for \"oX_Cent\[0\]\" at MEAN_COORDS.sv(27)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340274 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oX_Cent\[1\] MEAN_COORDS.sv(27) " "Inferred latch for \"oX_Cent\[1\]\" at MEAN_COORDS.sv(27)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340274 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oX_Cent\[2\] MEAN_COORDS.sv(27) " "Inferred latch for \"oX_Cent\[2\]\" at MEAN_COORDS.sv(27)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340274 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oX_Cent\[3\] MEAN_COORDS.sv(27) " "Inferred latch for \"oX_Cent\[3\]\" at MEAN_COORDS.sv(27)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340276 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oX_Cent\[4\] MEAN_COORDS.sv(27) " "Inferred latch for \"oX_Cent\[4\]\" at MEAN_COORDS.sv(27)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340276 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oX_Cent\[5\] MEAN_COORDS.sv(27) " "Inferred latch for \"oX_Cent\[5\]\" at MEAN_COORDS.sv(27)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340276 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oX_Cent\[6\] MEAN_COORDS.sv(27) " "Inferred latch for \"oX_Cent\[6\]\" at MEAN_COORDS.sv(27)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340276 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oX_Cent\[7\] MEAN_COORDS.sv(27) " "Inferred latch for \"oX_Cent\[7\]\" at MEAN_COORDS.sv(27)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340276 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oX_Cent\[8\] MEAN_COORDS.sv(27) " "Inferred latch for \"oX_Cent\[8\]\" at MEAN_COORDS.sv(27)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340276 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oX_Cent\[9\] MEAN_COORDS.sv(27) " "Inferred latch for \"oX_Cent\[9\]\" at MEAN_COORDS.sv(27)" {  } { { "v/MEAN_COORDS.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/v/MEAN_COORDS.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340276 "|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS"}
{ "Warning" "WSGN_SEARCH_FILE" "tracking_buffer.sv 1 1 " "Using design file tracking_buffer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tracking_buffer " "Found entity 1: tracking_buffer" {  } { { "tracking_buffer.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/tracking_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663340431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744663340431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tracking_buffer tracking_buffer:tracking_buffer " "Elaborating entity \"tracking_buffer\" for hierarchy \"tracking_buffer:tracking_buffer\"" {  } { { "de1_soc_camera.sv" "tracking_buffer" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663340436 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "on_screen_intermediate tracking_buffer.sv(22) " "Verilog HDL Always Construct warning at tracking_buffer.sv(22): inferring latch(es) for variable \"on_screen_intermediate\", which holds its previous value in one or more paths through the always construct" {  } { { "tracking_buffer.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/tracking_buffer.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744663340458 "|DE1_SoC_CAMERA|tracking_buffer:tracking_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "on_screen_intermediate tracking_buffer.sv(26) " "Inferred latch for \"on_screen_intermediate\" at tracking_buffer.sv(26)" {  } { { "tracking_buffer.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/tracking_buffer.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340459 "|DE1_SoC_CAMERA|tracking_buffer:tracking_buffer"}
{ "Warning" "WSGN_SEARCH_FILE" "timer.sv 1 1 " "Using design file timer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663340623 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744663340623 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "timer timer.sv(13) " "Verilog HDL Parameter Declaration warning at timer.sv(13): Parameter Declaration in module \"timer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "timer.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/timer.sv" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744663340628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer tracking_buffer:tracking_buffer\|timer:fire_timer " "Elaborating entity \"timer\" for hierarchy \"tracking_buffer:tracking_buffer\|timer:fire_timer\"" {  } { { "tracking_buffer.sv" "fire_timer" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/tracking_buffer.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663340628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 timer.sv(45) " "Verilog HDL assignment warning at timer.sv(45): truncated value with size 32 to match size of target (26)" {  } { { "timer.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/timer.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744663340647 "|DE1_SoC_CAMERA|tracking_buffer:tracking_buffer|timer:fire_timer"}
{ "Warning" "WSGN_SEARCH_FILE" "coordinate_latch.sv 1 1 " "Using design file coordinate_latch.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 coordinate_latch " "Found entity 1: coordinate_latch" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744663340798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744663340798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coordinate_latch coordinate_latch:coordinate_buffer " "Elaborating entity \"coordinate_latch\" for hierarchy \"coordinate_latch:coordinate_buffer\"" {  } { { "de1_soc_camera.sv" "coordinate_buffer" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663340803 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "coordinate_latch.sv(17) " "Verilog HDL Event Control error at coordinate_latch.sv(17): mixed single- and double-edge expressions are not supported" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 17 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1744663340804 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "intermediate_x coordinate_latch.sv(17) " "Verilog HDL Always Construct warning at coordinate_latch.sv(17): inferring latch(es) for variable \"intermediate_x\", which holds its previous value in one or more paths through the always construct" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744663340804 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "intermediate_y coordinate_latch.sv(17) " "Verilog HDL Always Construct warning at coordinate_latch.sv(17): inferring latch(es) for variable \"intermediate_y\", which holds its previous value in one or more paths through the always construct" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744663340804 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_y\[0\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_y\[0\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340804 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_y\[1\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_y\[1\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340804 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_y\[2\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_y\[2\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340804 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_y\[3\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_y\[3\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340804 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_y\[4\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_y\[4\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340804 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_y\[5\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_y\[5\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340806 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_y\[6\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_y\[6\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340806 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_y\[7\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_y\[7\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340806 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_y\[8\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_y\[8\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340806 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_x\[0\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_x\[0\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340806 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_x\[1\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_x\[1\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340806 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_x\[2\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_x\[2\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340806 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_x\[3\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_x\[3\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340806 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_x\[4\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_x\[4\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340806 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_x\[5\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_x\[5\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340807 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_x\[6\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_x\[6\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340807 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_x\[7\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_x\[7\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340807 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_x\[8\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_x\[8\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340807 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate_x\[9\] coordinate_latch.sv(22) " "Inferred latch for \"intermediate_x\[9\]\" at coordinate_latch.sv(22)" {  } { { "coordinate_latch.sv" "" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/coordinate_latch.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663340807 "|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "coordinate_latch:coordinate_buffer " "Can't elaborate user hierarchy \"coordinate_latch:coordinate_buffer\"" {  } { { "de1_soc_camera.sv" "coordinate_buffer" { Text "I:/ECE554/ECE554-Capstone-Project/FullProject/de1_soc_camera.sv" 391 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744663340807 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744663342006 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 14 15:42:22 2025 " "Processing ended: Mon Apr 14 15:42:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744663342006 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744663342006 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744663342006 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663342006 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 28 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 28 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744663343373 ""}
