###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-05.ucsd.edu)
#  Generated on:      Sun Mar  9 16:14:49 2025
#  Design:            sram_w8
#  Command:           report_timing -max_paths 10 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin memory6_reg_5_/CP 
Endpoint:   memory6_reg_5_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]             (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.162
- Setup                         0.145
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.017
- Arrival Time                  1.698
= Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] v       |         |       |   0.200 |    0.519 | 
     | U683           | I v -> ZN ^  | CKND0   | 0.043 |   0.243 |    0.562 | 
     | U687           | A2 ^ -> ZN v | CKND2D0 | 0.074 |   0.317 |    0.636 | 
     | U798           | A2 v -> ZN ^ | NR2D0   | 0.075 |   0.393 |    0.711 | 
     | FE_OFC17_n1064 | I ^ -> Z ^   | CKBD3   | 0.287 |   0.680 |    0.999 | 
     | U1206          | A1 ^ -> ZN ^ | INR2D0  | 0.329 |   1.009 |    1.328 | 
     | FE_OFC23_N208  | I ^ -> Z ^   | CKBD6   | 0.288 |   1.297 |    1.616 | 
     | FE_OFC24_N208  | I ^ -> Z ^   | CKBD3   | 0.377 |   1.674 |    1.993 | 
     | memory6_reg_5_ | E ^          | EDFQD1  | 0.024 |   1.698 |    2.017 | 
     +----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory6_reg_7_/CP 
Endpoint:   memory6_reg_7_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]             (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.162
- Setup                         0.145
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.017
- Arrival Time                  1.698
= Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] v       |         |       |   0.200 |    0.519 | 
     | U683           | I v -> ZN ^  | CKND0   | 0.043 |   0.243 |    0.562 | 
     | U687           | A2 ^ -> ZN v | CKND2D0 | 0.074 |   0.317 |    0.636 | 
     | U798           | A2 v -> ZN ^ | NR2D0   | 0.075 |   0.393 |    0.711 | 
     | FE_OFC17_n1064 | I ^ -> Z ^   | CKBD3   | 0.287 |   0.680 |    0.999 | 
     | U1206          | A1 ^ -> ZN ^ | INR2D0  | 0.329 |   1.009 |    1.328 | 
     | FE_OFC23_N208  | I ^ -> Z ^   | CKBD6   | 0.288 |   1.297 |    1.616 | 
     | FE_OFC24_N208  | I ^ -> Z ^   | CKBD3   | 0.377 |   1.674 |    1.993 | 
     | memory6_reg_7_ | E ^          | EDFQD1  | 0.024 |   1.698 |    2.017 | 
     +----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory6_reg_37_/CP 
Endpoint:   memory6_reg_37_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.162
- Setup                         0.145
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.017
- Arrival Time                  1.698
= Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.519 | 
     | U683            | I v -> ZN ^  | CKND0   | 0.043 |   0.243 |    0.563 | 
     | U687            | A2 ^ -> ZN v | CKND2D0 | 0.074 |   0.317 |    0.637 | 
     | U798            | A2 v -> ZN ^ | NR2D0   | 0.075 |   0.393 |    0.712 | 
     | FE_OFC17_n1064  | I ^ -> Z ^   | CKBD3   | 0.287 |   0.680 |    0.999 | 
     | U1206           | A1 ^ -> ZN ^ | INR2D0  | 0.329 |   1.009 |    1.329 | 
     | FE_OFC23_N208   | I ^ -> Z ^   | CKBD6   | 0.288 |   1.297 |    1.616 | 
     | FE_OFC24_N208   | I ^ -> Z ^   | CKBD3   | 0.377 |   1.674 |    1.993 | 
     | memory6_reg_37_ | E ^          | EDFQD1  | 0.024 |   1.698 |    2.017 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory6_reg_40_/CP 
Endpoint:   memory6_reg_40_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.163
- Setup                         0.145
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.018
- Arrival Time                  1.698
= Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.520 | 
     | U683            | I v -> ZN ^  | CKND0   | 0.043 |   0.243 |    0.563 | 
     | U687            | A2 ^ -> ZN v | CKND2D0 | 0.074 |   0.317 |    0.637 | 
     | U798            | A2 v -> ZN ^ | NR2D0   | 0.075 |   0.393 |    0.712 | 
     | FE_OFC17_n1064  | I ^ -> Z ^   | CKBD3   | 0.287 |   0.680 |    1.000 | 
     | U1206           | A1 ^ -> ZN ^ | INR2D0  | 0.329 |   1.009 |    1.329 | 
     | FE_OFC23_N208   | I ^ -> Z ^   | CKBD6   | 0.288 |   1.297 |    1.617 | 
     | FE_OFC24_N208   | I ^ -> Z ^   | CKBD3   | 0.377 |   1.674 |    1.994 | 
     | memory6_reg_40_ | E ^          | EDFQD1  | 0.024 |   1.698 |    2.018 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory6_reg_41_/CP 
Endpoint:   memory6_reg_41_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.162
- Setup                         0.145
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.017
- Arrival Time                  1.697
= Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.520 | 
     | U683            | I v -> ZN ^  | CKND0   | 0.043 |   0.243 |    0.563 | 
     | U687            | A2 ^ -> ZN v | CKND2D0 | 0.074 |   0.317 |    0.637 | 
     | U798            | A2 v -> ZN ^ | NR2D0   | 0.075 |   0.393 |    0.712 | 
     | FE_OFC17_n1064  | I ^ -> Z ^   | CKBD3   | 0.287 |   0.680 |    1.000 | 
     | U1206           | A1 ^ -> ZN ^ | INR2D0  | 0.329 |   1.009 |    1.329 | 
     | FE_OFC23_N208   | I ^ -> Z ^   | CKBD6   | 0.288 |   1.297 |    1.617 | 
     | FE_OFC24_N208   | I ^ -> Z ^   | CKBD3   | 0.377 |   1.674 |    1.994 | 
     | memory6_reg_41_ | E ^          | EDFQD1  | 0.023 |   1.697 |    2.017 | 
     +-----------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin memory6_reg_0_/CP 
Endpoint:   memory6_reg_0_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]             (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.163
- Setup                         0.145
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.018
- Arrival Time                  1.698
= Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] v       |         |       |   0.200 |    0.520 | 
     | U683           | I v -> ZN ^  | CKND0   | 0.043 |   0.243 |    0.563 | 
     | U687           | A2 ^ -> ZN v | CKND2D0 | 0.074 |   0.317 |    0.637 | 
     | U798           | A2 v -> ZN ^ | NR2D0   | 0.075 |   0.393 |    0.713 | 
     | FE_OFC17_n1064 | I ^ -> Z ^   | CKBD3   | 0.287 |   0.680 |    1.000 | 
     | U1206          | A1 ^ -> ZN ^ | INR2D0  | 0.329 |   1.009 |    1.329 | 
     | FE_OFC23_N208  | I ^ -> Z ^   | CKBD6   | 0.288 |   1.297 |    1.617 | 
     | FE_OFC24_N208  | I ^ -> Z ^   | CKBD3   | 0.377 |   1.674 |    1.994 | 
     | memory6_reg_0_ | E ^          | EDFQD1  | 0.024 |   1.698 |    2.018 | 
     +----------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin memory2_reg_78_/CP 
Endpoint:   memory2_reg_78_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.162
- Setup                         0.143
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.019
- Arrival Time                  1.699
= Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.520 | 
     | U683            | I v -> ZN ^  | CKND0   | 0.043 |   0.243 |    0.563 | 
     | U687            | A2 ^ -> ZN v | CKND2D0 | 0.074 |   0.317 |    0.638 | 
     | U666            | A2 v -> ZN ^ | NR2D0   | 0.280 |   0.597 |    0.917 | 
     | U1205           | A1 ^ -> ZN ^ | INR2D0  | 0.412 |   1.009 |    1.329 | 
     | FE_OFC31_N216   | I ^ -> Z ^   | CKBD6   | 0.303 |   1.312 |    1.632 | 
     | FE_OFC32_N216   | I ^ -> Z ^   | CKBD3   | 0.362 |   1.674 |    1.995 | 
     | memory2_reg_78_ | E ^          | EDFQD1  | 0.025 |   1.699 |    2.019 | 
     +-----------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin memory2_reg_105_/CP 
Endpoint:   memory2_reg_105_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.163
- Setup                         0.143
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.020
- Arrival Time                  1.699
= Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[0] v       |         |       |   0.200 |    0.521 | 
     | U683             | I v -> ZN ^  | CKND0   | 0.043 |   0.243 |    0.564 | 
     | U687             | A2 ^ -> ZN v | CKND2D0 | 0.074 |   0.317 |    0.638 | 
     | U666             | A2 v -> ZN ^ | NR2D0   | 0.280 |   0.597 |    0.918 | 
     | U1205            | A1 ^ -> ZN ^ | INR2D0  | 0.412 |   1.009 |    1.330 | 
     | FE_OFC31_N216    | I ^ -> Z ^   | CKBD6   | 0.303 |   1.312 |    1.633 | 
     | FE_OFC32_N216    | I ^ -> Z ^   | CKBD3   | 0.362 |   1.674 |    1.995 | 
     | memory2_reg_105_ | E ^          | EDFQD1  | 0.025 |   1.699 |    2.020 | 
     +------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin memory2_reg_106_/CP 
Endpoint:   memory2_reg_106_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.163
- Setup                         0.143
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.020
- Arrival Time                  1.699
= Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[0] v       |         |       |   0.200 |    0.521 | 
     | U683             | I v -> ZN ^  | CKND0   | 0.043 |   0.243 |    0.564 | 
     | U687             | A2 ^ -> ZN v | CKND2D0 | 0.074 |   0.317 |    0.638 | 
     | U666             | A2 v -> ZN ^ | NR2D0   | 0.280 |   0.597 |    0.918 | 
     | U1205            | A1 ^ -> ZN ^ | INR2D0  | 0.412 |   1.009 |    1.330 | 
     | FE_OFC31_N216    | I ^ -> Z ^   | CKBD6   | 0.303 |   1.312 |    1.633 | 
     | FE_OFC32_N216    | I ^ -> Z ^   | CKBD3   | 0.362 |   1.674 |    1.995 | 
     | memory2_reg_106_ | E ^          | EDFQD1  | 0.025 |   1.699 |    2.020 | 
     +------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin memory6_reg_54_/CP 
Endpoint:   memory6_reg_54_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.165
- Setup                         0.143
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.022
- Arrival Time                  1.696
= Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.526 | 
     | U683            | I v -> ZN ^  | CKND0   | 0.043 |   0.243 |    0.569 | 
     | U687            | A2 ^ -> ZN v | CKND2D0 | 0.074 |   0.317 |    0.643 | 
     | U798            | A2 v -> ZN ^ | NR2D0   | 0.075 |   0.393 |    0.718 | 
     | FE_OFC17_n1064  | I ^ -> Z ^   | CKBD3   | 0.287 |   0.680 |    1.006 | 
     | U1206           | A1 ^ -> ZN ^ | INR2D0  | 0.329 |   1.009 |    1.335 | 
     | FE_OFC23_N208   | I ^ -> Z ^   | CKBD6   | 0.288 |   1.297 |    1.623 | 
     | FE_OFC24_N208   | I ^ -> Z ^   | CKBD3   | 0.377 |   1.674 |    2.000 | 
     | memory6_reg_54_ | E ^          | EDFQD1  | 0.022 |   1.696 |    2.022 | 
     +-----------------------------------------------------------------------+ 

