// Seed: 3720974615
module module_0 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    output supply0 id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_5 = 32'd40,
    parameter id_6 = 32'd26,
    parameter id_8 = 32'd72
) (
    output uwire id_0,
    output supply0 _id_1,
    output uwire id_2,
    output tri id_3,
    input uwire id_4,
    input wor _id_5,
    input wor _id_6,
    output uwire id_7,
    input uwire _id_8
);
  wire [id_8  ?  1 : id_6 : (  1  )] id_10;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_4,
      id_0
  );
  tri id_11 = -1;
  logic [id_1 : id_5] id_12;
  ;
endmodule
