// Seed: 2520492269
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_14 = 32'd9
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15
);
  inout logic [7:0] id_15;
  input wire _id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_1,
      id_9
  );
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input logic [7:0] id_6;
  output wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = $signed(6);
  ;
  assign id_10 = id_6[1'h0 : id_14];
  assign id_8  = id_8;
  wire id_16;
  ;
  assign id_4[-1 : 1] = id_15[1];
endmodule
