C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\synlog\report\UART_RX_Seven_Segment_fpga_mapper.xml  -flow mapping  -multisrs  -oedif  D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.edf   -autoconstraint  -freq 1.000   -tcl  D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc  D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\synwork\UART_RX_Seven_Segment_prem.srd  -sap  D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.sap  -otap  D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.tap  -omap  D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.map  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -sap  D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.sap  -ologparam  D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\syntmp\UART_RX_Seven_Segment.plg  -osyn  D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.srm  -prjdir  D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\  -prjname  UART_RX_Seven_Segment_syn  -log  D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\synlog\UART_RX_Seven_Segment_fpga_mapper.srr 
rc:1 success:1 runtime:2
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.edf|io:o|time:1662665155|size:76472|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc|io:i|time:1652205688|size:356|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\synwork\UART_RX_Seven_Segment_prem.srd|io:i|time:1662665154|size:8123|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.sap|io:o|time:1662665154|size:732|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.tap|io:o|time:0|size:0|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.map|io:o|time:1662665156|size:28|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1651489892|size:224837|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.sap|io:o|time:1662665154|size:732|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\syntmp\UART_RX_Seven_Segment.plg|io:o|time:1662665156|size:458|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\UART_RX_Seven_Segment.srm|io:o|time:1662665155|size:11193|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\UART_RX_Seven_Segment\UART_RX_Seven_Segment_Implmnt\synlog\UART_RX_Seven_Segment_fpga_mapper.srr|io:o|time:1662665156|size:18856|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1651489867|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1651489887|size:32355840|exec:1
