;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-131
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 100, 200
	SUB @400, @90
	SPL 100, 200
	SUB @400, @90
	SLT 20, @12
	MOV -7, <-20
	SLT 20, @12
	SUB @35, <-24
	JMP 12, #10
	SUB @35, <-24
	ADD <277, <1
	SUB @35, <-24
	MOV -7, <-20
	SUB @35, <-24
	JMN 27, <32
	DAT <277, #1
	ADD <277, <1
	ADD #270, <1
	ADD 210, 30
	ADD <277, <1
	ADD 210, 60
	ADD #270, <1
	ADD 210, 30
	SPL 0, <802
	SPL 0, <802
	MOV @0, @2
	SUB @121, 103
	SPL 0, <802
	SLT <-127, 100
	CMP @0, @2
	ADD #270, <1
	ADD <277, <1
	JMZ <125, <20
	ADD <277, <1
	ADD -253, 200
	SLT 20, @12
	ADD 210, 60
	SPL 100, 200
	ADD <277, <1
	MOV -1, <-20
	SPL 100, 200
	DJN -1, @-20
	CMP -207, <-131
	SPL 100, 200
	DJN -1, @-20
	SPL 100, 200
	SUB @400, @90
	JMN 27, <32
	MOV -7, <-20
	SLT 20, @12
	MOV -7, <-20
	SLT 20, @12
	SUB @35, <-24
