

================================================================
== Vitis HLS Report for 'compute_tile_Pipeline_Update_linebuf32'
================================================================
* Date:           Sun Oct 26 20:31:05 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Update_linebuf32  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 5 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_28, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_29, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_30, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %linebuf_31, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln241_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln241"   --->   Operation 38 'read' 'zext_ln241_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc218.7.i.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%n2_1 = load i6 %n2" [src/srcnn.cpp:267->src/srcnn.cpp:634]   --->   Operation 41 'load' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_1, i32 5" [src/srcnn.cpp:267->src/srcnn.cpp:634]   --->   Operation 42 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %tmp, void %for.inc218.7.split.i.i, void %for.end229.i.i.exitStub" [src/srcnn.cpp:267->src/srcnn.cpp:634]   --->   Operation 43 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %n2_1, i32 3, i32 4" [src/srcnn.cpp:267->src/srcnn.cpp:634]   --->   Operation 44 'partselect' 'lshr_ln4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i2 %lshr_ln4" [src/srcnn.cpp:267->src/srcnn.cpp:634]   --->   Operation 45 'zext' 'zext_ln267' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2, i2 %lshr_ln4, i2 %lshr_ln4, i2 0" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 46 'bitconcatenate' 'or_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i6 %or_ln" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 47 'zext' 'zext_ln273' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.77ns)   --->   "%add_ln273 = add i7 %zext_ln273, i7 %zext_ln241_read" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 48 'add' 'add_ln273' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln273_1 = zext i7 %add_ln273" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 49 'zext' 'zext_ln273_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%linebuf_addr = getelementptr i32 %linebuf, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 50 'getelementptr' 'linebuf_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%linebuf_1_addr = getelementptr i32 %linebuf_1, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 51 'getelementptr' 'linebuf_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%linebuf_2_addr = getelementptr i32 %linebuf_2, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 52 'getelementptr' 'linebuf_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%linebuf_4_addr = getelementptr i32 %linebuf_4, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 53 'getelementptr' 'linebuf_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%linebuf_5_addr = getelementptr i32 %linebuf_5, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 54 'getelementptr' 'linebuf_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%linebuf_6_addr = getelementptr i32 %linebuf_6, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 55 'getelementptr' 'linebuf_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%linebuf_8_addr = getelementptr i32 %linebuf_8, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 56 'getelementptr' 'linebuf_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%linebuf_9_addr = getelementptr i32 %linebuf_9, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 57 'getelementptr' 'linebuf_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%linebuf_10_addr = getelementptr i32 %linebuf_10, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 58 'getelementptr' 'linebuf_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%linebuf_12_addr = getelementptr i32 %linebuf_12, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 59 'getelementptr' 'linebuf_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%linebuf_13_addr = getelementptr i32 %linebuf_13, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 60 'getelementptr' 'linebuf_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%linebuf_14_addr = getelementptr i32 %linebuf_14, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 61 'getelementptr' 'linebuf_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%linebuf_16_addr = getelementptr i32 %linebuf_16, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 62 'getelementptr' 'linebuf_16_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%linebuf_17_addr = getelementptr i32 %linebuf_17, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 63 'getelementptr' 'linebuf_17_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%linebuf_18_addr = getelementptr i32 %linebuf_18, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 64 'getelementptr' 'linebuf_18_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%linebuf_20_addr = getelementptr i32 %linebuf_20, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 65 'getelementptr' 'linebuf_20_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%linebuf_21_addr = getelementptr i32 %linebuf_21, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 66 'getelementptr' 'linebuf_21_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%linebuf_22_addr = getelementptr i32 %linebuf_22, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 67 'getelementptr' 'linebuf_22_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%linebuf_24_addr = getelementptr i32 %linebuf_24, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 68 'getelementptr' 'linebuf_24_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%linebuf_25_addr = getelementptr i32 %linebuf_25, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 69 'getelementptr' 'linebuf_25_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%linebuf_26_addr = getelementptr i32 %linebuf_26, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 70 'getelementptr' 'linebuf_26_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%linebuf_28_addr = getelementptr i32 %linebuf_28, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 71 'getelementptr' 'linebuf_28_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%linebuf_29_addr = getelementptr i32 %linebuf_29, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 72 'getelementptr' 'linebuf_29_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%linebuf_30_addr = getelementptr i32 %linebuf_30, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 73 'getelementptr' 'linebuf_30_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.23ns)   --->   "%linebuf_2_load = load i7 %linebuf_2_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 74 'load' 'linebuf_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%f2_addr = getelementptr i32 %f2, i64 0, i64 %zext_ln267" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 75 'getelementptr' 'f2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%f2_1_addr = getelementptr i32 %f2_1, i64 0, i64 %zext_ln267" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 76 'getelementptr' 'f2_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%f2_2_addr = getelementptr i32 %f2_2, i64 0, i64 %zext_ln267" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 77 'getelementptr' 'f2_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%f2_3_addr = getelementptr i32 %f2_3, i64 0, i64 %zext_ln267" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 78 'getelementptr' 'f2_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%f2_4_addr = getelementptr i32 %f2_4, i64 0, i64 %zext_ln267" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 79 'getelementptr' 'f2_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%f2_5_addr = getelementptr i32 %f2_5, i64 0, i64 %zext_ln267" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 80 'getelementptr' 'f2_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%f2_6_addr = getelementptr i32 %f2_6, i64 0, i64 %zext_ln267" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 81 'getelementptr' 'f2_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%f2_7_addr = getelementptr i32 %f2_7, i64 0, i64 %zext_ln267" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 82 'getelementptr' 'f2_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (0.67ns)   --->   "%f2_load = load i2 %f2_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 83 'load' 'f2_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 84 [2/2] (0.67ns)   --->   "%f2_1_load = load i2 %f2_1_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 84 'load' 'f2_1_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 85 [2/2] (0.67ns)   --->   "%f2_2_load = load i2 %f2_2_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 85 'load' 'f2_2_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 86 [2/2] (0.67ns)   --->   "%f2_3_load = load i2 %f2_3_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 86 'load' 'f2_3_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 87 [2/2] (0.67ns)   --->   "%f2_4_load = load i2 %f2_4_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 87 'load' 'f2_4_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 88 [2/2] (0.67ns)   --->   "%f2_5_load = load i2 %f2_5_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 88 'load' 'f2_5_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 89 [2/2] (0.67ns)   --->   "%f2_6_load = load i2 %f2_6_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 89 'load' 'f2_6_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 90 [2/2] (0.67ns)   --->   "%f2_7_load = load i2 %f2_7_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 90 'load' 'f2_7_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 91 [2/2] (1.23ns)   --->   "%linebuf_1_load = load i7 %linebuf_1_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 91 'load' 'linebuf_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%linebuf_load = load i7 %linebuf_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 92 'load' 'linebuf_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 93 [2/2] (1.23ns)   --->   "%linebuf_6_load = load i7 %linebuf_6_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 93 'load' 'linebuf_6_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%linebuf_5_load = load i7 %linebuf_5_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 94 'load' 'linebuf_5_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 95 [2/2] (1.23ns)   --->   "%linebuf_4_load = load i7 %linebuf_4_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 95 'load' 'linebuf_4_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 96 [2/2] (1.23ns)   --->   "%linebuf_10_load = load i7 %linebuf_10_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 96 'load' 'linebuf_10_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 97 [2/2] (1.23ns)   --->   "%linebuf_9_load = load i7 %linebuf_9_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 97 'load' 'linebuf_9_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%linebuf_8_load = load i7 %linebuf_8_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 98 'load' 'linebuf_8_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 99 [2/2] (1.23ns)   --->   "%linebuf_14_load = load i7 %linebuf_14_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 99 'load' 'linebuf_14_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%linebuf_13_load = load i7 %linebuf_13_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 100 'load' 'linebuf_13_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 101 [2/2] (1.23ns)   --->   "%linebuf_12_load = load i7 %linebuf_12_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 101 'load' 'linebuf_12_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%linebuf_18_load = load i7 %linebuf_18_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 102 'load' 'linebuf_18_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 103 [2/2] (1.23ns)   --->   "%linebuf_17_load = load i7 %linebuf_17_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 103 'load' 'linebuf_17_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 104 [2/2] (1.23ns)   --->   "%linebuf_16_load = load i7 %linebuf_16_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 104 'load' 'linebuf_16_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 105 [2/2] (1.23ns)   --->   "%linebuf_22_load = load i7 %linebuf_22_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 105 'load' 'linebuf_22_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%linebuf_21_load = load i7 %linebuf_21_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 106 'load' 'linebuf_21_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 107 [2/2] (1.23ns)   --->   "%linebuf_20_load = load i7 %linebuf_20_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 107 'load' 'linebuf_20_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%linebuf_26_load = load i7 %linebuf_26_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 108 'load' 'linebuf_26_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%linebuf_25_load = load i7 %linebuf_25_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 109 'load' 'linebuf_25_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%linebuf_24_load = load i7 %linebuf_24_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 110 'load' 'linebuf_24_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 111 [2/2] (1.23ns)   --->   "%linebuf_30_load = load i7 %linebuf_30_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 111 'load' 'linebuf_30_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 112 [2/2] (1.23ns)   --->   "%linebuf_29_load = load i7 %linebuf_29_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 112 'load' 'linebuf_29_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 113 [2/2] (1.23ns)   --->   "%linebuf_28_load = load i7 %linebuf_28_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 113 'load' 'linebuf_28_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 114 [1/1] (0.78ns)   --->   "%add_ln267 = add i6 %n2_1, i6 8" [src/srcnn.cpp:267->src/srcnn.cpp:634]   --->   Operation 114 'add' 'add_ln267' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln267 = store i6 %add_ln267, i6 %n2" [src/srcnn.cpp:267->src/srcnn.cpp:634]   --->   Operation 115 'store' 'store_ln267' <Predicate = (!tmp)> <Delay = 0.42>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln268 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_134" [src/srcnn.cpp:268->src/srcnn.cpp:634]   --->   Operation 116 'specpipeline' 'specpipeline_ln268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln267 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:267->src/srcnn.cpp:634]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln267 = specloopname void @_ssdm_op_SpecLoopName, void @empty_125" [src/srcnn.cpp:267->src/srcnn.cpp:634]   --->   Operation 118 'specloopname' 'specloopname_ln267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%linebuf_3_addr = getelementptr i32 %linebuf_3, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 119 'getelementptr' 'linebuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%linebuf_7_addr = getelementptr i32 %linebuf_7, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 120 'getelementptr' 'linebuf_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%linebuf_11_addr = getelementptr i32 %linebuf_11, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 121 'getelementptr' 'linebuf_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%linebuf_15_addr = getelementptr i32 %linebuf_15, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 122 'getelementptr' 'linebuf_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%linebuf_19_addr = getelementptr i32 %linebuf_19, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 123 'getelementptr' 'linebuf_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%linebuf_23_addr = getelementptr i32 %linebuf_23, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 124 'getelementptr' 'linebuf_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%linebuf_27_addr = getelementptr i32 %linebuf_27, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 125 'getelementptr' 'linebuf_27_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%linebuf_31_addr = getelementptr i32 %linebuf_31, i64 0, i64 %zext_ln273_1" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 126 'getelementptr' 'linebuf_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/2] (1.23ns)   --->   "%linebuf_2_load = load i7 %linebuf_2_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 127 'load' 'linebuf_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 128 [1/2] (0.67ns)   --->   "%f2_load = load i2 %f2_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 128 'load' 'f2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 129 [1/2] (0.67ns)   --->   "%f2_1_load = load i2 %f2_1_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 129 'load' 'f2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 130 [1/2] (0.67ns)   --->   "%f2_2_load = load i2 %f2_2_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 130 'load' 'f2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 131 [1/2] (0.67ns)   --->   "%f2_3_load = load i2 %f2_3_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 131 'load' 'f2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 132 [1/2] (0.67ns)   --->   "%f2_4_load = load i2 %f2_4_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 132 'load' 'f2_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 133 [1/2] (0.67ns)   --->   "%f2_5_load = load i2 %f2_5_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 133 'load' 'f2_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 134 [1/2] (0.67ns)   --->   "%f2_6_load = load i2 %f2_6_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 134 'load' 'f2_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 135 [1/2] (0.67ns)   --->   "%f2_7_load = load i2 %f2_7_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 135 'load' 'f2_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 136 [1/2] (1.23ns)   --->   "%linebuf_1_load = load i7 %linebuf_1_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 136 'load' 'linebuf_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 137 [1/2] (1.23ns)   --->   "%linebuf_load = load i7 %linebuf_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 137 'load' 'linebuf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 138 [1/2] (1.23ns)   --->   "%linebuf_6_load = load i7 %linebuf_6_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 138 'load' 'linebuf_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 139 [1/2] (1.23ns)   --->   "%linebuf_5_load = load i7 %linebuf_5_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 139 'load' 'linebuf_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 140 [1/2] (1.23ns)   --->   "%linebuf_4_load = load i7 %linebuf_4_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 140 'load' 'linebuf_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 141 [1/2] (1.23ns)   --->   "%linebuf_10_load = load i7 %linebuf_10_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 141 'load' 'linebuf_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 142 [1/2] (1.23ns)   --->   "%linebuf_9_load = load i7 %linebuf_9_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 142 'load' 'linebuf_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 143 [1/2] (1.23ns)   --->   "%linebuf_8_load = load i7 %linebuf_8_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 143 'load' 'linebuf_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 144 [1/2] (1.23ns)   --->   "%linebuf_14_load = load i7 %linebuf_14_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 144 'load' 'linebuf_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 145 [1/2] (1.23ns)   --->   "%linebuf_13_load = load i7 %linebuf_13_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 145 'load' 'linebuf_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 146 [1/2] (1.23ns)   --->   "%linebuf_12_load = load i7 %linebuf_12_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 146 'load' 'linebuf_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 147 [1/2] (1.23ns)   --->   "%linebuf_18_load = load i7 %linebuf_18_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 147 'load' 'linebuf_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 148 [1/2] (1.23ns)   --->   "%linebuf_17_load = load i7 %linebuf_17_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 148 'load' 'linebuf_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 149 [1/2] (1.23ns)   --->   "%linebuf_16_load = load i7 %linebuf_16_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 149 'load' 'linebuf_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 150 [1/2] (1.23ns)   --->   "%linebuf_22_load = load i7 %linebuf_22_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 150 'load' 'linebuf_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 151 [1/2] (1.23ns)   --->   "%linebuf_21_load = load i7 %linebuf_21_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 151 'load' 'linebuf_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 152 [1/2] (1.23ns)   --->   "%linebuf_20_load = load i7 %linebuf_20_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 152 'load' 'linebuf_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 153 [1/2] (1.23ns)   --->   "%linebuf_26_load = load i7 %linebuf_26_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 153 'load' 'linebuf_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 154 [1/2] (1.23ns)   --->   "%linebuf_25_load = load i7 %linebuf_25_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 154 'load' 'linebuf_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 155 [1/2] (1.23ns)   --->   "%linebuf_24_load = load i7 %linebuf_24_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 155 'load' 'linebuf_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 156 [1/2] (1.23ns)   --->   "%linebuf_30_load = load i7 %linebuf_30_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 156 'load' 'linebuf_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 157 [1/2] (1.23ns)   --->   "%linebuf_29_load = load i7 %linebuf_29_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 157 'load' 'linebuf_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 158 [1/2] (1.23ns)   --->   "%linebuf_28_load = load i7 %linebuf_28_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 158 'load' 'linebuf_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 159 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_2_load, i7 %linebuf_3_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 159 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 160 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_1_load, i7 %linebuf_2_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 160 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 161 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_load, i7 %linebuf_1_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 161 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln275 = store i32 %f2_load, i7 %linebuf_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 162 'store' 'store_ln275' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 163 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_6_load, i7 %linebuf_7_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 163 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 164 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_5_load, i7 %linebuf_6_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 164 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 165 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_4_load, i7 %linebuf_5_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 165 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 166 [1/1] (1.23ns)   --->   "%store_ln275 = store i32 %f2_1_load, i7 %linebuf_4_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 166 'store' 'store_ln275' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 167 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_10_load, i7 %linebuf_11_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 167 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 168 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_9_load, i7 %linebuf_10_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 168 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 169 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_8_load, i7 %linebuf_9_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 169 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 170 [1/1] (1.23ns)   --->   "%store_ln275 = store i32 %f2_2_load, i7 %linebuf_8_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 170 'store' 'store_ln275' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 171 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_14_load, i7 %linebuf_15_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 171 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 172 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_13_load, i7 %linebuf_14_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 172 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_12_load, i7 %linebuf_13_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 173 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 174 [1/1] (1.23ns)   --->   "%store_ln275 = store i32 %f2_3_load, i7 %linebuf_12_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 174 'store' 'store_ln275' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 175 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_18_load, i7 %linebuf_19_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 175 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 176 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_17_load, i7 %linebuf_18_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 176 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 177 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_16_load, i7 %linebuf_17_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 177 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 178 [1/1] (1.23ns)   --->   "%store_ln275 = store i32 %f2_4_load, i7 %linebuf_16_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 178 'store' 'store_ln275' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 179 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_22_load, i7 %linebuf_23_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 179 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 180 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_21_load, i7 %linebuf_22_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 180 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 181 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_20_load, i7 %linebuf_21_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 181 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 182 [1/1] (1.23ns)   --->   "%store_ln275 = store i32 %f2_5_load, i7 %linebuf_20_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 182 'store' 'store_ln275' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 183 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_26_load, i7 %linebuf_27_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 183 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 184 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_25_load, i7 %linebuf_26_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 184 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 185 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_24_load, i7 %linebuf_25_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 185 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 186 [1/1] (1.23ns)   --->   "%store_ln275 = store i32 %f2_6_load, i7 %linebuf_24_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 186 'store' 'store_ln275' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 187 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_30_load, i7 %linebuf_31_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 187 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 188 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_29_load, i7 %linebuf_30_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 188 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 189 [1/1] (1.23ns)   --->   "%store_ln273 = store i32 %linebuf_28_load, i7 %linebuf_29_addr" [src/srcnn.cpp:273->src/srcnn.cpp:634]   --->   Operation 189 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 190 [1/1] (1.23ns)   --->   "%store_ln275 = store i32 %f2_7_load, i7 %linebuf_28_addr" [src/srcnn.cpp:275->src/srcnn.cpp:634]   --->   Operation 190 'store' 'store_ln275' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.inc218.7.i.i" [src/srcnn.cpp:267->src/srcnn.cpp:634]   --->   Operation 191 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.010ns
The critical path consists of the following:
	'alloca' operation ('n2') [42]  (0.000 ns)
	'load' operation ('n2', src/srcnn.cpp:267->src/srcnn.cpp:634) on local variable 'n2' [79]  (0.000 ns)
	'add' operation ('add_ln273', src/srcnn.cpp:273->src/srcnn.cpp:634) [90]  (0.773 ns)
	'getelementptr' operation ('linebuf_2_addr', src/srcnn.cpp:273->src/srcnn.cpp:634) [94]  (0.000 ns)
	'load' operation ('linebuf_2_load', src/srcnn.cpp:273->src/srcnn.cpp:634) on array 'linebuf_2' [124]  (1.237 ns)

 <State 2>: 2.474ns
The critical path consists of the following:
	'load' operation ('linebuf_2_load', src/srcnn.cpp:273->src/srcnn.cpp:634) on array 'linebuf_2' [124]  (1.237 ns)
	'store' operation ('store_ln273', src/srcnn.cpp:273->src/srcnn.cpp:634) of variable 'linebuf_2_load', src/srcnn.cpp:273->src/srcnn.cpp:634 on array 'linebuf_3' [164]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
