#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Thu Apr 11 20:08:57 2019
# Process ID: 5160
# Current directory: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11740 H:\Jorge\UPM\master\1erCuatri\DES\Trabajo_filtroFIR\FILTRO-FIR---DES\FiltroFir\FiltroFir.xpr
# Log file: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/vivado.log
# Journal file: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 904.230 ; gain = 140.262
update_compile_order -fileset sources_1
open_bd_design {H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <design_1> from BD file <H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 951.230 ; gain = 27.516
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Filtro_FIR_4in:1.0 Filtro_FIR_4in_0
endgroup
set_property location {2 537 -239} [get_bd_cells Filtro_FIR_4in_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins Filtro_FIR_4in_0/i_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
set_property location {1 109 -211} [get_bd_cells xlconstant_1]
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
set_property location {1 84 -404} [get_bd_cells xlconstant_2]
set_property location {1 85 -118} [get_bd_cells xlconstant_3]
expected number but got ""
expected number but got ""
expected number but got ""
expected number but got ""
expected number but got ""
expected number but got ""
expected number but got ""
expected number but got ""
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_0
endgroup
delete_bd_objs [get_bd_cells axis_register_slice_0]
set_property -dict [list CONFIG.CONST_WIDTH {8}] [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins Filtro_FIR_4in_0/i_coeff_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Filtro_FIR_4in_0/i_coeff_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins Filtro_FIR_4in_0/i_coeff_2]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins Filtro_FIR_4in_0/i_coeff_3]
regenerate_bd_layout
set_property name Coeff1 [get_bd_cells xlconstant_2]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_nets axi_gpio_1_GPIO2] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports gpio_rtl_1]
delete_bd_objs [get_bd_intf_ports gpio_rtl_0]
delete_bd_objs [get_bd_intf_ports gpio_rtl_2]
delete_bd_objs [get_bd_intf_ports gpio_rtl_3]
regenerate_bd_layout
open_hw
lauch sdk
invalid command name "lauch"
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_ports gpio_rtl_3]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_ports gpio_rtl_2]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_ports gpio_rtl_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_ports gpio_rtl_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_cells axi_gpio_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_nets axi_gpio_1_GPIO2] [get_bd_cells axi_gpio_1]'
undo
INFO: [Common 17-17] undo 'set_property name Coeff1 [get_bd_cells xlconstant_2]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_nets xlconstant_1_dout] [get_bd_nets xlconstant_2_dout] [get_bd_nets xlconstant_3_dout] [get_bd_cells xlconstant_0] [get_bd_cells xlconstant_1] [get_bd_cells xlconstant_2] [get_bd_cells xlconstant_3]
set_property location {5.5 1727 119} [get_bd_cells Filtro_FIR_4in_0]
set_property location {4.5 2051 112} [get_bd_cells Filtro_FIR_4in_0]
set_property location {4.5 2634 95} [get_bd_cells Filtro_FIR_4in_0]
connect_bd_net [get_bd_pins Filtro_FIR_4in_0/i_rstb] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /Filtro_FIR_4in_0/i_rstb(undef)
set_property location {2536 67} [get_bd_intf_ports gpio_rtl_0]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports gpio_rtl_0]
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_0/GPIO
validate_bd_design
CRITICAL WARNING: [BD 41-1649] </axi_gpio_1/S_AXI/Reg> is mapped at contiguous segments in master </processing_system7_0/Data/SEG_axi_gpio_1_Reg2> at <0x80000000 [ 32K ]> and in master </processing_system7_0/Data/SEG_axi_gpio_1_Reg> at <0x7FFF8000 [ 32K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must be mapped to the same offset in all masters, or to contiguous addresses that can be combined into a single aligned address. The combination of these two addresses is <0x7FFF8000 [ 64K ]> which is misaligned.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Filtro_FIR_4in_0/i_coeff_0
/Filtro_FIR_4in_0/i_coeff_1
/Filtro_FIR_4in_0/i_coeff_2
/Filtro_FIR_4in_0/i_coeff_3
/Filtro_FIR_4in_0/i_data

delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_nets axi_gpio_1_GPIO2] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.NUM_SI {4} CONFIG.NUM_MI {2}] [get_bd_cells ps7_0_axi_periph]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells ps7_0_axi_periph]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {4}] [get_bd_cells ps7_0_axi_periph]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells ps7_0_axi_periph]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells ps7_0_axi_periph]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {4}] [get_bd_cells ps7_0_axi_periph]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells ps7_0_axi_periph]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUM_SI {4} CONFIG.NUM_MI {2}] [get_bd_cells ps7_0_axi_periph]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_cells axi_gpio_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_nets axi_gpio_1_GPIO2] [get_bd_cells axi_gpio_1]'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_0/GPIO
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 20:38:48 2019...
