// Seed: 1312188527
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri id_5,
    output wor id_6,
    output tri1 id_7,
    output supply0 id_8,
    input wor id_9,
    input wire id_10,
    output wand id_11,
    input tri id_12,
    input uwire id_13,
    output uwire id_14,
    input wor id_15,
    input wor id_16,
    input uwire id_17,
    input tri id_18,
    input wand id_19,
    input supply1 id_20,
    output wand id_21
);
  wire id_23;
  assign id_8 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output tri   id_3,
    output wire  id_4,
    output tri   id_5,
    output tri0  id_6,
    input  wand  id_7,
    input  wire  id_8,
    input  uwire id_9,
    input  tri0  id_10
);
  wire id_12;
  integer id_13;
  assign id_13 = id_9;
  module_0(
      id_0,
      id_7,
      id_8,
      id_7,
      id_2,
      id_13,
      id_4,
      id_13,
      id_6,
      id_8,
      id_1,
      id_5,
      id_2,
      id_8,
      id_5,
      id_13,
      id_7,
      id_8,
      id_7,
      id_2,
      id_9,
      id_6
  );
  assign id_3 = 1'b0;
  always repeat (1'b0) id_4 = 1;
endmodule
