// Seed: 1053555004
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output uwire id_2,
    input supply0 id_3
);
  logic id_5;
  ;
  wire id_6;
  tri1 id_7;
  wire id_8;
  assign id_7 = -1;
  assign id_7 = id_3;
  wire [1 'd0 : -1] id_9;
  wire id_10, id_11;
  wire id_12, id_13, id_14, id_15, id_16, id_17;
  assign module_1._id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd13
) (
    output tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output tri id_3,
    input wand _id_4
    , id_14,
    input uwire id_5,
    input uwire id_6
    , id_15,
    input wor id_7,
    output wor id_8,
    input tri1 id_9,
    input wor id_10[-1 : id_4  ==  -1],
    output uwire id_11,
    output tri id_12
);
  module_0 modCall_1 (
      id_2,
      id_10,
      id_12,
      id_9
  );
endmodule
