[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920454 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920454 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920454 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12981460 heartbeat IPC: 0.9939 cumulative IPC: 0.9939 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21832565 heartbeat IPC: 1.13 cumulative IPC: 1.058 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29591855 heartbeat IPC: 1.289 cumulative IPC: 1.125 (Simulation time: 00 hr 02 min 54 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35543779 cumulative IPC: 1.125 (Simulation time: 00 hr 03 min 42 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35543779 cumulative IPC: 1.125 (Simulation time: 00 hr 03 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.125 instructions: 40000002 cycles: 35543779
CPU 0 Branch Prediction Accuracy: 94.54% MPKI: 12.14 Average ROB Occupancy at Mispredict: 40.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.349
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331411 HIT:     329864 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331411 HIT:     329864 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 353.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875313 HIT:     830605 MISS:      44708 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711601 HIT:     678128 MISS:      33473 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43600 HIT:      35485 MISS:       8115 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116896 HIT:     116797 MISS:         99 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3216 HIT:        195 MISS:       3021 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.03 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4657115 HIT:    4243023 MISS:     414092 MSHR_MERGE:     107498
cpu0->cpu0_L1I LOAD         ACCESS:    4657115 HIT:    4243023 MISS:     414092 MSHR_MERGE:     107498
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.873 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14250718 HIT:   13636074 MISS:     614644 MSHR_MERGE:     162817
cpu0->cpu0_L1D LOAD         ACCESS:    7914982 HIT:    7420075 MISS:     494907 MSHR_MERGE:      89897
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332271 HIT:    6215757 MISS:     116514 MSHR_MERGE:      72913
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3465 HIT:        242 MISS:       3223 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4083354 HIT:    3983497 MISS:      99857 MSHR_MERGE:      62790
cpu0->cpu0_ITLB LOAD         ACCESS:    4083354 HIT:    3983497 MISS:      99857 MSHR_MERGE:      62790
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.859 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13511035 HIT:   13133327 MISS:     377708 MSHR_MERGE:      83364
cpu0->cpu0_DTLB LOAD         ACCESS:   13511035 HIT:   13133327 MISS:     377708 MSHR_MERGE:      83364
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.755 cycles
cpu0->LLC TOTAL        ACCESS:      58805 HIT:      46642 MISS:      12163 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33473 HIT:      25789 MISS:       7684 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8115 HIT:       5303 MISS:       2812 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14196 HIT:      14164 MISS:         32 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3021 HIT:       1386 MISS:       1635 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        703
  ROW_BUFFER_MISS:      11428
  AVG DBUS CONGESTED CYCLE: 19.34
Channel 0 WQ ROW_BUFFER_HIT:        304
  ROW_BUFFER_MISS:        911
  FULL:          0
Channel 0 REFRESHES ISSUED:       2962
