INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/ALU_32_5_bit/ALU_32_5_bit.srcs/sources_1/new/ALU_32_5_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/ALU_32_5_bit/ALU_32_5_bit.srcs/sim_1/new/ALU_32_5_bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
