<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIMachineFunctionInfo.h source code [llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPUBufferPseudoSourceValue,llvm::AMDGPUImagePseudoSourceValue,llvm::SIMachineFunctionInfo,llvm::yaml::MappingTraits,llvm::yaml::SIMachineFunctionInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIMachineFunctionInfo.h.html'>SIMachineFunctionInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==- SIMachineFunctionInfo.h - SIMachineFunctionInfo interface --*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H">LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H">LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPUArgumentUsageInfo.h.html">"AMDGPUArgumentUsageInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUMachineFunction.h.html">"AMDGPUMachineFunction.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/SparseBitVector.h.html">"llvm/ADT/SparseBitVector.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html">"llvm/CodeGen/MIRYamlMapping.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html">"llvm/CodeGen/PseudoSourceValue.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../include/c++/7/array.html">&lt;array&gt;</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" id="llvm::MachineFrameInfo">MachineFrameInfo</a>;</td></tr>
<tr><th id="39">39</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="40">40</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUImagePseudoSourceValue" title='llvm::AMDGPUImagePseudoSourceValue' data-ref="llvm::AMDGPUImagePseudoSourceValue">AMDGPUImagePseudoSourceValue</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a> {</td></tr>
<tr><th id="43">43</th><td><b>public</b>:</td></tr>
<tr><th id="44">44</th><td>  <i>// TODO: Is the img rsrc useful?</i></td></tr>
<tr><th id="45">45</th><td>  <b>explicit</b> <dfn class="decl def" id="_ZN4llvm28AMDGPUImagePseudoSourceValueC1ERKNS_15TargetInstrInfoE" title='llvm::AMDGPUImagePseudoSourceValue::AMDGPUImagePseudoSourceValue' data-ref="_ZN4llvm28AMDGPUImagePseudoSourceValueC1ERKNS_15TargetInstrInfoE">AMDGPUImagePseudoSourceValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col7 decl" id="707TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="707TII">TII</dfn>) :</td></tr>
<tr><th id="46">46</th><td>    <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a><a class="ref" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZN4llvm17PseudoSourceValueC1EjRKNS_15TargetInstrInfoE" title='llvm::PseudoSourceValue::PseudoSourceValue' data-ref="_ZN4llvm17PseudoSourceValueC1EjRKNS_15TargetInstrInfoE">(</a><a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::TargetCustom" title='llvm::PseudoSourceValue::PSVKind::TargetCustom' data-ref="llvm::PseudoSourceValue::PSVKind::TargetCustom">TargetCustom</a>, <a class="local col7 ref" href="#707TII" title='TII' data-ref="707TII">TII</a>) {}</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm28AMDGPUImagePseudoSourceValue10isConstantEPKNS_16MachineFrameInfoE" title='llvm::AMDGPUImagePseudoSourceValue::isConstant' data-ref="_ZNK4llvm28AMDGPUImagePseudoSourceValue10isConstantEPKNS_16MachineFrameInfoE">isConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> *) <em>const</em> override {</td></tr>
<tr><th id="49">49</th><td>    <i>// This should probably be true for most images, but we will start by being</i></td></tr>
<tr><th id="50">50</th><td><i>    // conservative.</i></td></tr>
<tr><th id="51">51</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="52">52</th><td>  }</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm28AMDGPUImagePseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE" title='llvm::AMDGPUImagePseudoSourceValue::isAliased' data-ref="_ZNK4llvm28AMDGPUImagePseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE">isAliased</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> *) <em>const</em> override {</td></tr>
<tr><th id="55">55</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="56">56</th><td>  }</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm28AMDGPUImagePseudoSourceValue8mayAliasEPKNS_16MachineFrameInfoE" title='llvm::AMDGPUImagePseudoSourceValue::mayAlias' data-ref="_ZNK4llvm28AMDGPUImagePseudoSourceValue8mayAliasEPKNS_16MachineFrameInfoE">mayAlias</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> *) <em>const</em> override {</td></tr>
<tr><th id="59">59</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="60">60</th><td>  }</td></tr>
<tr><th id="61">61</th><td>};</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUBufferPseudoSourceValue" title='llvm::AMDGPUBufferPseudoSourceValue' data-ref="llvm::AMDGPUBufferPseudoSourceValue">AMDGPUBufferPseudoSourceValue</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a> {</td></tr>
<tr><th id="64">64</th><td><b>public</b>:</td></tr>
<tr><th id="65">65</th><td>  <b>explicit</b> <dfn class="decl def" id="_ZN4llvm29AMDGPUBufferPseudoSourceValueC1ERKNS_15TargetInstrInfoE" title='llvm::AMDGPUBufferPseudoSourceValue::AMDGPUBufferPseudoSourceValue' data-ref="_ZN4llvm29AMDGPUBufferPseudoSourceValueC1ERKNS_15TargetInstrInfoE">AMDGPUBufferPseudoSourceValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col8 decl" id="708TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="708TII">TII</dfn>) :</td></tr>
<tr><th id="66">66</th><td>    <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a><a class="ref" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZN4llvm17PseudoSourceValueC1EjRKNS_15TargetInstrInfoE" title='llvm::PseudoSourceValue::PseudoSourceValue' data-ref="_ZN4llvm17PseudoSourceValueC1EjRKNS_15TargetInstrInfoE">(</a><a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::PSVKind::TargetCustom" title='llvm::PseudoSourceValue::PSVKind::TargetCustom' data-ref="llvm::PseudoSourceValue::PSVKind::TargetCustom">TargetCustom</a>, <a class="local col8 ref" href="#708TII" title='TII' data-ref="708TII">TII</a>) { }</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm29AMDGPUBufferPseudoSourceValue10isConstantEPKNS_16MachineFrameInfoE" title='llvm::AMDGPUBufferPseudoSourceValue::isConstant' data-ref="_ZNK4llvm29AMDGPUBufferPseudoSourceValue10isConstantEPKNS_16MachineFrameInfoE">isConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> *) <em>const</em> override {</td></tr>
<tr><th id="69">69</th><td>    <i>// This should probably be true for most images, but we will start by being</i></td></tr>
<tr><th id="70">70</th><td><i>    // conservative.</i></td></tr>
<tr><th id="71">71</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="72">72</th><td>  }</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm29AMDGPUBufferPseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE" title='llvm::AMDGPUBufferPseudoSourceValue::isAliased' data-ref="_ZNK4llvm29AMDGPUBufferPseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE">isAliased</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> *) <em>const</em> override {</td></tr>
<tr><th id="75">75</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm29AMDGPUBufferPseudoSourceValue8mayAliasEPKNS_16MachineFrameInfoE" title='llvm::AMDGPUBufferPseudoSourceValue::mayAlias' data-ref="_ZNK4llvm29AMDGPUBufferPseudoSourceValue8mayAliasEPKNS_16MachineFrameInfoE">mayAlias</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> *) <em>const</em> override {</td></tr>
<tr><th id="79">79</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="80">80</th><td>  }</td></tr>
<tr><th id="81">81</th><td>};</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><b>namespace</b> <span class="namespace">yaml</span> {</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><b>struct</b> <dfn class="type def" id="llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo">SIMachineFunctionInfo</dfn> final : <b>public</b> <span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::MachineFunctionInfo" title='llvm::yaml::MachineFunctionInfo' data-ref="llvm::yaml::MachineFunctionInfo">MachineFunctionInfo</a> {</td></tr>
<tr><th id="86">86</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize" title='llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize' data-ref="llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize">ExplicitKernArgSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="87">87</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign" title='llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign' data-ref="llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign">MaxKernArgAlign</dfn> = <var>0</var>;</td></tr>
<tr><th id="88">88</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::yaml::SIMachineFunctionInfo::LDSSize" title='llvm::yaml::SIMachineFunctionInfo::LDSSize' data-ref="llvm::yaml::SIMachineFunctionInfo::LDSSize">LDSSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <dfn class="decl" id="llvm::yaml::SIMachineFunctionInfo::IsEntryFunction" title='llvm::yaml::SIMachineFunctionInfo::IsEntryFunction' data-ref="llvm::yaml::SIMachineFunctionInfo::IsEntryFunction">IsEntryFunction</dfn> = <b>false</b>;</td></tr>
<tr><th id="90">90</th><td>  <em>bool</em> <dfn class="decl" id="llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath" title='llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath' data-ref="llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath">NoSignedZerosFPMath</dfn> = <b>false</b>;</td></tr>
<tr><th id="91">91</th><td>  <em>bool</em> <dfn class="decl" id="llvm::yaml::SIMachineFunctionInfo::MemoryBound" title='llvm::yaml::SIMachineFunctionInfo::MemoryBound' data-ref="llvm::yaml::SIMachineFunctionInfo::MemoryBound">MemoryBound</dfn> = <b>false</b>;</td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <dfn class="decl" id="llvm::yaml::SIMachineFunctionInfo::WaveLimiter" title='llvm::yaml::SIMachineFunctionInfo::WaveLimiter' data-ref="llvm::yaml::SIMachineFunctionInfo::WaveLimiter">WaveLimiter</dfn> = <b>false</b>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue">StringValue</a> <dfn class="decl" id="llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg" title='llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg' data-ref="llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg">ScratchRSrcReg</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1EPKc" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EPKc"></a><q>"$private_rsrc_reg"</q>;</td></tr>
<tr><th id="95">95</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue">StringValue</a> <dfn class="decl" id="llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg">ScratchWaveOffsetReg</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1EPKc" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EPKc"></a><q>"$scratch_wave_offset_reg"</q>;</td></tr>
<tr><th id="96">96</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue">StringValue</a> <dfn class="decl" id="llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg">FrameOffsetReg</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1EPKc" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EPKc"></a><q>"$fp_reg"</q>;</td></tr>
<tr><th id="97">97</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue">StringValue</a> <dfn class="decl" id="llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg">StackPtrOffsetReg</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1EPKc" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EPKc"></a><q>"$sp_reg"</q>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <dfn class="decl" id="_ZN4llvm4yaml21SIMachineFunctionInfoC1Ev" title='llvm::yaml::SIMachineFunctionInfo::SIMachineFunctionInfo' data-ref="_ZN4llvm4yaml21SIMachineFunctionInfoC1Ev">SIMachineFunctionInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="100">100</th><td>  <dfn class="decl" id="_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE" title='llvm::yaml::SIMachineFunctionInfo::SIMachineFunctionInfo' data-ref="_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE">SIMachineFunctionInfo</dfn>(<em>const</em> <span class="namespace">llvm::</span><a class="type" href="#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;,</td></tr>
<tr><th id="101">101</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="709TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="709TRI">TRI</dfn>);</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZN4llvm4yaml21SIMachineFunctionInfo11mappingImplERNS0_2IOE" title='llvm::yaml::SIMachineFunctionInfo::mappingImpl' data-ref="_ZN4llvm4yaml21SIMachineFunctionInfo11mappingImplERNS0_2IOE">mappingImpl</dfn>(<span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::IO" title='llvm::yaml::IO' data-ref="llvm::yaml::IO">IO</a> &amp;<dfn class="local col0 decl" id="710YamlIO" title='YamlIO' data-type='yaml::IO &amp;' data-ref="710YamlIO">YamlIO</dfn>) override;</td></tr>
<tr><th id="104">104</th><td>  <dfn class="virtual decl" id="_ZN4llvm4yaml21SIMachineFunctionInfoD1Ev" title='llvm::yaml::SIMachineFunctionInfo::~SIMachineFunctionInfo' data-ref="_ZN4llvm4yaml21SIMachineFunctionInfoD1Ev">~SIMachineFunctionInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="105">105</th><td>};</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><b>template</b> &lt;&gt; <b>struct</b> <dfn class="type def" id="llvm::yaml::MappingTraits" title='llvm::yaml::MappingTraits' data-ref="llvm::yaml::MappingTraits"><a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::MappingTraits" title='llvm::yaml::MappingTraits' data-ref="llvm::yaml::MappingTraits">MappingTraits</a></dfn>&lt;<a class="type" href="#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt; {</td></tr>
<tr><th id="108">108</th><td>  <em>static</em> <em>void</em> <dfn class="decl def" id="_ZN4llvm4yaml13MappingTraitsINS0_21SIMachineFunctionInfoEE7mappingERNS0_2IOERS2_" title='llvm::yaml::MappingTraits&lt;llvm::yaml::SIMachineFunctionInfo&gt;::mapping' data-ref="_ZN4llvm4yaml13MappingTraitsINS0_21SIMachineFunctionInfoEE7mappingERNS0_2IOERS2_">mapping</dfn>(<a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::IO" title='llvm::yaml::IO' data-ref="llvm::yaml::IO">IO</a> &amp;<dfn class="local col1 decl" id="711YamlIO" title='YamlIO' data-type='llvm::yaml::IO &amp;' data-ref="711YamlIO">YamlIO</dfn>, <a class="type" href="#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col2 decl" id="712MFI" title='MFI' data-type='llvm::yaml::SIMachineFunctionInfo &amp;' data-ref="712MFI">MFI</dfn>) {</td></tr>
<tr><th id="109">109</th><td>    <a class="local col1 ref" href="#711YamlIO" title='YamlIO' data-ref="711YamlIO">YamlIO</a>.<a class="ref" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"explicitKernArgSize"</q>, <span class='refarg'><a class="local col2 ref" href="#712MFI" title='MFI' data-ref="712MFI">MFI</a>.<a class="ref" href="#llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize" title='llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize' data-ref="llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize">ExplicitKernArgSize</a></span>,</td></tr>
<tr><th id="110">110</th><td>                       <a class="macro" href="../../../../../include/stdint.h.html#272" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>));</td></tr>
<tr><th id="111">111</th><td>    <a class="local col1 ref" href="#711YamlIO" title='YamlIO' data-ref="711YamlIO">YamlIO</a>.<a class="ref" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"maxKernArgAlign"</q>, <span class='refarg'><a class="local col2 ref" href="#712MFI" title='MFI' data-ref="712MFI">MFI</a>.<a class="ref" href="#llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign" title='llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign' data-ref="llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign">MaxKernArgAlign</a></span>, <var>0u</var>);</td></tr>
<tr><th id="112">112</th><td>    <a class="local col1 ref" href="#711YamlIO" title='YamlIO' data-ref="711YamlIO">YamlIO</a>.<a class="ref" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"ldsSize"</q>, <span class='refarg'><a class="local col2 ref" href="#712MFI" title='MFI' data-ref="712MFI">MFI</a>.<a class="ref" href="#llvm::yaml::SIMachineFunctionInfo::LDSSize" title='llvm::yaml::SIMachineFunctionInfo::LDSSize' data-ref="llvm::yaml::SIMachineFunctionInfo::LDSSize">LDSSize</a></span>, <var>0u</var>);</td></tr>
<tr><th id="113">113</th><td>    <a class="local col1 ref" href="#711YamlIO" title='YamlIO' data-ref="711YamlIO">YamlIO</a>.<a class="ref" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"isEntryFunction"</q>, <span class='refarg'><a class="local col2 ref" href="#712MFI" title='MFI' data-ref="712MFI">MFI</a>.<a class="ref" href="#llvm::yaml::SIMachineFunctionInfo::IsEntryFunction" title='llvm::yaml::SIMachineFunctionInfo::IsEntryFunction' data-ref="llvm::yaml::SIMachineFunctionInfo::IsEntryFunction">IsEntryFunction</a></span>, <b>false</b>);</td></tr>
<tr><th id="114">114</th><td>    <a class="local col1 ref" href="#711YamlIO" title='YamlIO' data-ref="711YamlIO">YamlIO</a>.<a class="ref" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"noSignedZerosFPMath"</q>, <span class='refarg'><a class="local col2 ref" href="#712MFI" title='MFI' data-ref="712MFI">MFI</a>.<a class="ref" href="#llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath" title='llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath' data-ref="llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath">NoSignedZerosFPMath</a></span>, <b>false</b>);</td></tr>
<tr><th id="115">115</th><td>    <a class="local col1 ref" href="#711YamlIO" title='YamlIO' data-ref="711YamlIO">YamlIO</a>.<a class="ref" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"memoryBound"</q>, <span class='refarg'><a class="local col2 ref" href="#712MFI" title='MFI' data-ref="712MFI">MFI</a>.<a class="ref" href="#llvm::yaml::SIMachineFunctionInfo::MemoryBound" title='llvm::yaml::SIMachineFunctionInfo::MemoryBound' data-ref="llvm::yaml::SIMachineFunctionInfo::MemoryBound">MemoryBound</a></span>, <b>false</b>);</td></tr>
<tr><th id="116">116</th><td>    <a class="local col1 ref" href="#711YamlIO" title='YamlIO' data-ref="711YamlIO">YamlIO</a>.<a class="ref" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"waveLimiter"</q>, <span class='refarg'><a class="local col2 ref" href="#712MFI" title='MFI' data-ref="712MFI">MFI</a>.<a class="ref" href="#llvm::yaml::SIMachineFunctionInfo::WaveLimiter" title='llvm::yaml::SIMachineFunctionInfo::WaveLimiter' data-ref="llvm::yaml::SIMachineFunctionInfo::WaveLimiter">WaveLimiter</a></span>, <b>false</b>);</td></tr>
<tr><th id="117">117</th><td>    <a class="local col1 ref" href="#711YamlIO" title='YamlIO' data-ref="711YamlIO">YamlIO</a>.<a class="ref" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"scratchRSrcReg"</q>, <span class='refarg'><a class="local col2 ref" href="#712MFI" title='MFI' data-ref="712MFI">MFI</a>.<a class="ref" href="#llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg" title='llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg' data-ref="llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg">ScratchRSrcReg</a></span>,</td></tr>
<tr><th id="118">118</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue">StringValue</a><a class="ref" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1EPKc" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EPKc">(</a><q>"$private_rsrc_reg"</q>));</td></tr>
<tr><th id="119">119</th><td>    <a class="local col1 ref" href="#711YamlIO" title='YamlIO' data-ref="711YamlIO">YamlIO</a>.<a class="ref" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"scratchWaveOffsetReg"</q>, <span class='refarg'><a class="local col2 ref" href="#712MFI" title='MFI' data-ref="712MFI">MFI</a>.<a class="ref" href="#llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg">ScratchWaveOffsetReg</a></span>,</td></tr>
<tr><th id="120">120</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue">StringValue</a><a class="ref" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1EPKc" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EPKc">(</a><q>"$scratch_wave_offset_reg"</q>));</td></tr>
<tr><th id="121">121</th><td>    <a class="local col1 ref" href="#711YamlIO" title='YamlIO' data-ref="711YamlIO">YamlIO</a>.<a class="ref" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"frameOffsetReg"</q>, <span class='refarg'><a class="local col2 ref" href="#712MFI" title='MFI' data-ref="712MFI">MFI</a>.<a class="ref" href="#llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg">FrameOffsetReg</a></span>,</td></tr>
<tr><th id="122">122</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue">StringValue</a><a class="ref" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1EPKc" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EPKc">(</a><q>"$fp_reg"</q>));</td></tr>
<tr><th id="123">123</th><td>    <a class="local col1 ref" href="#711YamlIO" title='YamlIO' data-ref="711YamlIO">YamlIO</a>.<a class="ref" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"stackPtrOffsetReg"</q>, <span class='refarg'><a class="local col2 ref" href="#712MFI" title='MFI' data-ref="712MFI">MFI</a>.<a class="ref" href="#llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg">StackPtrOffsetReg</a></span>,</td></tr>
<tr><th id="124">124</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue">StringValue</a><a class="ref" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1EPKc" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EPKc">(</a><q>"$sp_reg"</q>));</td></tr>
<tr><th id="125">125</th><td>  }</td></tr>
<tr><th id="126">126</th><td>};</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>} <i>// end namespace yaml</i></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><i class="doc">/// This class keeps track of the SPI_SP_INPUT_ADDR config register, which</i></td></tr>
<tr><th id="131">131</th><td><i class="doc">/// tells the hardware which interpolation parameters to load.</i></td></tr>
<tr><th id="132">132</th><td><b>class</b> <dfn class="type def" id="llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</dfn> final : <b>public</b> <a class="type" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction" title='llvm::AMDGPUMachineFunction' data-ref="llvm::AMDGPUMachineFunction">AMDGPUMachineFunction</a> {</td></tr>
<tr><th id="133">133</th><td>  <b>friend</b> <b>class</b> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine">GCNTargetMachine</a>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::TIDReg" title='llvm::SIMachineFunctionInfo::TIDReg' data-ref="llvm::SIMachineFunctionInfo::TIDReg">TIDReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i>// Registers that may be reserved for spilling purposes. These may be the same</i></td></tr>
<tr><th id="138">138</th><td><i>  // as the input registers.</i></td></tr>
<tr><th id="139">139</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::ScratchRSrcReg" title='llvm::SIMachineFunctionInfo::ScratchRSrcReg' data-ref="llvm::SIMachineFunctionInfo::ScratchRSrcReg">ScratchRSrcReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;PRIVATE_RSRC_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">PRIVATE_RSRC_REG</span>;</td></tr>
<tr><th id="140">140</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::ScratchWaveOffsetReg" title='llvm::SIMachineFunctionInfo::ScratchWaveOffsetReg' data-ref="llvm::SIMachineFunctionInfo::ScratchWaveOffsetReg">ScratchWaveOffsetReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;SCRATCH_WAVE_OFFSET_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">SCRATCH_WAVE_OFFSET_REG</span>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <i>// This is the current function's incremented size from the kernel's scratch</i></td></tr>
<tr><th id="143">143</th><td><i>  // wave offset register. For an entry function, this is exactly the same as</i></td></tr>
<tr><th id="144">144</th><td><i>  // the ScratchWaveOffsetReg.</i></td></tr>
<tr><th id="145">145</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::FrameOffsetReg" title='llvm::SIMachineFunctionInfo::FrameOffsetReg' data-ref="llvm::SIMachineFunctionInfo::FrameOffsetReg">FrameOffsetReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;FP_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">FP_REG</span>;</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <i>// Top of the stack SGPR offset derived from the ScratchWaveOffsetReg.</i></td></tr>
<tr><th id="148">148</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::StackPtrOffsetReg" title='llvm::SIMachineFunctionInfo::StackPtrOffsetReg' data-ref="llvm::SIMachineFunctionInfo::StackPtrOffsetReg">StackPtrOffsetReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;SP_REG&apos; in namespace &apos;llvm::AMDGPU&apos;">SP_REG</span>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a> <dfn class="decl" id="llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</dfn>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <i>// State of MODE register, assumed FP mode.</i></td></tr>
<tr><th id="153">153</th><td>  <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults">SIModeRegisterDefaults</a> <dfn class="decl" id="llvm::SIMachineFunctionInfo::Mode" title='llvm::SIMachineFunctionInfo::Mode' data-ref="llvm::SIMachineFunctionInfo::Mode">Mode</dfn>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <i>// Graphics info.</i></td></tr>
<tr><th id="156">156</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::PSInputAddr" title='llvm::SIMachineFunctionInfo::PSInputAddr' data-ref="llvm::SIMachineFunctionInfo::PSInputAddr">PSInputAddr</dfn> = <var>0</var>;</td></tr>
<tr><th id="157">157</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::PSInputEnable" title='llvm::SIMachineFunctionInfo::PSInputEnable' data-ref="llvm::SIMachineFunctionInfo::PSInputEnable">PSInputEnable</dfn> = <var>0</var>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <i class="doc">/// Number of bytes of arguments this function has on the stack. If the callee</i></td></tr>
<tr><th id="160">160</th><td><i class="doc">  /// is expected to restore the argument stack this should be a multiple of 16,</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">  /// all usable during a tail call.</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="163">163</th><td><i class="doc">  /// The alternative would forbid tail call optimisation in some cases: if we</i></td></tr>
<tr><th id="164">164</th><td><i class="doc">  /// want to transfer control from a function with 8-bytes of stack-argument</i></td></tr>
<tr><th id="165">165</th><td><i class="doc">  /// space to a function with 16-bytes then misalignment of this value would</i></td></tr>
<tr><th id="166">166</th><td><i class="doc">  /// make a stack adjustment necessary, which could not be undone by the</i></td></tr>
<tr><th id="167">167</th><td><i class="doc">  /// callee.</i></td></tr>
<tr><th id="168">168</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::BytesInStackArgArea" title='llvm::SIMachineFunctionInfo::BytesInStackArgArea' data-ref="llvm::SIMachineFunctionInfo::BytesInStackArgArea">BytesInStackArgArea</dfn> = <var>0</var>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::ReturnsVoid" title='llvm::SIMachineFunctionInfo::ReturnsVoid' data-ref="llvm::SIMachineFunctionInfo::ReturnsVoid">ReturnsVoid</dfn> = <b>true</b>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <i>// A pair of default/requested minimum/maximum flat work group sizes.</i></td></tr>
<tr><th id="173">173</th><td><i>  // Minimum - first, maximum - second.</i></td></tr>
<tr><th id="174">174</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIMachineFunctionInfo::FlatWorkGroupSizes" title='llvm::SIMachineFunctionInfo::FlatWorkGroupSizes' data-ref="llvm::SIMachineFunctionInfo::FlatWorkGroupSizes">FlatWorkGroupSizes</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><var>0</var>, <var>0</var>};</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <i>// A pair of default/requested minimum/maximum number of waves per execution</i></td></tr>
<tr><th id="177">177</th><td><i>  // unit. Minimum - first, maximum - second.</i></td></tr>
<tr><th id="178">178</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIMachineFunctionInfo::WavesPerEU" title='llvm::SIMachineFunctionInfo::WavesPerEU' data-ref="llvm::SIMachineFunctionInfo::WavesPerEU">WavesPerEU</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><var>0</var>, <var>0</var>};</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *,</td></tr>
<tr><th id="181">181</th><td>           <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<em>const</em> <a class="type" href="#llvm::AMDGPUBufferPseudoSourceValue" title='llvm::AMDGPUBufferPseudoSourceValue' data-ref="llvm::AMDGPUBufferPseudoSourceValue">AMDGPUBufferPseudoSourceValue</a>&gt;&gt; <dfn class="decl" id="llvm::SIMachineFunctionInfo::BufferPSVs" title='llvm::SIMachineFunctionInfo::BufferPSVs' data-ref="llvm::SIMachineFunctionInfo::BufferPSVs">BufferPSVs</dfn>;</td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *,</td></tr>
<tr><th id="183">183</th><td>           <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<em>const</em> <a class="type" href="#llvm::AMDGPUImagePseudoSourceValue" title='llvm::AMDGPUImagePseudoSourceValue' data-ref="llvm::AMDGPUImagePseudoSourceValue">AMDGPUImagePseudoSourceValue</a>&gt;&gt; <dfn class="decl" id="llvm::SIMachineFunctionInfo::ImagePSVs" title='llvm::SIMachineFunctionInfo::ImagePSVs' data-ref="llvm::SIMachineFunctionInfo::ImagePSVs">ImagePSVs</dfn>;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><b>private</b>:</td></tr>
<tr><th id="186">186</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::LDSWaveSpillSize" title='llvm::SIMachineFunctionInfo::LDSWaveSpillSize' data-ref="llvm::SIMachineFunctionInfo::LDSWaveSpillSize">LDSWaveSpillSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="187">187</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs">NumUserSGPRs</dfn> = <var>0</var>;</td></tr>
<tr><th id="188">188</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs">NumSystemSGPRs</dfn> = <var>0</var>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::HasSpilledSGPRs" title='llvm::SIMachineFunctionInfo::HasSpilledSGPRs' data-ref="llvm::SIMachineFunctionInfo::HasSpilledSGPRs">HasSpilledSGPRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="191">191</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::HasSpilledVGPRs" title='llvm::SIMachineFunctionInfo::HasSpilledVGPRs' data-ref="llvm::SIMachineFunctionInfo::HasSpilledVGPRs">HasSpilledVGPRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="192">192</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::HasNonSpillStackObjects" title='llvm::SIMachineFunctionInfo::HasNonSpillStackObjects' data-ref="llvm::SIMachineFunctionInfo::HasNonSpillStackObjects">HasNonSpillStackObjects</dfn> = <b>false</b>;</td></tr>
<tr><th id="193">193</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::IsStackRealigned" title='llvm::SIMachineFunctionInfo::IsStackRealigned' data-ref="llvm::SIMachineFunctionInfo::IsStackRealigned">IsStackRealigned</dfn> = <b>false</b>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::NumSpilledSGPRs" title='llvm::SIMachineFunctionInfo::NumSpilledSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSpilledSGPRs">NumSpilledSGPRs</dfn> = <var>0</var>;</td></tr>
<tr><th id="196">196</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::NumSpilledVGPRs" title='llvm::SIMachineFunctionInfo::NumSpilledVGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSpilledVGPRs">NumSpilledVGPRs</dfn> = <var>0</var>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <i>// Feature bits required for inputs passed in user SGPRs.</i></td></tr>
<tr><th id="199">199</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::PrivateSegmentBuffer" title='llvm::SIMachineFunctionInfo::PrivateSegmentBuffer' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentBuffer">PrivateSegmentBuffer</dfn> : <var>1</var>;</td></tr>
<tr><th id="200">200</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::DispatchPtr" title='llvm::SIMachineFunctionInfo::DispatchPtr' data-ref="llvm::SIMachineFunctionInfo::DispatchPtr">DispatchPtr</dfn> : <var>1</var>;</td></tr>
<tr><th id="201">201</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::QueuePtr" title='llvm::SIMachineFunctionInfo::QueuePtr' data-ref="llvm::SIMachineFunctionInfo::QueuePtr">QueuePtr</dfn> : <var>1</var>;</td></tr>
<tr><th id="202">202</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::KernargSegmentPtr" title='llvm::SIMachineFunctionInfo::KernargSegmentPtr' data-ref="llvm::SIMachineFunctionInfo::KernargSegmentPtr">KernargSegmentPtr</dfn> : <var>1</var>;</td></tr>
<tr><th id="203">203</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::DispatchID" title='llvm::SIMachineFunctionInfo::DispatchID' data-ref="llvm::SIMachineFunctionInfo::DispatchID">DispatchID</dfn> : <var>1</var>;</td></tr>
<tr><th id="204">204</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::FlatScratchInit" title='llvm::SIMachineFunctionInfo::FlatScratchInit' data-ref="llvm::SIMachineFunctionInfo::FlatScratchInit">FlatScratchInit</dfn> : <var>1</var>;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <i>// Feature bits required for inputs passed in system SGPRs.</i></td></tr>
<tr><th id="207">207</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::WorkGroupIDX" title='llvm::SIMachineFunctionInfo::WorkGroupIDX' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDX">WorkGroupIDX</dfn> : <var>1</var>; <i>// Always initialized.</i></td></tr>
<tr><th id="208">208</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::WorkGroupIDY" title='llvm::SIMachineFunctionInfo::WorkGroupIDY' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDY">WorkGroupIDY</dfn> : <var>1</var>;</td></tr>
<tr><th id="209">209</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::WorkGroupIDZ" title='llvm::SIMachineFunctionInfo::WorkGroupIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDZ">WorkGroupIDZ</dfn> : <var>1</var>;</td></tr>
<tr><th id="210">210</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::WorkGroupInfo" title='llvm::SIMachineFunctionInfo::WorkGroupInfo' data-ref="llvm::SIMachineFunctionInfo::WorkGroupInfo">WorkGroupInfo</dfn> : <var>1</var>;</td></tr>
<tr><th id="211">211</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset" title='llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</dfn> : <var>1</var>;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::WorkItemIDX" title='llvm::SIMachineFunctionInfo::WorkItemIDX' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDX">WorkItemIDX</dfn> : <var>1</var>; <i>// Always initialized.</i></td></tr>
<tr><th id="214">214</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::WorkItemIDY" title='llvm::SIMachineFunctionInfo::WorkItemIDY' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDY">WorkItemIDY</dfn> : <var>1</var>;</td></tr>
<tr><th id="215">215</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::WorkItemIDZ" title='llvm::SIMachineFunctionInfo::WorkItemIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDZ">WorkItemIDZ</dfn> : <var>1</var>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <i>// Private memory buffer</i></td></tr>
<tr><th id="218">218</th><td><i>  // Compute directly in sgpr[0:1]</i></td></tr>
<tr><th id="219">219</th><td><i>  // Other shaders indirect 64-bits at sgpr[0:1]</i></td></tr>
<tr><th id="220">220</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::ImplicitBufferPtr" title='llvm::SIMachineFunctionInfo::ImplicitBufferPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitBufferPtr">ImplicitBufferPtr</dfn> : <var>1</var>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <i>// Pointer to where the ABI inserts special kernel arguments separate from the</i></td></tr>
<tr><th id="223">223</th><td><i>  // user arguments. This is an offset from the KernargSegmentPtr.</i></td></tr>
<tr><th id="224">224</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::ImplicitArgPtr" title='llvm::SIMachineFunctionInfo::ImplicitArgPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitArgPtr">ImplicitArgPtr</dfn> : <var>1</var>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <i>// The hard-wired high half of the address of the global information table</i></td></tr>
<tr><th id="227">227</th><td><i>  // for AMDPAL OS type. 0xffffffff represents no hard-wired high half, since</i></td></tr>
<tr><th id="228">228</th><td><i>  // current hardware only allows a 16 bit value.</i></td></tr>
<tr><th id="229">229</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::GITPtrHigh" title='llvm::SIMachineFunctionInfo::GITPtrHigh' data-ref="llvm::SIMachineFunctionInfo::GITPtrHigh">GITPtrHigh</dfn>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress" title='llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress' data-ref="llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress">HighBitsOf32BitAddress</dfn>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <i>// Current recorded maximum possible occupancy.</i></td></tr>
<tr><th id="234">234</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy">Occupancy</dfn>;</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="decl" id="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" title='llvm::SIMachineFunctionInfo::getNextUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv">getNextUserSGPR</dfn>() <em>const</em>;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="decl" id="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" title='llvm::SIMachineFunctionInfo::getNextSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv">getNextSystemSGPR</dfn>() <em>const</em>;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><b>public</b>:</td></tr>
<tr><th id="241">241</th><td>  <b>struct</b> <dfn class="type def" id="llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg">SpilledReg</dfn> {</td></tr>
<tr><th id="242">242</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR">VGPR</dfn> = <var>0</var>;</td></tr>
<tr><th id="243">243</th><td>    <em>int</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::SpilledReg::Lane" title='llvm::SIMachineFunctionInfo::SpilledReg::Lane' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::Lane">Lane</dfn> = -<var>1</var>;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>    <dfn class="decl" id="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1Ev" title='llvm::SIMachineFunctionInfo::SpilledReg::SpilledReg' data-ref="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1Ev">SpilledReg</dfn>() = <b>default</b>;</td></tr>
<tr><th id="246">246</th><td>    <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1Eji" title='llvm::SIMachineFunctionInfo::SpilledReg::SpilledReg' data-ref="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1Eji">SpilledReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="713R" title='R' data-type='unsigned int' data-ref="713R">R</dfn>, <em>int</em> <dfn class="local col4 decl" id="714L" title='L' data-type='int' data-ref="714L">L</dfn>) : <a class="member" href="#llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR">VGPR</a> (<a class="local col3 ref" href="#713R" title='R' data-ref="713R">R</a>), <a class="member" href="#llvm::SIMachineFunctionInfo::SpilledReg::Lane" title='llvm::SIMachineFunctionInfo::SpilledReg::Lane' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::Lane">Lane</a> (<a class="local col4 ref" href="#714L" title='L' data-ref="714L">L</a>) {}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>    <em>bool</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo10SpilledReg7hasLaneEv" title='llvm::SIMachineFunctionInfo::SpilledReg::hasLane' data-ref="_ZN4llvm21SIMachineFunctionInfo10SpilledReg7hasLaneEv">hasLane</dfn>() { <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::SpilledReg::Lane" title='llvm::SIMachineFunctionInfo::SpilledReg::Lane' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::Lane">Lane</a> != -<var>1</var>;}</td></tr>
<tr><th id="249">249</th><td>    <em>bool</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo10SpilledReg6hasRegEv" title='llvm::SIMachineFunctionInfo::SpilledReg::hasReg' data-ref="_ZN4llvm21SIMachineFunctionInfo10SpilledReg6hasRegEv">hasReg</dfn>() { <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR">VGPR</a> != <var>0</var>;}</td></tr>
<tr><th id="250">250</th><td>  };</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <b>struct</b> <dfn class="type def" id="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR">SGPRSpillVGPRCSR</dfn> {</td></tr>
<tr><th id="253">253</th><td>    <i>// VGPR used for SGPR spills</i></td></tr>
<tr><th id="254">254</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR">VGPR</dfn>;</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>    <i>// If the VGPR is a CSR, the stack slot used to save/restore it in the</i></td></tr>
<tr><th id="257">257</th><td><i>    // prolog/epilog.</i></td></tr>
<tr><th id="258">258</th><td>    <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI">FI</dfn>;</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>    <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1EjNS_8OptionalIiEE" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::SGPRSpillVGPRCSR' data-ref="_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1EjNS_8OptionalIiEE">SGPRSpillVGPRCSR</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="715V" title='V' data-type='unsigned int' data-ref="715V">V</dfn>, <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>int</em>&gt; <dfn class="local col6 decl" id="716F" title='F' data-type='Optional&lt;int&gt;' data-ref="716F">F</dfn>) : <a class="member" href="#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR">VGPR</a>(<a class="local col5 ref" href="#715V" title='V' data-ref="715V">V</a>), <a class="member" href="#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI">FI</a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE">(</a><a class="local col6 ref" href="#716F" title='F' data-ref="716F">F</a>) {}</td></tr>
<tr><th id="261">261</th><td>  };</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <a class="type" href="../../../include/llvm/ADT/SparseBitVector.h.html#llvm::SparseBitVector" title='llvm::SparseBitVector' data-ref="llvm::SparseBitVector">SparseBitVector</a>&lt;&gt; <dfn class="decl" id="llvm::SIMachineFunctionInfo::WWMReservedRegs" title='llvm::SIMachineFunctionInfo::WWMReservedRegs' data-ref="llvm::SIMachineFunctionInfo::WWMReservedRegs">WWMReservedRegs</dfn>;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo18ReserveWWMRegisterEj" title='llvm::SIMachineFunctionInfo::ReserveWWMRegister' data-ref="_ZN4llvm21SIMachineFunctionInfo18ReserveWWMRegisterEj">ReserveWWMRegister</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="717reg" title='reg' data-type='unsigned int' data-ref="717reg">reg</dfn>) { <a class="member" href="#llvm::SIMachineFunctionInfo::WWMReservedRegs" title='llvm::SIMachineFunctionInfo::WWMReservedRegs' data-ref="llvm::SIMachineFunctionInfo::WWMReservedRegs">WWMReservedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector3setEj" title='llvm::SparseBitVector::set' data-ref="_ZN4llvm15SparseBitVector3setEj">set</a>(<a class="local col7 ref" href="#717reg" title='reg' data-ref="717reg">reg</a>); }</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><b>private</b>:</td></tr>
<tr><th id="268">268</th><td>  <i>// SGPR-&gt;VGPR spilling support.</i></td></tr>
<tr><th id="269">269</th><td>  <b>using</b> <dfn class="typedef" id="llvm::SIMachineFunctionInfo::SpillRegMask" title='llvm::SIMachineFunctionInfo::SpillRegMask' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SIMachineFunctionInfo::SpillRegMask">SpillRegMask</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <i>// Track VGPR + wave index for each subregister of the SGPR spilled to</i></td></tr>
<tr><th id="272">272</th><td><i>  // frameindex key.</i></td></tr>
<tr><th id="273">273</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>int</em>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg">SpilledReg</a>&gt;&gt; <dfn class="decl" id="llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" title='llvm::SIMachineFunctionInfo::SGPRToVGPRSpills' data-ref="llvm::SIMachineFunctionInfo::SGPRToVGPRSpills">SGPRToVGPRSpills</dfn>;</td></tr>
<tr><th id="274">274</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" title='llvm::SIMachineFunctionInfo::NumVGPRSpillLanes' data-ref="llvm::SIMachineFunctionInfo::NumVGPRSpillLanes">NumVGPRSpillLanes</dfn> = <var>0</var>;</td></tr>
<tr><th id="275">275</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR">SGPRSpillVGPRCSR</a>, <var>2</var>&gt; <dfn class="decl" id="llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs">SpillVGPRs</dfn>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><b>public</b>:</td></tr>
<tr><th id="278">278</th><td>  <dfn class="decl" id="_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::SIMachineFunctionInfo' data-ref="_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE">SIMachineFunctionInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="718MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="718MF">MF</dfn>);</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE" title='llvm::SIMachineFunctionInfo::initializeBaseYamlFields' data-ref="_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE">initializeBaseYamlFields</dfn>(<em>const</em> <span class="namespace">yaml::</span><a class="type" href="#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col9 decl" id="719YamlMFI" title='YamlMFI' data-type='const yaml::SIMachineFunctionInfo &amp;' data-ref="719YamlMFI">YamlMFI</dfn>);</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg">SpilledReg</a>&gt; <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" title='llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi">getSGPRToVGPRSpills</dfn>(<em>int</em> <dfn class="local col0 decl" id="720FrameIndex" title='FrameIndex' data-type='int' data-ref="720FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="283">283</th><td>    <em>auto</em> <dfn class="local col1 decl" id="721I" title='I' data-type='llvm::DenseMapIterator&lt;int, std::vector&lt;llvm::SIMachineFunctionInfo::SpilledReg, std::allocator&lt;llvm::SIMachineFunctionInfo::SpilledReg&gt; &gt;, llvm::DenseMapInfo&lt;int&gt;, llvm::detail::DenseMapPair&lt;int, std::vector&lt;llvm::SIMachineFunctionInfo::SpilledReg, std::allocator&lt;llvm::SIMachineFunctionInfo::SpilledReg&gt; &gt; &gt;, true&gt;' data-ref="721I">I</dfn> = <a class="member" href="#llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" title='llvm::SIMachineFunctionInfo::SGPRToVGPRSpills' data-ref="llvm::SIMachineFunctionInfo::SGPRToVGPRSpills">SGPRToVGPRSpills</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col0 ref" href="#720FrameIndex" title='FrameIndex' data-ref="720FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="284">284</th><td>    <b>return</b> (<a class="local col1 ref" href="#721I" title='I' data-ref="721I">I</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="member" href="#llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" title='llvm::SIMachineFunctionInfo::SGPRToVGPRSpills' data-ref="llvm::SIMachineFunctionInfo::SGPRToVGPRSpills">SGPRToVGPRSpills</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>()) ?</td></tr>
<tr><th id="285">285</th><td>      <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg">SpilledReg</a>&gt;<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">(</a>) : <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERKSt6vectorIT_SaIS1_EE" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERKSt6vectorIT_SaIS1_EE">makeArrayRef</a>(<a class="local col1 ref" href="#721I" title='I' data-ref="721I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, std::vector&lt;llvm::SIMachineFunctionInfo::SpilledReg, std::allocator&lt;llvm::SIMachineFunctionInfo::SpilledReg&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="286">286</th><td>  }</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR">SGPRSpillVGPRCSR</a>&gt; <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv" title='llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv">getSGPRSpillVGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="289">289</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="member" href="#llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs">SpillVGPRs</a>;</td></tr>
<tr><th id="290">290</th><td>  }</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults">SIModeRegisterDefaults</a> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo7getModeEv" title='llvm::SIMachineFunctionInfo::getMode' data-ref="_ZNK4llvm21SIMachineFunctionInfo7getModeEv">getMode</dfn>() <em>const</em> {</td></tr>
<tr><th id="293">293</th><td>    <b>return</b> <a class="ref fake" href="Utils/AMDGPUBaseInfo.h.html#570" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKS1_"></a><a class="member" href="#llvm::SIMachineFunctionInfo::Mode" title='llvm::SIMachineFunctionInfo::Mode' data-ref="llvm::SIMachineFunctionInfo::Mode">Mode</a>;</td></tr>
<tr><th id="294">294</th><td>  }</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi" title='llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR' data-ref="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi">allocateSGPRSpillToVGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="722MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="722MF">MF</dfn>, <em>int</em> <dfn class="local col3 decl" id="723FI" title='FI' data-type='int' data-ref="723FI">FI</dfn>);</td></tr>
<tr><th id="297">297</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm21SIMachineFunctionInfo28removeSGPRToVGPRFrameIndicesERNS_16MachineFrameInfoE" title='llvm::SIMachineFunctionInfo::removeSGPRToVGPRFrameIndices' data-ref="_ZN4llvm21SIMachineFunctionInfo28removeSGPRToVGPRFrameIndicesERNS_16MachineFrameInfoE">removeSGPRToVGPRFrameIndices</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="724MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="724MFI">MFI</dfn>);</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo16hasCalculatedTIDEv" title='llvm::SIMachineFunctionInfo::hasCalculatedTID' data-ref="_ZNK4llvm21SIMachineFunctionInfo16hasCalculatedTIDEv">hasCalculatedTID</dfn>() <em>const</em> { <b>return</b> TIDReg != <var>0</var>; };</td></tr>
<tr><th id="300">300</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo9getTIDRegEv" title='llvm::SIMachineFunctionInfo::getTIDReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo9getTIDRegEv">getTIDReg</dfn>() <em>const</em> { <b>return</b> TIDReg; };</td></tr>
<tr><th id="301">301</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo9setTIDRegEj" title='llvm::SIMachineFunctionInfo::setTIDReg' data-ref="_ZN4llvm21SIMachineFunctionInfo9setTIDRegEj">setTIDReg</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="725Reg" title='Reg' data-type='unsigned int' data-ref="725Reg">Reg</dfn>) { TIDReg = Reg; }</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo22getBytesInStackArgAreaEv" title='llvm::SIMachineFunctionInfo::getBytesInStackArgArea' data-ref="_ZNK4llvm21SIMachineFunctionInfo22getBytesInStackArgAreaEv">getBytesInStackArgArea</dfn>() <em>const</em> {</td></tr>
<tr><th id="304">304</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::BytesInStackArgArea" title='llvm::SIMachineFunctionInfo::BytesInStackArgArea' data-ref="llvm::SIMachineFunctionInfo::BytesInStackArgArea">BytesInStackArgArea</a>;</td></tr>
<tr><th id="305">305</th><td>  }</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo22setBytesInStackArgAreaEj" title='llvm::SIMachineFunctionInfo::setBytesInStackArgArea' data-ref="_ZN4llvm21SIMachineFunctionInfo22setBytesInStackArgAreaEj">setBytesInStackArgArea</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="726Bytes" title='Bytes' data-type='unsigned int' data-ref="726Bytes">Bytes</dfn>) {</td></tr>
<tr><th id="308">308</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::BytesInStackArgArea" title='llvm::SIMachineFunctionInfo::BytesInStackArgArea' data-ref="llvm::SIMachineFunctionInfo::BytesInStackArgArea">BytesInStackArgArea</a> = <a class="local col6 ref" href="#726Bytes" title='Bytes' data-ref="726Bytes">Bytes</a>;</td></tr>
<tr><th id="309">309</th><td>  }</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <i>// Add user SGPRs.</i></td></tr>
<tr><th id="312">312</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer' data-ref="_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE">addPrivateSegmentBuffer</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col7 decl" id="727TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="727TRI">TRI</dfn>);</td></tr>
<tr><th id="313">313</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addDispatchPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE">addDispatchPtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col8 decl" id="728TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="728TRI">TRI</dfn>);</td></tr>
<tr><th id="314">314</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addQueuePtr' data-ref="_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE">addQueuePtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col9 decl" id="729TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="729TRI">TRI</dfn>);</td></tr>
<tr><th id="315">315</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addKernargSegmentPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE">addKernargSegmentPtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col0 decl" id="730TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="730TRI">TRI</dfn>);</td></tr>
<tr><th id="316">316</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addDispatchID' data-ref="_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE">addDispatchID</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col1 decl" id="731TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="731TRI">TRI</dfn>);</td></tr>
<tr><th id="317">317</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addFlatScratchInit' data-ref="_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE">addFlatScratchInit</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col2 decl" id="732TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="732TRI">TRI</dfn>);</td></tr>
<tr><th id="318">318</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addImplicitBufferPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE">addImplicitBufferPtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col3 decl" id="733TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="733TRI">TRI</dfn>);</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <i>// Add system SGPRs.</i></td></tr>
<tr><th id="321">321</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDXEv" title='llvm::SIMachineFunctionInfo::addWorkGroupIDX' data-ref="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDXEv">addWorkGroupIDX</dfn>() {</td></tr>
<tr><th id="322">322</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDX" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDX' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDX">WorkGroupIDX</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a>::<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterEj">createRegister</a>(<a class="member" href="#_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" title='llvm::SIMachineFunctionInfo::getNextSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv">getNextSystemSGPR</a>());</td></tr>
<tr><th id="323">323</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs">NumSystemSGPRs</a> += <var>1</var>;</td></tr>
<tr><th id="324">324</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDX" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDX' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDX">WorkGroupIDX</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="325">325</th><td>  }</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDYEv" title='llvm::SIMachineFunctionInfo::addWorkGroupIDY' data-ref="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDYEv">addWorkGroupIDY</dfn>() {</td></tr>
<tr><th id="328">328</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDY" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDY' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDY">WorkGroupIDY</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a>::<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterEj">createRegister</a>(<a class="member" href="#_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" title='llvm::SIMachineFunctionInfo::getNextSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv">getNextSystemSGPR</a>());</td></tr>
<tr><th id="329">329</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs">NumSystemSGPRs</a> += <var>1</var>;</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDY" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDY' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDY">WorkGroupIDY</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDZEv" title='llvm::SIMachineFunctionInfo::addWorkGroupIDZ' data-ref="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDZEv">addWorkGroupIDZ</dfn>() {</td></tr>
<tr><th id="334">334</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ">WorkGroupIDZ</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a>::<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterEj">createRegister</a>(<a class="member" href="#_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" title='llvm::SIMachineFunctionInfo::getNextSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv">getNextSystemSGPR</a>());</td></tr>
<tr><th id="335">335</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs">NumSystemSGPRs</a> += <var>1</var>;</td></tr>
<tr><th id="336">336</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ">WorkGroupIDZ</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="337">337</th><td>  }</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo16addWorkGroupInfoEv" title='llvm::SIMachineFunctionInfo::addWorkGroupInfo' data-ref="_ZN4llvm21SIMachineFunctionInfo16addWorkGroupInfoEv">addWorkGroupInfo</dfn>() {</td></tr>
<tr><th id="340">340</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupInfo" title='llvm::AMDGPUFunctionArgInfo::WorkGroupInfo' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupInfo">WorkGroupInfo</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a>::<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterEj">createRegister</a>(<a class="member" href="#_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" title='llvm::SIMachineFunctionInfo::getNextSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv">getNextSystemSGPR</a>());</td></tr>
<tr><th id="341">341</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs">NumSystemSGPRs</a> += <var>1</var>;</td></tr>
<tr><th id="342">342</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupInfo" title='llvm::AMDGPUFunctionArgInfo::WorkGroupInfo' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupInfo">WorkGroupInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="343">343</th><td>  }</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <i>// Add special VGPR inputs</i></td></tr>
<tr><th id="346">346</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDXENS_13ArgDescriptorE" title='llvm::SIMachineFunctionInfo::setWorkItemIDX' data-ref="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDXENS_13ArgDescriptorE">setWorkItemIDX</dfn>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a> <dfn class="local col4 decl" id="734Arg" title='Arg' data-type='llvm::ArgDescriptor' data-ref="734Arg">Arg</dfn>) {</td></tr>
<tr><th id="347">347</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkItemIDX" title='llvm::AMDGPUFunctionArgInfo::WorkItemIDX' data-ref="llvm::AMDGPUFunctionArgInfo::WorkItemIDX">WorkItemIDX</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSERKS0_">=</a> <a class="local col4 ref" href="#734Arg" title='Arg' data-ref="734Arg">Arg</a>;</td></tr>
<tr><th id="348">348</th><td>  }</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDYENS_13ArgDescriptorE" title='llvm::SIMachineFunctionInfo::setWorkItemIDY' data-ref="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDYENS_13ArgDescriptorE">setWorkItemIDY</dfn>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a> <dfn class="local col5 decl" id="735Arg" title='Arg' data-type='llvm::ArgDescriptor' data-ref="735Arg">Arg</dfn>) {</td></tr>
<tr><th id="351">351</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkItemIDY" title='llvm::AMDGPUFunctionArgInfo::WorkItemIDY' data-ref="llvm::AMDGPUFunctionArgInfo::WorkItemIDY">WorkItemIDY</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSERKS0_">=</a> <a class="local col5 ref" href="#735Arg" title='Arg' data-ref="735Arg">Arg</a>;</td></tr>
<tr><th id="352">352</th><td>  }</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDZENS_13ArgDescriptorE" title='llvm::SIMachineFunctionInfo::setWorkItemIDZ' data-ref="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDZENS_13ArgDescriptorE">setWorkItemIDZ</dfn>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a> <dfn class="local col6 decl" id="736Arg" title='Arg' data-type='llvm::ArgDescriptor' data-ref="736Arg">Arg</dfn>) {</td></tr>
<tr><th id="355">355</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkItemIDZ" title='llvm::AMDGPUFunctionArgInfo::WorkItemIDZ' data-ref="llvm::AMDGPUFunctionArgInfo::WorkItemIDZ">WorkItemIDZ</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSERKS0_">=</a> <a class="local col6 ref" href="#736Arg" title='Arg' data-ref="736Arg">Arg</a>;</td></tr>
<tr><th id="356">356</th><td>  }</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo31addPrivateSegmentWaveByteOffsetEv" title='llvm::SIMachineFunctionInfo::addPrivateSegmentWaveByteOffset' data-ref="_ZN4llvm21SIMachineFunctionInfo31addPrivateSegmentWaveByteOffsetEv">addPrivateSegmentWaveByteOffset</dfn>() {</td></tr>
<tr><th id="359">359</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a></td></tr>
<tr><th id="360">360</th><td>      <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a>::<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterEj">createRegister</a>(<a class="member" href="#_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" title='llvm::SIMachineFunctionInfo::getNextSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv">getNextSystemSGPR</a>());</td></tr>
<tr><th id="361">361</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs">NumSystemSGPRs</a> += <var>1</var>;</td></tr>
<tr><th id="362">362</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="363">363</th><td>  }</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo31setPrivateSegmentWaveByteOffsetEj" title='llvm::SIMachineFunctionInfo::setPrivateSegmentWaveByteOffset' data-ref="_ZN4llvm21SIMachineFunctionInfo31setPrivateSegmentWaveByteOffsetEj">setPrivateSegmentWaveByteOffset</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="737Reg" title='Reg' data-type='unsigned int' data-ref="737Reg">Reg</dfn>) {</td></tr>
<tr><th id="366">366</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a> <a class="ref" href="AMDGPUArgumentUsageInfo.h.html#25" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a>::<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterEj">createRegister</a>(<a class="local col7 ref" href="#737Reg" title='Reg' data-ref="737Reg">Reg</a>);</td></tr>
<tr><th id="367">367</th><td>  }</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo23hasPrivateSegmentBufferEv" title='llvm::SIMachineFunctionInfo::hasPrivateSegmentBuffer' data-ref="_ZNK4llvm21SIMachineFunctionInfo23hasPrivateSegmentBufferEv">hasPrivateSegmentBuffer</dfn>() <em>const</em> {</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::PrivateSegmentBuffer" title='llvm::SIMachineFunctionInfo::PrivateSegmentBuffer' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentBuffer">PrivateSegmentBuffer</a>;</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv" title='llvm::SIMachineFunctionInfo::hasDispatchPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv">hasDispatchPtr</dfn>() <em>const</em> {</td></tr>
<tr><th id="374">374</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::DispatchPtr" title='llvm::SIMachineFunctionInfo::DispatchPtr' data-ref="llvm::SIMachineFunctionInfo::DispatchPtr">DispatchPtr</a>;</td></tr>
<tr><th id="375">375</th><td>  }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo11hasQueuePtrEv" title='llvm::SIMachineFunctionInfo::hasQueuePtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo11hasQueuePtrEv">hasQueuePtr</dfn>() <em>const</em> {</td></tr>
<tr><th id="378">378</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::QueuePtr" title='llvm::SIMachineFunctionInfo::QueuePtr' data-ref="llvm::SIMachineFunctionInfo::QueuePtr">QueuePtr</a>;</td></tr>
<tr><th id="379">379</th><td>  }</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv" title='llvm::SIMachineFunctionInfo::hasKernargSegmentPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv">hasKernargSegmentPtr</dfn>() <em>const</em> {</td></tr>
<tr><th id="382">382</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::KernargSegmentPtr" title='llvm::SIMachineFunctionInfo::KernargSegmentPtr' data-ref="llvm::SIMachineFunctionInfo::KernargSegmentPtr">KernargSegmentPtr</a>;</td></tr>
<tr><th id="383">383</th><td>  }</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo13hasDispatchIDEv" title='llvm::SIMachineFunctionInfo::hasDispatchID' data-ref="_ZNK4llvm21SIMachineFunctionInfo13hasDispatchIDEv">hasDispatchID</dfn>() <em>const</em> {</td></tr>
<tr><th id="386">386</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::DispatchID" title='llvm::SIMachineFunctionInfo::DispatchID' data-ref="llvm::SIMachineFunctionInfo::DispatchID">DispatchID</a>;</td></tr>
<tr><th id="387">387</th><td>  }</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" title='llvm::SIMachineFunctionInfo::hasFlatScratchInit' data-ref="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv">hasFlatScratchInit</dfn>() <em>const</em> {</td></tr>
<tr><th id="390">390</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::FlatScratchInit" title='llvm::SIMachineFunctionInfo::FlatScratchInit' data-ref="llvm::SIMachineFunctionInfo::FlatScratchInit">FlatScratchInit</a>;</td></tr>
<tr><th id="391">391</th><td>  }</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDX' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv">hasWorkGroupIDX</dfn>() <em>const</em> {</td></tr>
<tr><th id="394">394</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::WorkGroupIDX" title='llvm::SIMachineFunctionInfo::WorkGroupIDX' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDX">WorkGroupIDX</a>;</td></tr>
<tr><th id="395">395</th><td>  }</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDYEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDY' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDYEv">hasWorkGroupIDY</dfn>() <em>const</em> {</td></tr>
<tr><th id="398">398</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::WorkGroupIDY" title='llvm::SIMachineFunctionInfo::WorkGroupIDY' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDY">WorkGroupIDY</a>;</td></tr>
<tr><th id="399">399</th><td>  }</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDZEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDZ' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDZEv">hasWorkGroupIDZ</dfn>() <em>const</em> {</td></tr>
<tr><th id="402">402</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::WorkGroupIDZ" title='llvm::SIMachineFunctionInfo::WorkGroupIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDZ">WorkGroupIDZ</a>;</td></tr>
<tr><th id="403">403</th><td>  }</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo16hasWorkGroupInfoEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupInfo' data-ref="_ZNK4llvm21SIMachineFunctionInfo16hasWorkGroupInfoEv">hasWorkGroupInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="406">406</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::WorkGroupInfo" title='llvm::SIMachineFunctionInfo::WorkGroupInfo' data-ref="llvm::SIMachineFunctionInfo::WorkGroupInfo">WorkGroupInfo</a>;</td></tr>
<tr><th id="407">407</th><td>  }</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo31hasPrivateSegmentWaveByteOffsetEv" title='llvm::SIMachineFunctionInfo::hasPrivateSegmentWaveByteOffset' data-ref="_ZNK4llvm21SIMachineFunctionInfo31hasPrivateSegmentWaveByteOffsetEv">hasPrivateSegmentWaveByteOffset</dfn>() <em>const</em> {</td></tr>
<tr><th id="410">410</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset" title='llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a>;</td></tr>
<tr><th id="411">411</th><td>  }</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDX' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv">hasWorkItemIDX</dfn>() <em>const</em> {</td></tr>
<tr><th id="414">414</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::WorkItemIDX" title='llvm::SIMachineFunctionInfo::WorkItemIDX' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDX">WorkItemIDX</a>;</td></tr>
<tr><th id="415">415</th><td>  }</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDYEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDY' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDYEv">hasWorkItemIDY</dfn>() <em>const</em> {</td></tr>
<tr><th id="418">418</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::WorkItemIDY" title='llvm::SIMachineFunctionInfo::WorkItemIDY' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDY">WorkItemIDY</a>;</td></tr>
<tr><th id="419">419</th><td>  }</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDZEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDZ' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDZEv">hasWorkItemIDZ</dfn>() <em>const</em> {</td></tr>
<tr><th id="422">422</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::WorkItemIDZ" title='llvm::SIMachineFunctionInfo::WorkItemIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDZ">WorkItemIDZ</a>;</td></tr>
<tr><th id="423">423</th><td>  }</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo17hasImplicitArgPtrEv" title='llvm::SIMachineFunctionInfo::hasImplicitArgPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo17hasImplicitArgPtrEv">hasImplicitArgPtr</dfn>() <em>const</em> {</td></tr>
<tr><th id="426">426</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ImplicitArgPtr" title='llvm::SIMachineFunctionInfo::ImplicitArgPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitArgPtr">ImplicitArgPtr</a>;</td></tr>
<tr><th id="427">427</th><td>  }</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv" title='llvm::SIMachineFunctionInfo::hasImplicitBufferPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv">hasImplicitBufferPtr</dfn>() <em>const</em> {</td></tr>
<tr><th id="430">430</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ImplicitBufferPtr" title='llvm::SIMachineFunctionInfo::ImplicitBufferPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitBufferPtr">ImplicitBufferPtr</a>;</td></tr>
<tr><th id="431">431</th><td>  }</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a> &amp;<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo10getArgInfoEv" title='llvm::SIMachineFunctionInfo::getArgInfo' data-ref="_ZN4llvm21SIMachineFunctionInfo10getArgInfoEv">getArgInfo</dfn>() {</td></tr>
<tr><th id="434">434</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>;</td></tr>
<tr><th id="435">435</th><td>  }</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo10getArgInfoEv" title='llvm::SIMachineFunctionInfo::getArgInfo' data-ref="_ZNK4llvm21SIMachineFunctionInfo10getArgInfoEv">getArgInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="438">438</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>;</td></tr>
<tr><th id="439">439</th><td>  }</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a> *, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;</td></tr>
<tr><th id="442">442</th><td>  <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo17getPreloadedValueENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedValue' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getPreloadedValueENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedValue</dfn>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue">PreloadedValue</a> <dfn class="local col8 decl" id="738Value" title='Value' data-type='AMDGPUFunctionArgInfo::PreloadedValue' data-ref="738Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="443">443</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" title='llvm::AMDGPUFunctionArgInfo::getPreloadedValue' data-ref="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE">getPreloadedValue</a>(<a class="local col8 ref" href="#738Value" title='Value' data-ref="738Value">Value</a>);</td></tr>
<tr><th id="444">444</th><td>  }</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</dfn>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue">PreloadedValue</a> <dfn class="local col9 decl" id="739Value" title='Value' data-type='AMDGPUFunctionArgInfo::PreloadedValue' data-ref="739Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="447">447</th><td>    <em>auto</em> <dfn class="local col0 decl" id="740Arg" title='Arg' data-type='const llvm::ArgDescriptor *' data-ref="740Arg">Arg</dfn> = <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" title='llvm::AMDGPUFunctionArgInfo::getPreloadedValue' data-ref="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE">getPreloadedValue</a>(<a class="local col9 ref" href="#739Value" title='Value' data-ref="739Value">Value</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::ArgDescriptor *, const llvm::TargetRegisterClass *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="448">448</th><td>    <b>return</b> <a class="local col0 ref" href="#740Arg" title='Arg' data-ref="740Arg">Arg</a> ? <a class="local col0 ref" href="#740Arg" title='Arg' data-ref="740Arg">Arg</a>-&gt;<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>() : <var>0</var>;</td></tr>
<tr><th id="449">449</th><td>  }</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv" title='llvm::SIMachineFunctionInfo::getGITPtrHigh' data-ref="_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv">getGITPtrHigh</dfn>() <em>const</em> {</td></tr>
<tr><th id="452">452</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::GITPtrHigh" title='llvm::SIMachineFunctionInfo::GITPtrHigh' data-ref="llvm::SIMachineFunctionInfo::GITPtrHigh">GITPtrHigh</a>;</td></tr>
<tr><th id="453">453</th><td>  }</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo23get32BitAddressHighBitsEv" title='llvm::SIMachineFunctionInfo::get32BitAddressHighBits' data-ref="_ZNK4llvm21SIMachineFunctionInfo23get32BitAddressHighBitsEv">get32BitAddressHighBits</dfn>() <em>const</em> {</td></tr>
<tr><th id="456">456</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress" title='llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress' data-ref="llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress">HighBitsOf32BitAddress</a>;</td></tr>
<tr><th id="457">457</th><td>  }</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo15getNumUserSGPRsEv" title='llvm::SIMachineFunctionInfo::getNumUserSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getNumUserSGPRsEv">getNumUserSGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="460">460</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs">NumUserSGPRs</a>;</td></tr>
<tr><th id="461">461</th><td>  }</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv" title='llvm::SIMachineFunctionInfo::getNumPreloadedSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv">getNumPreloadedSGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="464">464</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs">NumUserSGPRs</a> + <a class="member" href="#llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs">NumSystemSGPRs</a>;</td></tr>
<tr><th id="465">465</th><td>  }</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo41getPrivateSegmentWaveByteOffsetSystemSGPREv" title='llvm::SIMachineFunctionInfo::getPrivateSegmentWaveByteOffsetSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo41getPrivateSegmentWaveByteOffsetSystemSGPREv">getPrivateSegmentWaveByteOffsetSystemSGPR</dfn>() <em>const</em> {</td></tr>
<tr><th id="468">468</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="469">469</th><td>  }</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <i class="doc">/// Returns the physical register reserved for use as the resource</i></td></tr>
<tr><th id="472">472</th><td><i class="doc">  /// descriptor for scratch accesses.</i></td></tr>
<tr><th id="473">473</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="474">474</th><td>    <b>return</b> ScratchRSrcReg;</td></tr>
<tr><th id="475">475</th><td>  }</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegEj" title='llvm::SIMachineFunctionInfo::setScratchRSrcReg' data-ref="_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegEj">setScratchRSrcReg</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="741Reg" title='Reg' data-type='unsigned int' data-ref="741Reg">Reg</dfn>) {</td></tr>
<tr><th id="478">478</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg != 0 &amp;&amp; &quot;Should never be unset&quot;) ? void (0) : __assert_fail (&quot;Reg != 0 &amp;&amp; \&quot;Should never be unset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h&quot;, 478, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#741Reg" title='Reg' data-ref="741Reg">Reg</a> != <var>0</var> &amp;&amp; <q>"Should never be unset"</q>);</td></tr>
<tr><th id="479">479</th><td>    ScratchRSrcReg = Reg;</td></tr>
<tr><th id="480">480</th><td>  }</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv" title='llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv">getScratchWaveOffsetReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="483">483</th><td>    <b>return</b> ScratchWaveOffsetReg;</td></tr>
<tr><th id="484">484</th><td>  }</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="487">487</th><td>    <b>return</b> FrameOffsetReg;</td></tr>
<tr><th id="488">488</th><td>  }</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo17setFrameOffsetRegEj" title='llvm::SIMachineFunctionInfo::setFrameOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo17setFrameOffsetRegEj">setFrameOffsetReg</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="742Reg" title='Reg' data-type='unsigned int' data-ref="742Reg">Reg</dfn>) {</td></tr>
<tr><th id="491">491</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg != 0 &amp;&amp; &quot;Should never be unset&quot;) ? void (0) : __assert_fail (&quot;Reg != 0 &amp;&amp; \&quot;Should never be unset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h&quot;, 491, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#742Reg" title='Reg' data-ref="742Reg">Reg</a> != <var>0</var> &amp;&amp; <q>"Should never be unset"</q>);</td></tr>
<tr><th id="492">492</th><td>    FrameOffsetReg = Reg;</td></tr>
<tr><th id="493">493</th><td>  }</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo20setStackPtrOffsetRegEj" title='llvm::SIMachineFunctionInfo::setStackPtrOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo20setStackPtrOffsetRegEj">setStackPtrOffsetReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="743Reg" title='Reg' data-type='unsigned int' data-ref="743Reg">Reg</dfn>) {</td></tr>
<tr><th id="496">496</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg != 0 &amp;&amp; &quot;Should never be unset&quot;) ? void (0) : __assert_fail (&quot;Reg != 0 &amp;&amp; \&quot;Should never be unset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h&quot;, 496, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#743Reg" title='Reg' data-ref="743Reg">Reg</a> != <var>0</var> &amp;&amp; <q>"Should never be unset"</q>);</td></tr>
<tr><th id="497">497</th><td>    StackPtrOffsetReg = Reg;</td></tr>
<tr><th id="498">498</th><td>  }</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <i>// Note the unset value for this is AMDGPU::SP_REG rather than</i></td></tr>
<tr><th id="501">501</th><td><i>  // NoRegister. This is mostly a workaround for MIR tests where state that</i></td></tr>
<tr><th id="502">502</th><td><i>  // can't be directly computed from the function is not preserved in serialized</i></td></tr>
<tr><th id="503">503</th><td><i>  // MIR.</i></td></tr>
<tr><th id="504">504</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="505">505</th><td>    <b>return</b> StackPtrOffsetReg;</td></tr>
<tr><th id="506">506</th><td>  }</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo23setScratchWaveOffsetRegEj" title='llvm::SIMachineFunctionInfo::setScratchWaveOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo23setScratchWaveOffsetRegEj">setScratchWaveOffsetReg</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="744Reg" title='Reg' data-type='unsigned int' data-ref="744Reg">Reg</dfn>) {</td></tr>
<tr><th id="509">509</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg != 0 &amp;&amp; &quot;Should never be unset&quot;) ? void (0) : __assert_fail (&quot;Reg != 0 &amp;&amp; \&quot;Should never be unset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h&quot;, 509, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#744Reg" title='Reg' data-ref="744Reg">Reg</a> != <var>0</var> &amp;&amp; <q>"Should never be unset"</q>);</td></tr>
<tr><th id="510">510</th><td>    ScratchWaveOffsetReg = Reg;</td></tr>
<tr><th id="511">511</th><td>  }</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo19getQueuePtrUserSGPREv" title='llvm::SIMachineFunctionInfo::getQueuePtrUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getQueuePtrUserSGPREv">getQueuePtrUserSGPR</dfn>() <em>const</em> {</td></tr>
<tr><th id="514">514</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::QueuePtr" title='llvm::AMDGPUFunctionArgInfo::QueuePtr' data-ref="llvm::AMDGPUFunctionArgInfo::QueuePtr">QueuePtr</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="515">515</th><td>  }</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" title='llvm::SIMachineFunctionInfo::getImplicitBufferPtrUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv">getImplicitBufferPtrUserSGPR</dfn>() <em>const</em> {</td></tr>
<tr><th id="518">518</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr" title='llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr' data-ref="llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr">ImplicitBufferPtr</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="519">519</th><td>  }</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledSGPRsEv" title='llvm::SIMachineFunctionInfo::hasSpilledSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledSGPRsEv">hasSpilledSGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="522">522</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::HasSpilledSGPRs" title='llvm::SIMachineFunctionInfo::HasSpilledSGPRs' data-ref="llvm::SIMachineFunctionInfo::HasSpilledSGPRs">HasSpilledSGPRs</a>;</td></tr>
<tr><th id="523">523</th><td>  }</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb" title='llvm::SIMachineFunctionInfo::setHasSpilledSGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb">setHasSpilledSGPRs</dfn>(<em>bool</em> <dfn class="local col5 decl" id="745Spill" title='Spill' data-type='bool' data-ref="745Spill">Spill</dfn> = <b>true</b>) {</td></tr>
<tr><th id="526">526</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::HasSpilledSGPRs" title='llvm::SIMachineFunctionInfo::HasSpilledSGPRs' data-ref="llvm::SIMachineFunctionInfo::HasSpilledSGPRs">HasSpilledSGPRs</a> = <a class="local col5 ref" href="#745Spill" title='Spill' data-ref="745Spill">Spill</a>;</td></tr>
<tr><th id="527">527</th><td>  }</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledVGPRsEv" title='llvm::SIMachineFunctionInfo::hasSpilledVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledVGPRsEv">hasSpilledVGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="530">530</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::HasSpilledVGPRs" title='llvm::SIMachineFunctionInfo::HasSpilledVGPRs' data-ref="llvm::SIMachineFunctionInfo::HasSpilledVGPRs">HasSpilledVGPRs</a>;</td></tr>
<tr><th id="531">531</th><td>  }</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledVGPRsEb" title='llvm::SIMachineFunctionInfo::setHasSpilledVGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledVGPRsEb">setHasSpilledVGPRs</dfn>(<em>bool</em> <dfn class="local col6 decl" id="746Spill" title='Spill' data-type='bool' data-ref="746Spill">Spill</dfn> = <b>true</b>) {</td></tr>
<tr><th id="534">534</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::HasSpilledVGPRs" title='llvm::SIMachineFunctionInfo::HasSpilledVGPRs' data-ref="llvm::SIMachineFunctionInfo::HasSpilledVGPRs">HasSpilledVGPRs</a> = <a class="local col6 ref" href="#746Spill" title='Spill' data-ref="746Spill">Spill</a>;</td></tr>
<tr><th id="535">535</th><td>  }</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo23hasNonSpillStackObjectsEv" title='llvm::SIMachineFunctionInfo::hasNonSpillStackObjects' data-ref="_ZNK4llvm21SIMachineFunctionInfo23hasNonSpillStackObjectsEv">hasNonSpillStackObjects</dfn>() <em>const</em> {</td></tr>
<tr><th id="538">538</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::HasNonSpillStackObjects" title='llvm::SIMachineFunctionInfo::HasNonSpillStackObjects' data-ref="llvm::SIMachineFunctionInfo::HasNonSpillStackObjects">HasNonSpillStackObjects</a>;</td></tr>
<tr><th id="539">539</th><td>  }</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo26setHasNonSpillStackObjectsEb" title='llvm::SIMachineFunctionInfo::setHasNonSpillStackObjects' data-ref="_ZN4llvm21SIMachineFunctionInfo26setHasNonSpillStackObjectsEb">setHasNonSpillStackObjects</dfn>(<em>bool</em> <dfn class="local col7 decl" id="747StackObject" title='StackObject' data-type='bool' data-ref="747StackObject">StackObject</dfn> = <b>true</b>) {</td></tr>
<tr><th id="542">542</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::HasNonSpillStackObjects" title='llvm::SIMachineFunctionInfo::HasNonSpillStackObjects' data-ref="llvm::SIMachineFunctionInfo::HasNonSpillStackObjects">HasNonSpillStackObjects</a> = <a class="local col7 ref" href="#747StackObject" title='StackObject' data-ref="747StackObject">StackObject</a>;</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo16isStackRealignedEv" title='llvm::SIMachineFunctionInfo::isStackRealigned' data-ref="_ZNK4llvm21SIMachineFunctionInfo16isStackRealignedEv">isStackRealigned</dfn>() <em>const</em> {</td></tr>
<tr><th id="546">546</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::IsStackRealigned" title='llvm::SIMachineFunctionInfo::IsStackRealigned' data-ref="llvm::SIMachineFunctionInfo::IsStackRealigned">IsStackRealigned</a>;</td></tr>
<tr><th id="547">547</th><td>  }</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo19setIsStackRealignedEb" title='llvm::SIMachineFunctionInfo::setIsStackRealigned' data-ref="_ZN4llvm21SIMachineFunctionInfo19setIsStackRealignedEb">setIsStackRealigned</dfn>(<em>bool</em> <dfn class="local col8 decl" id="748Realigned" title='Realigned' data-type='bool' data-ref="748Realigned">Realigned</dfn> = <b>true</b>) {</td></tr>
<tr><th id="550">550</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::IsStackRealigned" title='llvm::SIMachineFunctionInfo::IsStackRealigned' data-ref="llvm::SIMachineFunctionInfo::IsStackRealigned">IsStackRealigned</a> = <a class="local col8 ref" href="#748Realigned" title='Realigned' data-ref="748Realigned">Realigned</a>;</td></tr>
<tr><th id="551">551</th><td>  }</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo18getNumSpilledSGPRsEv" title='llvm::SIMachineFunctionInfo::getNumSpilledSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo18getNumSpilledSGPRsEv">getNumSpilledSGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="554">554</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::NumSpilledSGPRs" title='llvm::SIMachineFunctionInfo::NumSpilledSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSpilledSGPRs">NumSpilledSGPRs</a>;</td></tr>
<tr><th id="555">555</th><td>  }</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo18getNumSpilledVGPRsEv" title='llvm::SIMachineFunctionInfo::getNumSpilledVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo18getNumSpilledVGPRsEv">getNumSpilledVGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="558">558</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::NumSpilledVGPRs" title='llvm::SIMachineFunctionInfo::NumSpilledVGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSpilledVGPRs">NumSpilledVGPRs</a>;</td></tr>
<tr><th id="559">559</th><td>  }</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo17addToSpilledSGPRsEj" title='llvm::SIMachineFunctionInfo::addToSpilledSGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo17addToSpilledSGPRsEj">addToSpilledSGPRs</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="749num" title='num' data-type='unsigned int' data-ref="749num">num</dfn>) {</td></tr>
<tr><th id="562">562</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::NumSpilledSGPRs" title='llvm::SIMachineFunctionInfo::NumSpilledSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSpilledSGPRs">NumSpilledSGPRs</a> += <a class="local col9 ref" href="#749num" title='num' data-ref="749num">num</a>;</td></tr>
<tr><th id="563">563</th><td>  }</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo17addToSpilledVGPRsEj" title='llvm::SIMachineFunctionInfo::addToSpilledVGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo17addToSpilledVGPRsEj">addToSpilledVGPRs</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="750num" title='num' data-type='unsigned int' data-ref="750num">num</dfn>) {</td></tr>
<tr><th id="566">566</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::NumSpilledVGPRs" title='llvm::SIMachineFunctionInfo::NumSpilledVGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSpilledVGPRs">NumSpilledVGPRs</a> += <a class="local col0 ref" href="#750num" title='num' data-ref="750num">num</a>;</td></tr>
<tr><th id="567">567</th><td>  }</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" title='llvm::SIMachineFunctionInfo::getPSInputAddr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv">getPSInputAddr</dfn>() <em>const</em> {</td></tr>
<tr><th id="570">570</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::PSInputAddr" title='llvm::SIMachineFunctionInfo::PSInputAddr' data-ref="llvm::SIMachineFunctionInfo::PSInputAddr">PSInputAddr</a>;</td></tr>
<tr><th id="571">571</th><td>  }</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo16getPSInputEnableEv" title='llvm::SIMachineFunctionInfo::getPSInputEnable' data-ref="_ZNK4llvm21SIMachineFunctionInfo16getPSInputEnableEv">getPSInputEnable</dfn>() <em>const</em> {</td></tr>
<tr><th id="574">574</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::PSInputEnable" title='llvm::SIMachineFunctionInfo::PSInputEnable' data-ref="llvm::SIMachineFunctionInfo::PSInputEnable">PSInputEnable</a>;</td></tr>
<tr><th id="575">575</th><td>  }</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj" title='llvm::SIMachineFunctionInfo::isPSInputAllocated' data-ref="_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj">isPSInputAllocated</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="751Index" title='Index' data-type='unsigned int' data-ref="751Index">Index</dfn>) <em>const</em> {</td></tr>
<tr><th id="578">578</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::PSInputAddr" title='llvm::SIMachineFunctionInfo::PSInputAddr' data-ref="llvm::SIMachineFunctionInfo::PSInputAddr">PSInputAddr</a> &amp; (<var>1</var> &lt;&lt; <a class="local col1 ref" href="#751Index" title='Index' data-ref="751Index">Index</a>);</td></tr>
<tr><th id="579">579</th><td>  }</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj" title='llvm::SIMachineFunctionInfo::markPSInputAllocated' data-ref="_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj">markPSInputAllocated</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="752Index" title='Index' data-type='unsigned int' data-ref="752Index">Index</dfn>) {</td></tr>
<tr><th id="582">582</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::PSInputAddr" title='llvm::SIMachineFunctionInfo::PSInputAddr' data-ref="llvm::SIMachineFunctionInfo::PSInputAddr">PSInputAddr</a> |= <var>1</var> &lt;&lt; <a class="local col2 ref" href="#752Index" title='Index' data-ref="752Index">Index</a>;</td></tr>
<tr><th id="583">583</th><td>  }</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj" title='llvm::SIMachineFunctionInfo::markPSInputEnabled' data-ref="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj">markPSInputEnabled</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="753Index" title='Index' data-type='unsigned int' data-ref="753Index">Index</dfn>) {</td></tr>
<tr><th id="586">586</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::PSInputEnable" title='llvm::SIMachineFunctionInfo::PSInputEnable' data-ref="llvm::SIMachineFunctionInfo::PSInputEnable">PSInputEnable</a> |= <var>1</var> &lt;&lt; <a class="local col3 ref" href="#753Index" title='Index' data-ref="753Index">Index</a>;</td></tr>
<tr><th id="587">587</th><td>  }</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv" title='llvm::SIMachineFunctionInfo::returnsVoid' data-ref="_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv">returnsVoid</dfn>() <em>const</em> {</td></tr>
<tr><th id="590">590</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ReturnsVoid" title='llvm::SIMachineFunctionInfo::ReturnsVoid' data-ref="llvm::SIMachineFunctionInfo::ReturnsVoid">ReturnsVoid</a>;</td></tr>
<tr><th id="591">591</th><td>  }</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo16setIfReturnsVoidEb" title='llvm::SIMachineFunctionInfo::setIfReturnsVoid' data-ref="_ZN4llvm21SIMachineFunctionInfo16setIfReturnsVoidEb">setIfReturnsVoid</dfn>(<em>bool</em> <dfn class="local col4 decl" id="754Value" title='Value' data-type='bool' data-ref="754Value">Value</dfn>) {</td></tr>
<tr><th id="594">594</th><td>    <a class="member" href="#llvm::SIMachineFunctionInfo::ReturnsVoid" title='llvm::SIMachineFunctionInfo::ReturnsVoid' data-ref="llvm::SIMachineFunctionInfo::ReturnsVoid">ReturnsVoid</a> = <a class="local col4 ref" href="#754Value" title='Value' data-ref="754Value">Value</a>;</td></tr>
<tr><th id="595">595</th><td>  }</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <i class="doc">/// <span class="command">\returns</span> A pair of default/requested minimum/maximum flat work group sizes</i></td></tr>
<tr><th id="598">598</th><td><i class="doc">  /// for this function.</i></td></tr>
<tr><th id="599">599</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo21getFlatWorkGroupSizesEv" title='llvm::SIMachineFunctionInfo::getFlatWorkGroupSizes' data-ref="_ZNK4llvm21SIMachineFunctionInfo21getFlatWorkGroupSizesEv">getFlatWorkGroupSizes</dfn>() <em>const</em> {</td></tr>
<tr><th id="600">600</th><td>    <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="member" href="#llvm::SIMachineFunctionInfo::FlatWorkGroupSizes" title='llvm::SIMachineFunctionInfo::FlatWorkGroupSizes' data-ref="llvm::SIMachineFunctionInfo::FlatWorkGroupSizes">FlatWorkGroupSizes</a>;</td></tr>
<tr><th id="601">601</th><td>  }</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <i class="doc">/// <span class="command">\returns</span> Default/requested minimum flat work group size for this function.</i></td></tr>
<tr><th id="604">604</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo23getMinFlatWorkGroupSizeEv" title='llvm::SIMachineFunctionInfo::getMinFlatWorkGroupSize' data-ref="_ZNK4llvm21SIMachineFunctionInfo23getMinFlatWorkGroupSizeEv">getMinFlatWorkGroupSize</dfn>() <em>const</em> {</td></tr>
<tr><th id="605">605</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::FlatWorkGroupSizes" title='llvm::SIMachineFunctionInfo::FlatWorkGroupSizes' data-ref="llvm::SIMachineFunctionInfo::FlatWorkGroupSizes">FlatWorkGroupSizes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="606">606</th><td>  }</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>  <i class="doc">/// <span class="command">\returns</span> Default/requested maximum flat work group size for this function.</i></td></tr>
<tr><th id="609">609</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo23getMaxFlatWorkGroupSizeEv" title='llvm::SIMachineFunctionInfo::getMaxFlatWorkGroupSize' data-ref="_ZNK4llvm21SIMachineFunctionInfo23getMaxFlatWorkGroupSizeEv">getMaxFlatWorkGroupSize</dfn>() <em>const</em> {</td></tr>
<tr><th id="610">610</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::FlatWorkGroupSizes" title='llvm::SIMachineFunctionInfo::FlatWorkGroupSizes' data-ref="llvm::SIMachineFunctionInfo::FlatWorkGroupSizes">FlatWorkGroupSizes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="611">611</th><td>  }</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <i class="doc">/// <span class="command">\returns</span> A pair of default/requested minimum/maximum number of waves per</i></td></tr>
<tr><th id="614">614</th><td><i class="doc">  /// execution unit.</i></td></tr>
<tr><th id="615">615</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo13getWavesPerEUEv" title='llvm::SIMachineFunctionInfo::getWavesPerEU' data-ref="_ZNK4llvm21SIMachineFunctionInfo13getWavesPerEUEv">getWavesPerEU</dfn>() <em>const</em> {</td></tr>
<tr><th id="616">616</th><td>    <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="member" href="#llvm::SIMachineFunctionInfo::WavesPerEU" title='llvm::SIMachineFunctionInfo::WavesPerEU' data-ref="llvm::SIMachineFunctionInfo::WavesPerEU">WavesPerEU</a>;</td></tr>
<tr><th id="617">617</th><td>  }</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <i class="doc">/// <span class="command">\returns</span> Default/requested minimum number of waves per execution unit.</i></td></tr>
<tr><th id="620">620</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo16getMinWavesPerEUEv" title='llvm::SIMachineFunctionInfo::getMinWavesPerEU' data-ref="_ZNK4llvm21SIMachineFunctionInfo16getMinWavesPerEUEv">getMinWavesPerEU</dfn>() <em>const</em> {</td></tr>
<tr><th id="621">621</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::WavesPerEU" title='llvm::SIMachineFunctionInfo::WavesPerEU' data-ref="llvm::SIMachineFunctionInfo::WavesPerEU">WavesPerEU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="622">622</th><td>  }</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  <i class="doc">/// <span class="command">\returns</span> Default/requested maximum number of waves per execution unit.</i></td></tr>
<tr><th id="625">625</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo16getMaxWavesPerEUEv" title='llvm::SIMachineFunctionInfo::getMaxWavesPerEU' data-ref="_ZNK4llvm21SIMachineFunctionInfo16getMaxWavesPerEUEv">getMaxWavesPerEU</dfn>() <em>const</em> {</td></tr>
<tr><th id="626">626</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::WavesPerEU" title='llvm::SIMachineFunctionInfo::WavesPerEU' data-ref="llvm::SIMachineFunctionInfo::WavesPerEU">WavesPerEU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="627">627</th><td>  }</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>  <i class="doc">/// <span class="command">\returns</span> SGPR used for<span class="command"> \p</span> <span class="arg">Dim's</span> work group ID.</i></td></tr>
<tr><th id="630">630</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo18getWorkGroupIDSGPREj" title='llvm::SIMachineFunctionInfo::getWorkGroupIDSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo18getWorkGroupIDSGPREj">getWorkGroupIDSGPR</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="755Dim" title='Dim' data-type='unsigned int' data-ref="755Dim">Dim</dfn>) <em>const</em> {</td></tr>
<tr><th id="631">631</th><td>    <b>switch</b> (<a class="local col5 ref" href="#755Dim" title='Dim' data-ref="755Dim">Dim</a>) {</td></tr>
<tr><th id="632">632</th><td>    <b>case</b> <var>0</var>:</td></tr>
<tr><th id="633">633</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (hasWorkGroupIDX()) ? void (0) : __assert_fail (&quot;hasWorkGroupIDX()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h&quot;, 633, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDX' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv">hasWorkGroupIDX</a>());</td></tr>
<tr><th id="634">634</th><td>      <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDX" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDX' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDX">WorkGroupIDX</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="635">635</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="636">636</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (hasWorkGroupIDY()) ? void (0) : __assert_fail (&quot;hasWorkGroupIDY()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h&quot;, 636, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDYEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDY' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDYEv">hasWorkGroupIDY</a>());</td></tr>
<tr><th id="637">637</th><td>      <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDY" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDY' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDY">WorkGroupIDY</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="638">638</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="639">639</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (hasWorkGroupIDZ()) ? void (0) : __assert_fail (&quot;hasWorkGroupIDZ()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h&quot;, 639, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDZEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDZ' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDZEv">hasWorkGroupIDZ</a>());</td></tr>
<tr><th id="640">640</th><td>      <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo">ArgInfo</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ">WorkGroupIDZ</a>.<a class="ref" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="641">641</th><td>    }</td></tr>
<tr><th id="642">642</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpected dimension&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h&quot;, 642)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected dimension"</q>);</td></tr>
<tr><th id="643">643</th><td>  }</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>  <i class="doc">/// <span class="command">\returns</span> VGPR used for<span class="command"> \p</span> <span class="arg">Dim'</span> work item ID.</i></td></tr>
<tr><th id="646">646</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm21SIMachineFunctionInfo17getWorkItemIDVGPREj" title='llvm::SIMachineFunctionInfo::getWorkItemIDVGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getWorkItemIDVGPREj">getWorkItemIDVGPR</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="756Dim" title='Dim' data-type='unsigned int' data-ref="756Dim">Dim</dfn>) <em>const</em>;</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo19getLDSWaveSpillSizeEv" title='llvm::SIMachineFunctionInfo::getLDSWaveSpillSize' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getLDSWaveSpillSizeEv">getLDSWaveSpillSize</dfn>() <em>const</em> {</td></tr>
<tr><th id="649">649</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::LDSWaveSpillSize" title='llvm::SIMachineFunctionInfo::LDSWaveSpillSize' data-ref="llvm::SIMachineFunctionInfo::LDSWaveSpillSize">LDSWaveSpillSize</a>;</td></tr>
<tr><th id="650">650</th><td>  }</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPUBufferPseudoSourceValue" title='llvm::AMDGPUBufferPseudoSourceValue' data-ref="llvm::AMDGPUBufferPseudoSourceValue">AMDGPUBufferPseudoSourceValue</a> *<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo12getBufferPSVERKNS_11SIInstrInfoEPKNS_5ValueE" title='llvm::SIMachineFunctionInfo::getBufferPSV' data-ref="_ZN4llvm21SIMachineFunctionInfo12getBufferPSVERKNS_11SIInstrInfoEPKNS_5ValueE">getBufferPSV</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col7 decl" id="757TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="757TII">TII</dfn>,</td></tr>
<tr><th id="653">653</th><td>                                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col8 decl" id="758BufferRsrc" title='BufferRsrc' data-type='const llvm::Value *' data-ref="758BufferRsrc">BufferRsrc</dfn>) {</td></tr>
<tr><th id="654">654</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BufferRsrc) ? void (0) : __assert_fail (&quot;BufferRsrc&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h&quot;, 654, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#758BufferRsrc" title='BufferRsrc' data-ref="758BufferRsrc">BufferRsrc</a>);</td></tr>
<tr><th id="655">655</th><td>    <em>auto</em> <dfn class="local col9 decl" id="759PSV" title='PSV' data-type='std::pair&lt;llvm::DenseMapIterator&lt;const llvm::Value *, std::unique_ptr&lt;const llvm::AMDGPUBufferPseudoSourceValue, std::default_delete&lt;const llvm::AMDGPUBufferPseudoSourceValue&gt; &gt;, llvm::DenseMapInfo&lt;const llvm::Value *&gt;, llvm::detail::DenseMapPair&lt;const llvm::Value *, std::unique_ptr&lt;const llvm::AMDGPUBufferPseudoSourceValue, std::default_delete&lt;const llvm::AMDGPUBufferPseudoSourceValue&gt; &gt; &gt;, false&gt;, bool&gt;' data-ref="759PSV">PSV</dfn> = <a class="member" href="#llvm::SIMachineFunctionInfo::BufferPSVs" title='llvm::SIMachineFunctionInfo::BufferPSVs' data-ref="llvm::SIMachineFunctionInfo::BufferPSVs">BufferPSVs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOT_" title='llvm::DenseMapBase::try_emplace' data-ref="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOT_">try_emplace</a>(</td></tr>
<tr><th id="656">656</th><td>      <a class="local col8 ref" href="#758BufferRsrc" title='BufferRsrc' data-ref="758BufferRsrc">BufferRsrc</a>,</td></tr>
<tr><th id="657">657</th><td>      <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="#llvm::AMDGPUBufferPseudoSourceValue" title='llvm::AMDGPUBufferPseudoSourceValue' data-ref="llvm::AMDGPUBufferPseudoSourceValue">AMDGPUBufferPseudoSourceValue</a>&gt;(<a class="local col7 ref" href="#757TII" title='TII' data-ref="757TII">TII</a>));</td></tr>
<tr><th id="658">658</th><td>    <b>return</b> <a class="local col9 ref" href="#759PSV" title='PSV' data-ref="759PSV">PSV</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::DenseMapIterator&lt;const llvm::Value *, std::unique_ptr&lt;const llvm::AMDGPUBufferPseudoSourceValue, std::default_delete&lt;const llvm::AMDGPUBufferPseudoSourceValue&gt; &gt;, llvm::DenseMapInfo&lt;const llvm::Value *&gt;, llvm::detail::DenseMapPair&lt;const llvm::Value *, std::unique_ptr&lt;const llvm::AMDGPUBufferPseudoSourceValue, std::default_delete&lt;const llvm::AMDGPUBufferPseudoSourceValue&gt; &gt; &gt;, false&gt;, bool&gt;::first' data-ref="std::pair::first">first</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::Value *, std::unique_ptr&lt;const llvm::AMDGPUBufferPseudoSourceValue, std::default_delete&lt;const llvm::AMDGPUBufferPseudoSourceValue&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>();</td></tr>
<tr><th id="659">659</th><td>  }</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPUImagePseudoSourceValue" title='llvm::AMDGPUImagePseudoSourceValue' data-ref="llvm::AMDGPUImagePseudoSourceValue">AMDGPUImagePseudoSourceValue</a> *<dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo11getImagePSVERKNS_11SIInstrInfoEPKNS_5ValueE" title='llvm::SIMachineFunctionInfo::getImagePSV' data-ref="_ZN4llvm21SIMachineFunctionInfo11getImagePSVERKNS_11SIInstrInfoEPKNS_5ValueE">getImagePSV</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col0 decl" id="760TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="760TII">TII</dfn>,</td></tr>
<tr><th id="662">662</th><td>                                                  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="761ImgRsrc" title='ImgRsrc' data-type='const llvm::Value *' data-ref="761ImgRsrc">ImgRsrc</dfn>) {</td></tr>
<tr><th id="663">663</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ImgRsrc) ? void (0) : __assert_fail (&quot;ImgRsrc&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h&quot;, 663, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#761ImgRsrc" title='ImgRsrc' data-ref="761ImgRsrc">ImgRsrc</a>);</td></tr>
<tr><th id="664">664</th><td>    <em>auto</em> <dfn class="local col2 decl" id="762PSV" title='PSV' data-type='std::pair&lt;llvm::DenseMapIterator&lt;const llvm::Value *, std::unique_ptr&lt;const llvm::AMDGPUImagePseudoSourceValue, std::default_delete&lt;const llvm::AMDGPUImagePseudoSourceValue&gt; &gt;, llvm::DenseMapInfo&lt;const llvm::Value *&gt;, llvm::detail::DenseMapPair&lt;const llvm::Value *, std::unique_ptr&lt;const llvm::AMDGPUImagePseudoSourceValue, std::default_delete&lt;const llvm::AMDGPUImagePseudoSourceValue&gt; &gt; &gt;, false&gt;, bool&gt;' data-ref="762PSV">PSV</dfn> = <a class="member" href="#llvm::SIMachineFunctionInfo::ImagePSVs" title='llvm::SIMachineFunctionInfo::ImagePSVs' data-ref="llvm::SIMachineFunctionInfo::ImagePSVs">ImagePSVs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOT_" title='llvm::DenseMapBase::try_emplace' data-ref="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOT_">try_emplace</a>(</td></tr>
<tr><th id="665">665</th><td>      <a class="local col1 ref" href="#761ImgRsrc" title='ImgRsrc' data-ref="761ImgRsrc">ImgRsrc</a>,</td></tr>
<tr><th id="666">666</th><td>      <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="#llvm::AMDGPUImagePseudoSourceValue" title='llvm::AMDGPUImagePseudoSourceValue' data-ref="llvm::AMDGPUImagePseudoSourceValue">AMDGPUImagePseudoSourceValue</a>&gt;(<a class="local col0 ref" href="#760TII" title='TII' data-ref="760TII">TII</a>));</td></tr>
<tr><th id="667">667</th><td>    <b>return</b> <a class="local col2 ref" href="#762PSV" title='PSV' data-ref="762PSV">PSV</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::DenseMapIterator&lt;const llvm::Value *, std::unique_ptr&lt;const llvm::AMDGPUImagePseudoSourceValue, std::default_delete&lt;const llvm::AMDGPUImagePseudoSourceValue&gt; &gt;, llvm::DenseMapInfo&lt;const llvm::Value *&gt;, llvm::detail::DenseMapPair&lt;const llvm::Value *, std::unique_ptr&lt;const llvm::AMDGPUImagePseudoSourceValue, std::default_delete&lt;const llvm::AMDGPUImagePseudoSourceValue&gt; &gt; &gt;, false&gt;, bool&gt;::first' data-ref="std::pair::first">first</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::Value *, std::unique_ptr&lt;const llvm::AMDGPUImagePseudoSourceValue, std::default_delete&lt;const llvm::AMDGPUImagePseudoSourceValue&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>();</td></tr>
<tr><th id="668">668</th><td>  }</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv" title='llvm::SIMachineFunctionInfo::getOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv">getOccupancy</dfn>() <em>const</em> {</td></tr>
<tr><th id="671">671</th><td>    <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy">Occupancy</a>;</td></tr>
<tr><th id="672">672</th><td>  }</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv" title='llvm::SIMachineFunctionInfo::getMinAllowedOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv">getMinAllowedOccupancy</dfn>() <em>const</em> {</td></tr>
<tr><th id="675">675</th><td>    <b>if</b> (!<a class="member" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction13isMemoryBoundEv" title='llvm::AMDGPUMachineFunction::isMemoryBound' data-ref="_ZNK4llvm21AMDGPUMachineFunction13isMemoryBoundEv">isMemoryBound</a>() &amp;&amp; !<a class="member" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction16needsWaveLimiterEv" title='llvm::AMDGPUMachineFunction::needsWaveLimiter' data-ref="_ZNK4llvm21AMDGPUMachineFunction16needsWaveLimiterEv">needsWaveLimiter</a>())</td></tr>
<tr><th id="676">676</th><td>      <b>return</b> <a class="member" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy">Occupancy</a>;</td></tr>
<tr><th id="677">677</th><td>    <b>return</b> (<a class="member" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy">Occupancy</a> &lt; <var>4</var>) ? <a class="member" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy">Occupancy</a> : <var>4</var>;</td></tr>
<tr><th id="678">678</th><td>  }</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE">limitOccupancy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="763MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="763MF">MF</dfn>);</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj">limitOccupancy</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="764Limit" title='Limit' data-type='unsigned int' data-ref="764Limit">Limit</dfn>) {</td></tr>
<tr><th id="683">683</th><td>    <b>if</b> (<a class="member" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy">Occupancy</a> &gt; <a class="local col4 ref" href="#764Limit" title='Limit' data-ref="764Limit">Limit</a>)</td></tr>
<tr><th id="684">684</th><td>      <a class="member" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy">Occupancy</a> = <a class="local col4 ref" href="#764Limit" title='Limit' data-ref="764Limit">Limit</a>;</td></tr>
<tr><th id="685">685</th><td>  }</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21SIMachineFunctionInfo17increaseOccupancyERKNS_15MachineFunctionEj" title='llvm::SIMachineFunctionInfo::increaseOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo17increaseOccupancyERKNS_15MachineFunctionEj">increaseOccupancy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="765MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="765MF">MF</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="766Limit" title='Limit' data-type='unsigned int' data-ref="766Limit">Limit</dfn>) {</td></tr>
<tr><th id="688">688</th><td>    <b>if</b> (<a class="member" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy">Occupancy</a> &lt; <a class="local col6 ref" href="#766Limit" title='Limit' data-ref="766Limit">Limit</a>)</td></tr>
<tr><th id="689">689</th><td>      <a class="member" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy">Occupancy</a> = <a class="local col6 ref" href="#766Limit" title='Limit' data-ref="766Limit">Limit</a>;</td></tr>
<tr><th id="690">690</th><td>    <a class="member" href="#_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE">limitOccupancy</a>(<a class="local col5 ref" href="#765MF" title='MF' data-ref="765MF">MF</a>);</td></tr>
<tr><th id="691">691</th><td>  }</td></tr>
<tr><th id="692">692</th><td>};</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H</u></td></tr>
<tr><th id="697">697</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUAsmPrinter.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
