<root><simulation><result_generated_time />2023-11-08 03:44:26<layer><layer_spec />{'B': 1, 'K': 96, 'C': 384, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7225344<total_data_size_element />{'W': 36864, 'I': 75264, 'O': 18816}<total_data_reuse />{'W': 196, 'I': 96.0, 'O': 384}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 14, 'OX': 14, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 16)], [('C', 24), ('K', 3), ('C', 4), ('C', 4), ('K', 2)], []]<I />[[('K', 16), ('C', 24), ('K', 3)], [('C', 4), ('C', 4), ('K', 2)], []]<O />[[('K', 16), ('C', 24), ('K', 3), ('C', 4), ('C', 4)], [('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [196.0, 1, 1, 1], 'I': [1.0, 48.0, 2.0, 1.0], 'O': [1.0, 384, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 294912, 294912], 'I': [192, 602112, 602112], 'O': [384, 150528, 150528], 'O_partial': [384, 0, 0], 'O_final': [0, 150528, 150528]}<actual_mem_utilization_individual />{'W': [0.25, 0.01, 0.0], 'I': [0.38, 0.09, 0.0], 'O': [0.75, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.13, 0.0], 'I': [0.38, 0.13, 0.0], 'O': [0.75, 0.13, 0.0]}<effective_mem_size_bit />{'W': [8, 12288, 294912], 'I': [192, 602112, 602112], 'O': [384, 75264, 150528], 'O_partial': [384, 0, 0], 'O_final': [0, 75264, 150528]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[36864, 36864], [36864, 36864], [36864, 0]]<I />[[451584, 150528], [786432, 75264], [75264, 0]]<O />[[(7206528, 7225344), (18816, 0)], [(0, 98304), (18816, 0)], [(0, 18816), (0, 0)]]<O_partial />[[(7206528, 7225344), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (18816, 0)], [(0, 98304), (18816, 0)], [(0, 18816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[4608, 4608], [576, 576], [144, 0]]<I />[[56448, 18816], [12288, 1176], [294, 0]]<O />[[(900816, 903168), (2352, 0)], [(0, 1536), (294, 0)], [(0, 74), (0, 0)]]<O_partial />[([900816, 903168], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [2352, 0]), ([0, 1536], [294, 0]), ([0, 74], [0, 0])]</mem_access_count_word><mac_count><active />7225344<idle />30523392</mac_count></basic_info><energy><total_energy />17323805.4<mem_energy_breakdown><W />[3.2, 114.2, 191.8]<I />[25.8, 1402.9, 391.6]<O />[632.7, 173.7, 97.9]</mem_energy_breakdown><MAC_energy><active_MAC />15794602.0<idle_MAC />1526169.6<total />17320771.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1619<utilization_without_data_loading />0.1914<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.8458<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />43586<latency_cycle_without_data_loading />36864<ideal_computing_cycle />36864<data_loading><load_cycle_total />6722<load_cycle_individual />{'W': [2, 576, 0], 'I': [384, 6144, 0]}<load_cycle_combined />{'W': 576, 'I': 6144}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-36863], [-32242, -36848], [-36864, -36864]], 'I': [[-36863], [-35619, -23808], [-36864, -36864]], 'O': [[-36864], [-2292, -768], [-35328, -36480]]}<mem_stall_cycle_shared />{'W': [[-36863], [-32242, 0], [0, 0]], 'I': [[-36863], [-35619, 0], [0, 0]], 'O': [[-36864], [-2292, -768], [-35328, -36480]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 294912, 294912], 'I': [192, 602112, 602112], 'O': [384, 150528, 150528], 'O_partial': [384, 0, 0], 'O_final': [0, 150528, 150528]}<data_size_each_level_total />{'W': [128, 294912, 294912], 'I': [196608, 602112, 602112], 'O': [393216, 150528, 150528]}<loop_cycles_each_level />{'W': [16, 36864, 36864], 'I': [1152, 36864, 36864], 'O': [18432, 36864, 36864]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 2, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.2], [170.7, 85.3], [85.3, 85.3]], 'O': [[8.0, 0.0], [21.3, 21.3], [21.3, 21.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.5], [512.0, 170.7], [170.7, 85.3]], 'O': [[8.0, 0.3], [341.3, 21.3], [21.3, 21.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.2], [170.7, 85.3], [85.3, 0]], 'O': [[8.0, 0.3], [341.3, 21.3], [21.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [200.0, 434.7], [93.3, 21.3]], 'I': [[8.0, 0.2], [200.0, 434.7], [93.3, 21.3]], 'O': [[8.0, 0.3], [200.0, 434.7], [93.3, 21.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 36864], [16, 16, 2304], [36864, 36864, 1]], 'I': [[1, 1, 36864], [1152, 1152, 32], [36864, 36864, 1]], 'O': [[1, 1, 36864], [1152, 18432, 2], [36864, 36864, 1]]}<trans_time_real />{'W': [[0, 1, 36864], [[2, 16, 2304], [0, 16, 2304]], [[576, 36864, 1], [144, 36864, 1]]], 'I': [[0, 1, 36864], [[3, 1152, 32], [384, 1152, 32]], [[6144, 36864, 1], [1536, 36864, 1]]], 'O': [[0, 1, 36864], [[6, 18432, 2], [768, 18432, 2]], [[1536, 36864, 1], [384, 36864, 1]]]}<single_stall_cycle />{'W': [[-1], [-14, -16], [-36288, -36720]], 'I': [[-1], [-1149, -768], [-30720, -35328]], 'O': [[-1], [-1146, -384], [-35328, -36480]]}<single_stall_count />{'W': [36863, 2303, 0], 'I': [36863, 31, 0], 'O': [36864, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [4606, 0], 'I': [11904, 0], 'O': [1536, 1536]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1536, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-20354, -36864], [-35328, -35328]], 1: [[-36864, -36864], [-35328, -36864]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />127.7<mem_area />121.7<mem_area_percentage />95.3 %</area></results><elapsed_time_second />1</simulation></root>