Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:11:13 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(65): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 65
Warning (10229): Verilog HDL Expression warning at top.v(95): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 95
Warning (10229): Verilog HDL Expression warning at top.v(118): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 118
Warning (10229): Verilog HDL Expression warning at top.v(141): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 141
Warning (10229): Verilog HDL Expression warning at top.v(171): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 171
Warning (10229): Verilog HDL Expression warning at top.v(194): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 194
Warning (10229): Verilog HDL Expression warning at top.v(224): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 224
Warning (10229): Verilog HDL Expression warning at top.v(247): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 247
Warning (10229): Verilog HDL Expression warning at top.v(277): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 277
Warning (10229): Verilog HDL Expression warning at top.v(307): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 307
Warning (10229): Verilog HDL Expression warning at top.v(344): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 344
Warning (10229): Verilog HDL Expression warning at top.v(374): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 374
Warning (10229): Verilog HDL Expression warning at top.v(411): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 411
Warning (10229): Verilog HDL Expression warning at top.v(427): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 427
Warning (10229): Verilog HDL Expression warning at top.v(443): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 443
Warning (10229): Verilog HDL Expression warning at top.v(466): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 466
Warning (10229): Verilog HDL Expression warning at top.v(496): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 496
Warning (10229): Verilog HDL Expression warning at top.v(526): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 526
Warning (10229): Verilog HDL Expression warning at top.v(556): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 556
Warning (10229): Verilog HDL Expression warning at top.v(579): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 579
Warning (10229): Verilog HDL Expression warning at top.v(602): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 602
Warning (10229): Verilog HDL Expression warning at top.v(632): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 632
Warning (10229): Verilog HDL Expression warning at top.v(648): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 648
Warning (10229): Verilog HDL Expression warning at top.v(685): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 685
Warning (10229): Verilog HDL Expression warning at top.v(715): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 715
Warning (10259): Verilog HDL error at top.v(829): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 829
Warning (10259): Verilog HDL error at top.v(831): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 831
Warning (10229): Verilog HDL Expression warning at top.v(858): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 858
Warning (10259): Verilog HDL error at top.v(862): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 862
Warning (10259): Verilog HDL error at top.v(863): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 863
Warning (10259): Verilog HDL error at top.v(874): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 874
Warning (10259): Verilog HDL error at top.v(876): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 876
Warning (10259): Verilog HDL error at top.v(877): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 877
Warning (10229): Verilog HDL Expression warning at top.v(903): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 903
Warning (10259): Verilog HDL error at top.v(907): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 907
Warning (10259): Verilog HDL error at top.v(908): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 908
Warning (10259): Verilog HDL error at top.v(920): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 920
Warning (10229): Verilog HDL Expression warning at top.v(942): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 942
Warning (10259): Verilog HDL error at top.v(946): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 946
Warning (10259): Verilog HDL error at top.v(947): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 947
Warning (10259): Verilog HDL error at top.v(958): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 958
Warning (10259): Verilog HDL error at top.v(959): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 959
Warning (10259): Verilog HDL error at top.v(960): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 960
Warning (10229): Verilog HDL Expression warning at top.v(981): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 981
Warning (10259): Verilog HDL error at top.v(985): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 985
Warning (10259): Verilog HDL error at top.v(986): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 986
Warning (10259): Verilog HDL error at top.v(997): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 997
Warning (10259): Verilog HDL error at top.v(998): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 998
Warning (10259): Verilog HDL error at top.v(999): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 999
Warning (10229): Verilog HDL Expression warning at top.v(1026): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1026
Warning (10259): Verilog HDL error at top.v(1030): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1030
Warning (10259): Verilog HDL error at top.v(1031): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1031
Warning (10229): Verilog HDL Expression warning at top.v(1065): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1065
Warning (10259): Verilog HDL error at top.v(1069): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1069
Warning (10259): Verilog HDL error at top.v(1070): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1070
Warning (10259): Verilog HDL error at top.v(1081): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1081
Warning (10259): Verilog HDL error at top.v(1082): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1082
Warning (10259): Verilog HDL error at top.v(1083): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1083
Warning (10229): Verilog HDL Expression warning at top.v(1110): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1110
Warning (10259): Verilog HDL error at top.v(1114): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1114
Warning (10259): Verilog HDL error at top.v(1115): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1115
Warning (10259): Verilog HDL error at top.v(1126): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1126
Warning (10229): Verilog HDL Expression warning at top.v(1149): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1149
Warning (10259): Verilog HDL error at top.v(1153): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1153
Warning (10259): Verilog HDL error at top.v(1154): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1154
Warning (10259): Verilog HDL error at top.v(1165): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1165
Warning (10259): Verilog HDL error at top.v(1166): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1166
Warning (10259): Verilog HDL error at top.v(1168): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1168
Warning (10229): Verilog HDL Expression warning at top.v(1194): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1194
Warning (10259): Verilog HDL error at top.v(1198): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1198
Warning (10259): Verilog HDL error at top.v(1199): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1199
Warning (10259): Verilog HDL error at top.v(1211): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1211
Warning (10259): Verilog HDL error at top.v(1213): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1213
Warning (10229): Verilog HDL Expression warning at top.v(1239): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1239
Warning (10259): Verilog HDL error at top.v(1243): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1243
Warning (10259): Verilog HDL error at top.v(1244): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1244
Warning (10259): Verilog HDL error at top.v(1257): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1257
Warning (10229): Verilog HDL Expression warning at top.v(1290): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1290
Warning (10259): Verilog HDL error at top.v(1294): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1294
Warning (10259): Verilog HDL error at top.v(1295): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1295
Warning (10259): Verilog HDL error at top.v(1308): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1308
Warning (10259): Verilog HDL error at top.v(1309): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1309
Warning (10229): Verilog HDL Expression warning at top.v(1335): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1335
Warning (10259): Verilog HDL error at top.v(1339): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1339
Warning (10259): Verilog HDL error at top.v(1340): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1340
Warning (10259): Verilog HDL error at top.v(1352): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1352
Warning (10259): Verilog HDL error at top.v(1353): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1353
Warning (10259): Verilog HDL error at top.v(1354): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1354
Warning (10259): Verilog HDL error at top.v(1355): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1355
Warning (10229): Verilog HDL Expression warning at top.v(1386): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1386
Warning (10259): Verilog HDL error at top.v(1390): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1390
Warning (10259): Verilog HDL error at top.v(1391): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1391
Warning (10229): Verilog HDL Expression warning at top.v(1419): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1419
Warning (10259): Verilog HDL error at top.v(1423): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1423
Warning (10259): Verilog HDL error at top.v(1424): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1424
Warning (10259): Verilog HDL error at top.v(1436): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1436
Warning (10229): Verilog HDL Expression warning at top.v(1452): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1452
Warning (10259): Verilog HDL error at top.v(1456): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1456
Warning (10259): Verilog HDL error at top.v(1457): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1457
Warning (10259): Verilog HDL error at top.v(1468): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1468
Warning (10259): Verilog HDL error at top.v(1469): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1469
Warning (10259): Verilog HDL error at top.v(1470): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1470
Warning (10229): Verilog HDL Expression warning at top.v(1491): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1491
Warning (10259): Verilog HDL error at top.v(1495): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1495
Warning (10259): Verilog HDL error at top.v(1496): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1496
Warning (10259): Verilog HDL error at top.v(1508): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1508
Warning (10259): Verilog HDL error at top.v(1510): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1510
Warning (10229): Verilog HDL Expression warning at top.v(1536): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1536
Warning (10259): Verilog HDL error at top.v(1540): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1540
Warning (10259): Verilog HDL error at top.v(1541): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1541
Warning (10259): Verilog HDL error at top.v(1553): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1553
Warning (10229): Verilog HDL Expression warning at top.v(1581): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1581
Warning (10259): Verilog HDL error at top.v(1585): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1585
Warning (10259): Verilog HDL error at top.v(1586): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1586
Warning (10259): Verilog HDL error at top.v(1597): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1597
Warning (10259): Verilog HDL error at top.v(1598): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1598
Warning (10259): Verilog HDL error at top.v(1599): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1599
Warning (10229): Verilog HDL Expression warning at top.v(1626): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1626
Warning (10259): Verilog HDL error at top.v(1630): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1630
Warning (10259): Verilog HDL error at top.v(1631): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1631
Warning (10259): Verilog HDL error at top.v(1644): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1644
Warning (10229): Verilog HDL Expression warning at top.v(1665): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1665
Warning (10259): Verilog HDL error at top.v(1669): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1669
Warning (10259): Verilog HDL error at top.v(1670): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1670
Warning (10259): Verilog HDL error at top.v(1681): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1681
Warning (10259): Verilog HDL error at top.v(1682): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1682
Warning (10259): Verilog HDL error at top.v(1683): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1683
Warning (10229): Verilog HDL Expression warning at top.v(1704): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1704
Warning (10259): Verilog HDL error at top.v(1708): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1708
Warning (10259): Verilog HDL error at top.v(1709): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1709
Warning (10259): Verilog HDL error at top.v(1721): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1721
Warning (10259): Verilog HDL error at top.v(1722): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1722
Warning (10259): Verilog HDL error at top.v(1723): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1723
Warning (10229): Verilog HDL Expression warning at top.v(1749): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1749
Warning (10259): Verilog HDL error at top.v(1753): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1753
Warning (10259): Verilog HDL error at top.v(1754): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1754
Warning (10229): Verilog HDL Expression warning at top.v(1782): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1782
Warning (10259): Verilog HDL error at top.v(1786): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1786
Warning (10259): Verilog HDL error at top.v(1787): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1787
Warning (10259): Verilog HDL error at top.v(1799): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1799
Warning (10259): Verilog HDL error at top.v(1801): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1801
Warning (10259): Verilog HDL error at top.v(1802): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1802
Warning (10229): Verilog HDL Expression warning at top.v(1833): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1833
Warning (10259): Verilog HDL error at top.v(1837): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1837
Warning (10259): Verilog HDL error at top.v(1838): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1838
Warning (10259): Verilog HDL error at top.v(1849): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1849
Warning (10259): Verilog HDL error at top.v(1851): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1851
Warning (10259): Verilog HDL error at top.v(1852): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1852
Warning (10229): Verilog HDL Expression warning at top.v(1878): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1878
Warning (10259): Verilog HDL error at top.v(1882): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1882
Warning (10259): Verilog HDL error at top.v(1883): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1883
Warning (10229): Verilog HDL Expression warning at top.v(1935): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1935
Warning (10229): Verilog HDL Expression warning at top.v(1936): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1936
Warning (10229): Verilog HDL Expression warning at top.v(1937): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1937
Warning (10229): Verilog HDL Expression warning at top.v(1938): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1938
Warning (10229): Verilog HDL Expression warning at top.v(1939): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1939
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(758): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 758
Warning (10230): Verilog HDL assignment warning at top.v(833): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 833
Warning (10230): Verilog HDL assignment warning at top.v(852): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 852
Warning (10230): Verilog HDL assignment warning at top.v(878): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 878
Warning (10230): Verilog HDL assignment warning at top.v(897): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 897
Warning (10230): Verilog HDL assignment warning at top.v(922): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 922
Warning (10230): Verilog HDL assignment warning at top.v(936): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 936
Warning (10230): Verilog HDL assignment warning at top.v(961): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 961
Warning (10230): Verilog HDL assignment warning at top.v(975): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 975
Warning (10230): Verilog HDL assignment warning at top.v(997): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 997
Warning (10230): Verilog HDL assignment warning at top.v(1001): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1001
Warning (10230): Verilog HDL assignment warning at top.v(1020): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1020
Warning (10230): Verilog HDL assignment warning at top.v(1045): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1045
Warning (10230): Verilog HDL assignment warning at top.v(1059): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1059
Warning (10230): Verilog HDL assignment warning at top.v(1085): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1085
Warning (10230): Verilog HDL assignment warning at top.v(1104): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1104
Warning (10230): Verilog HDL assignment warning at top.v(1129): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1129
Warning (10230): Verilog HDL assignment warning at top.v(1143): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1143
Warning (10230): Verilog HDL assignment warning at top.v(1165): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1165
Warning (10230): Verilog HDL assignment warning at top.v(1169): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1169
Warning (10230): Verilog HDL assignment warning at top.v(1188): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1188
Warning (10230): Verilog HDL assignment warning at top.v(1214): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1214
Warning (10230): Verilog HDL assignment warning at top.v(1233): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1233
Warning (10230): Verilog HDL assignment warning at top.v(1260): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1260
Warning (10230): Verilog HDL assignment warning at top.v(1284): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1284
Warning (10230): Verilog HDL assignment warning at top.v(1310): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1310
Warning (10230): Verilog HDL assignment warning at top.v(1329): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1329
Warning (10230): Verilog HDL assignment warning at top.v(1354): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1354
Warning (10230): Verilog HDL assignment warning at top.v(1356): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1356
Warning (10230): Verilog HDL assignment warning at top.v(1380): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1380
Warning (10230): Verilog HDL assignment warning at top.v(1404): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1404
Warning (10230): Verilog HDL assignment warning at top.v(1413): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1413
Warning (10230): Verilog HDL assignment warning at top.v(1437): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1437
Warning (10230): Verilog HDL assignment warning at top.v(1446): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1446
Warning (10230): Verilog HDL assignment warning at top.v(1471): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1471
Warning (10230): Verilog HDL assignment warning at top.v(1485): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1485
Warning (10230): Verilog HDL assignment warning at top.v(1508): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1508
Warning (10230): Verilog HDL assignment warning at top.v(1511): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1511
Warning (10230): Verilog HDL assignment warning at top.v(1530): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1530
Warning (10230): Verilog HDL assignment warning at top.v(1556): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1556
Warning (10230): Verilog HDL assignment warning at top.v(1575): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1575
Warning (10230): Verilog HDL assignment warning at top.v(1601): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1601
Warning (10230): Verilog HDL assignment warning at top.v(1620): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1620
Warning (10230): Verilog HDL assignment warning at top.v(1645): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1645
Warning (10230): Verilog HDL assignment warning at top.v(1659): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1659
Warning (10230): Verilog HDL assignment warning at top.v(1684): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1684
Warning (10230): Verilog HDL assignment warning at top.v(1698): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1698
Warning (10230): Verilog HDL assignment warning at top.v(1722): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1722
Warning (10230): Verilog HDL assignment warning at top.v(1724): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1724
Warning (10230): Verilog HDL assignment warning at top.v(1743): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1743
Warning (10230): Verilog HDL assignment warning at top.v(1767): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1767
Warning (10230): Verilog HDL assignment warning at top.v(1776): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1776
Warning (10230): Verilog HDL assignment warning at top.v(1803): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1803
Warning (10230): Verilog HDL assignment warning at top.v(1827): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1827
Warning (10230): Verilog HDL assignment warning at top.v(1853): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1853
Warning (10230): Verilog HDL assignment warning at top.v(1872): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1872
Warning (10230): Verilog HDL assignment warning at top.v(1953): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 1953
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 1148 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 991 logic cells
    Info (21062): Implemented 90 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 276 warnings
    Info: Peak virtual memory: 1253 megabytes
    Info: Processing ended: Thu Apr 20 17:11:34 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:46
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:11:40 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 184 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 208 registers into blocks of type DSP block
    Extra Info (176220): Created 128 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:08
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:06
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:12
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y23 to location X21_Y33
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 1.49 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:20
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1965 megabytes
    Info: Processing ended: Thu Apr 20 17:12:50 2017
    Info: Elapsed time: 00:01:10
    Info: Total CPU time (on all processors): 00:01:48
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:12:55 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1145 megabytes
    Info: Processing ended: Thu Apr 20 17:13:02 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:13:07 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Warning (332125): Found combinational loop of 97 nodes File: /home/cactus/proj/migen-playground/build/top.v Line: 531
    Warning (332126): Node "Mult82~8|ay[0]"
    Warning (332126): Node "Mult82~8|resultb[12]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[0]~4|dataf"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[0]~4|combout"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~0|dataf"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~0|combout"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~2|dataf"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~2|combout"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~3|datab"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~3|combout"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[0]~4|dataa"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[1]~5|dataa"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[1]~5|combout"
    Warning (332126): Node "Mult82~8|ay[1]"
    Warning (332126): Node "Mult82~8|resultb[13]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[1]~5|datad"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~0|datac"
    Warning (332126): Node "Mult82~8|resultb[14]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[2]~6|dataf"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[2]~6|combout"
    Warning (332126): Node "Mult82~8|ay[2]"
    Warning (332126): Node "Mult82~8|resultb[15]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[3]~7|datad"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[3]~7|combout"
    Warning (332126): Node "Mult82~8|ay[3]"
    Warning (332126): Node "Mult82~8|resultb[16]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[4]~8|dataf"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[4]~8|combout"
    Warning (332126): Node "Mult82~8|ay[4]"
    Warning (332126): Node "Mult82~8|resultb[17]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[5]~9|dataf"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[5]~9|combout"
    Warning (332126): Node "Mult82~8|ay[5]"
    Warning (332126): Node "Mult82~8|resultb[18]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[6]~10|datab"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[6]~10|combout"
    Warning (332126): Node "Mult82~8|ay[6]"
    Warning (332126): Node "Mult82~8|resultb[19]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[7]~11|datac"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[7]~11|combout"
    Warning (332126): Node "Mult82~8|ay[7]"
    Warning (332126): Node "Mult82~8|resultb[20]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~12|datad"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~12|combout"
    Warning (332126): Node "Mult82~8|ay[8]"
    Warning (332126): Node "Mult82~8|resultb[21]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[9]~13|dataf"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[9]~13|combout"
    Warning (332126): Node "Mult82~8|ay[9]"
    Warning (332126): Node "Mult82~8|resultb[22]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[10]~14|dataf"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[10]~14|combout"
    Warning (332126): Node "Mult82~8|ay[10]"
    Warning (332126): Node "Mult82~8|resultb[23]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[11]~15|datab"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[11]~15|combout"
    Warning (332126): Node "Mult82~8|ay[11]"
    Warning (332126): Node "Mult82~8|resultb[24]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[12]~16|dataa"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[12]~16|combout"
    Warning (332126): Node "Mult82~8|ay[12]"
    Warning (332126): Node "Mult82~8|resultb[25]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~3|datad"
    Warning (332126): Node "Mult82~8|resultb[26]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~3|datac"
    Warning (332126): Node "Mult82~8|resultb[27]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~3|dataf"
    Warning (332126): Node "Mult82~8|ay[13]"
    Warning (332126): Node "Mult82~8|ay[14]"
    Warning (332126): Node "Mult82~8|ay[15]"
    Warning (332126): Node "Mult82~8|ay[16]"
    Warning (332126): Node "Mult82~8|ay[17]"
    Warning (332126): Node "Mult82~8|ay[18]"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~3|dataa"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~2|datae"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~2|datad"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~1|datac"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~1|combout"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~2|datac"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~1|dataa"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~1|datad"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~1|datab"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~2|datab"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~0|datab"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~0|datae"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~0|dataa"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[2]~6|dataa"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[3]~7|dataa"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[4]~8|dataa"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[5]~9|dataa"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[6]~10|dataf"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[7]~11|dataa"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[8]~12|dataa"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[9]~13|dataa"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[10]~14|dataa"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[11]~15|dataf"
    Warning (332126): Node "staticnn_weighted_sum24_weighted_sum24_fp_multiplier64_a[12]~16|dataf"
Critical Warning (332081): Design contains combinational loop of 97 nodes. Estimating the delays through the loop.
Warning (332125): Found combinational loop of 97 nodes File: /home/cactus/proj/migen-playground/build/top.v Line: 551
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[0]~4|combout"
    Warning (332126): Node "Mult62~8|ay[0]"
    Warning (332126): Node "Mult62~8|resultb[12]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[0]~4|datae"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~0|datae"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~0|combout"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~2|datac"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~2|combout"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~3|datad"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~3|combout"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[0]~4|dataf"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[1]~5|datab"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[1]~5|combout"
    Warning (332126): Node "Mult62~8|ay[1]"
    Warning (332126): Node "Mult62~8|resultb[13]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[1]~5|dataf"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~0|dataa"
    Warning (332126): Node "Mult62~8|resultb[14]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[2]~6|dataa"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[2]~6|combout"
    Warning (332126): Node "Mult62~8|ay[2]"
    Warning (332126): Node "Mult62~8|resultb[15]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[3]~7|datae"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[3]~7|combout"
    Warning (332126): Node "Mult62~8|ay[3]"
    Warning (332126): Node "Mult62~8|resultb[16]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[4]~8|dataf"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[4]~8|combout"
    Warning (332126): Node "Mult62~8|ay[4]"
    Warning (332126): Node "Mult62~8|resultb[17]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[5]~9|dataf"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[5]~9|combout"
    Warning (332126): Node "Mult62~8|ay[5]"
    Warning (332126): Node "Mult62~8|resultb[18]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[6]~10|datad"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[6]~10|combout"
    Warning (332126): Node "Mult62~8|ay[6]"
    Warning (332126): Node "Mult62~8|resultb[19]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[7]~11|datae"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[7]~11|combout"
    Warning (332126): Node "Mult62~8|ay[7]"
    Warning (332126): Node "Mult62~8|resultb[20]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[8]~12|dataf"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[8]~12|combout"
    Warning (332126): Node "Mult62~8|ay[8]"
    Warning (332126): Node "Mult62~8|resultb[21]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[9]~13|datac"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[9]~13|combout"
    Warning (332126): Node "Mult62~8|ay[9]"
    Warning (332126): Node "Mult62~8|resultb[22]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~14|dataf"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~14|combout"
    Warning (332126): Node "Mult62~8|ay[10]"
    Warning (332126): Node "Mult62~8|resultb[23]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[11]~15|dataf"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[11]~15|combout"
    Warning (332126): Node "Mult62~8|ay[11]"
    Warning (332126): Node "Mult62~8|resultb[24]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[12]~16|datae"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[12]~16|combout"
    Warning (332126): Node "Mult62~8|ay[12]"
    Warning (332126): Node "Mult62~8|resultb[25]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~3|datac"
    Warning (332126): Node "Mult62~8|resultb[26]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~3|datab"
    Warning (332126): Node "Mult62~8|resultb[27]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~3|dataf"
    Warning (332126): Node "Mult62~8|ay[13]"
    Warning (332126): Node "Mult62~8|ay[14]"
    Warning (332126): Node "Mult62~8|ay[15]"
    Warning (332126): Node "Mult62~8|ay[16]"
    Warning (332126): Node "Mult62~8|ay[17]"
    Warning (332126): Node "Mult62~8|ay[18]"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~3|dataa"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~2|datab"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~2|dataa"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~1|datab"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~1|combout"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~2|dataf"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~1|dataf"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~1|datac"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~1|datae"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~2|datad"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~0|dataf"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~0|datab"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~0|datac"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[2]~6|dataf"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[3]~7|dataf"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[4]~8|datab"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[5]~9|datab"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[6]~10|datab"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[7]~11|dataf"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[8]~12|datac"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[9]~13|dataf"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[10]~14|datab"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[11]~15|datab"
    Warning (332126): Node "staticnn_weighted_sum18_weighted_sum18_fp_multiplier49_a[12]~16|dataf"
Critical Warning (332081): Design contains combinational loop of 97 nodes. Estimating the delays through the loop.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.128            -519.076 clk50 
Info (332146): Worst-case hold slack is 0.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.350               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -648.855 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.961
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.961            -471.041 clk50 
Info (332146): Worst-case hold slack is 0.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.270               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -637.874 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.768
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.768             -97.124 clk50 
Info (332146): Worst-case hold slack is 0.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.170               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -489.216 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.512
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.512             -46.911 clk50 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -511.247 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 204 warnings
    Info: Peak virtual memory: 1348 megabytes
    Info: Processing ended: Thu Apr 20 17:13:28 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:13:33 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 397 megabytes
    Info: Processing ended: Thu Apr 20 17:13:34 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
,,,,,,,,,,,,,....................................................wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
