#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Apr 05 13:48:51 2016
# Process ID: 7076
# Current directory: D:/onedrive/WSU/EE214/214/proj6all/proj6alu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9632 D:\onedrive\WSU\EE214\214\proj6all\proj6alu\proj6alu.xpr
# Log file: D:/onedrive/WSU/EE214/214/proj6all/proj6alu/vivado.log
# Journal file: D:/onedrive/WSU/EE214/214/proj6all/proj6alu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Clay/Desktop/proj6all/proj6alu' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'proj6alu.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivadoStuff/Vivado/2015.4/data/ip'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 821.184 ; gain = 649.949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/adder.v:1]
INFO: [Synth 8-256] done synthesizing module 'adder' (1#1) [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/adder.v:1]
INFO: [Synth 8-638] synthesizing module 'addsub' [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/addsub.v:1]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/FA.v:1]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/FA.v:1]
INFO: [Synth 8-256] done synthesizing module 'addsub' (3#1) [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/addsub.v:1]
ERROR: [Synth 8-27] procedural assign not supported [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/top.v:83]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 848.430 ; gain = 677.195
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 858.113 ; gain = 686.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/adder.v:1]
INFO: [Synth 8-256] done synthesizing module 'adder' (1#1) [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/adder.v:1]
INFO: [Synth 8-638] synthesizing module 'addsub' [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/addsub.v:1]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/FA.v:1]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/FA.v:1]
INFO: [Synth 8-256] done synthesizing module 'addsub' (3#1) [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/addsub.v:1]
ERROR: [Synth 8-27] procedural assign not supported [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/top.v:83]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/onedrive/WSU/EE214/214/proj6all/proj6alu/proj6alu.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 858.113 ; gain = 686.879
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 05 13:50:52 2016...
