```verilog
module top_module (
    input clk,
    input reset,
    input [31:0] in,
    output reg [31:0] out
);

    reg [31:0] in_d;

    always @(posedge clk) begin
        if (reset) begin
            out <= 32'b0; // Reset all output bits to 0
        end else begin
            out <= out | (in_d & ~in); // Set output bits where there is a 1->0 transition
        end
        in_d <= in; // Store the previous state of the input
    end

endmodule
```