// Seed: 1690773759
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output tri1 id_2,
    input  wire id_3,
    input  wand id_4,
    output wire id_5,
    output tri0 id_6,
    input  tri0 id_7,
    input  tri0 id_8,
    input  wand id_9,
    input  tri0 id_10,
    input  tri  id_11,
    input  wire id_12,
    input  tri  id_13,
    input  tri0 id_14
);
  always if ({1}) id_2 = 1'b0;
endmodule
macromodule module_1 (
    input  wand id_0,
    input  wor  id_1,
    output tri  id_2,
    input  tri0 id_3,
    output tri  id_4,
    input  tri0 id_5
);
  assign id_4 = id_0;
  module_0(
      id_3, id_0, id_2, id_1, id_0, id_2, id_4, id_5, id_3, id_5, id_5, id_1, id_1, id_3, id_3
  );
endmodule
