<stg><name>main_Pipeline_VITIS_LOOP_36_3</name>


<trans_list>

<trans id="29" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:1 %store_ln36 = store i15 0, i15 %i

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc26:0 %i_1 = load i15 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc26:1 %icmp_ln36 = icmp_eq  i15 %i_1, i15 16384

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc26:2 %add_ln36 = add i15 %i_1, i15 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc26:3 %br_ln36 = br i1 %icmp_ln36, void %for.inc26.split, void %for.end28.exitStub

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.split:6 %store_ln36 = store i15 %add_ln36, i15 %i

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
for.end28.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="15">
<![CDATA[
for.inc26.split:0 %zext_ln36 = zext i15 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc26.split:1 %specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln36"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc26.split:2 %speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln36"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc26.split:3 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.split:4 %h_addr = getelementptr i32 %h, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="h_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc26.split:5 %store_ln37 = store i32 0, i14 %h_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
for.inc26.split:7 %br_ln36 = br void %for.inc26

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="30" name="h" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="32" from="StgValue_31" to="i" fromId="31" toId="5">
</dataflow>
<dataflow id="34" from="StgValue_33" to="store_ln36" fromId="33" toId="6">
</dataflow>
<dataflow id="35" from="i" to="store_ln36" fromId="5" toId="6">
</dataflow>
<dataflow id="36" from="i" to="i_1" fromId="5" toId="8">
</dataflow>
<dataflow id="37" from="i_1" to="icmp_ln36" fromId="8" toId="9">
</dataflow>
<dataflow id="39" from="StgValue_38" to="icmp_ln36" fromId="38" toId="9">
</dataflow>
<dataflow id="40" from="i_1" to="add_ln36" fromId="8" toId="10">
</dataflow>
<dataflow id="42" from="StgValue_41" to="add_ln36" fromId="41" toId="10">
</dataflow>
<dataflow id="43" from="icmp_ln36" to="br_ln36" fromId="9" toId="11">
</dataflow>
<dataflow id="44" from="add_ln36" to="store_ln36" fromId="10" toId="12">
</dataflow>
<dataflow id="45" from="i" to="store_ln36" fromId="5" toId="12">
</dataflow>
<dataflow id="46" from="i_1" to="zext_ln36" fromId="8" toId="13">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecPipeline" to="specpipeline_ln36" fromId="47" toId="14">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specpipeline_ln36" fromId="49" toId="14">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specpipeline_ln36" fromId="51" toId="14">
</dataflow>
<dataflow id="53" from="StgValue_51" to="specpipeline_ln36" fromId="51" toId="14">
</dataflow>
<dataflow id="54" from="StgValue_51" to="specpipeline_ln36" fromId="51" toId="14">
</dataflow>
<dataflow id="56" from="empty_0" to="specpipeline_ln36" fromId="55" toId="14">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln36" fromId="57" toId="15">
</dataflow>
<dataflow id="60" from="StgValue_59" to="speclooptripcount_ln36" fromId="59" toId="15">
</dataflow>
<dataflow id="61" from="StgValue_59" to="speclooptripcount_ln36" fromId="59" toId="15">
</dataflow>
<dataflow id="62" from="StgValue_59" to="speclooptripcount_ln36" fromId="59" toId="15">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecLoopName" to="specloopname_ln36" fromId="63" toId="16">
</dataflow>
<dataflow id="66" from="empty_1" to="specloopname_ln36" fromId="65" toId="16">
</dataflow>
<dataflow id="67" from="h" to="h_addr" fromId="30" toId="17">
</dataflow>
<dataflow id="69" from="StgValue_68" to="h_addr" fromId="68" toId="17">
</dataflow>
<dataflow id="70" from="zext_ln36" to="h_addr" fromId="13" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_71" to="store_ln37" fromId="71" toId="18">
</dataflow>
<dataflow id="73" from="h_addr" to="store_ln37" fromId="17" toId="18">
</dataflow>
<dataflow id="74" from="icmp_ln36" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
