{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522244438166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522244438166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 15:40:37 2018 " "Processing started: Wed Mar 28 15:40:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522244438166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244438166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off greenscreen -c greenscreen " "Command: quartus_map --read_settings_files=on --write_settings_files=off greenscreen -c greenscreen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244438166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522244438838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522244438838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_n int_n i2c_touch_config.v(36) " "Verilog HDL Declaration information at i2c_touch_config.v(36): object \"INT_n\" differs only in case from object \"int_n\" in the same scope" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522244452526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_touch_config.v 3 3 " "Found 3 design units, including 3 entities, in source file i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244452541 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_master_byte_ctrl " "Found entity 2: i2c_master_byte_ctrl" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244452541 ""} { "Info" "ISGN_ENTITY_NAME" "3 i2c_master_bit_ctrl " "Found entity 3: i2c_master_bit_ctrl" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244452541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244452541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL33 " "Found entity 1: PLL33" {  } { { "PLL33.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/PLL33.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244452541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244452541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33/pll33_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33/pll33_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL33_0002 " "Found entity 1: PLL33_0002" {  } { { "PLL33/PLL33_0002.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/PLL33/PLL33_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244452541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244452541 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "greenscreen.v(123) " "Verilog HDL information at greenscreen.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522244452603 ""}
{ "Warning" "WSGN_SEARCH_FILE" "greenscreen.v 3 3 " "Using design file greenscreen.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 greenscreen " "Found entity 1: greenscreen" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244452603 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_controller " "Found entity 2: vga_controller" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244452603 ""} { "Info" "ISGN_ENTITY_NAME" "3 display1 " "Found entity 3: display1" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244452603 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "display_col greenscreen.v(229) " "Verilog HDL Implicit Net warning at greenscreen.v(229): created implicit net for \"display_col\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "display_row greenscreen.v(229) " "Verilog HDL Implicit Net warning at greenscreen.v(229): created implicit net for \"display_row\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "greenscreen " "Elaborating entity \"greenscreen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR greenscreen.v(15) " "Output port \"DRAM_ADDR\" at greenscreen.v(15) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA greenscreen.v(16) " "Output port \"DRAM_BA\" at greenscreen.v(16) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B greenscreen.v(45) " "Output port \"VGA_B\" at greenscreen.v(45) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G greenscreen.v(48) " "Output port \"VGA_G\" at greenscreen.v(48) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R greenscreen.v(50) " "Output port \"VGA_R\" at greenscreen.v(50) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N greenscreen.v(17) " "Output port \"DRAM_CAS_N\" at greenscreen.v(17) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE greenscreen.v(18) " "Output port \"DRAM_CKE\" at greenscreen.v(18) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK greenscreen.v(19) " "Output port \"DRAM_CLK\" at greenscreen.v(19) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N greenscreen.v(20) " "Output port \"DRAM_CS_N\" at greenscreen.v(20) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM greenscreen.v(22) " "Output port \"DRAM_LDQM\" at greenscreen.v(22) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N greenscreen.v(23) " "Output port \"DRAM_RAS_N\" at greenscreen.v(23) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM greenscreen.v(24) " "Output port \"DRAM_UDQM\" at greenscreen.v(24) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N greenscreen.v(25) " "Output port \"DRAM_WE_N\" at greenscreen.v(25) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK greenscreen.v(28) " "Output port \"FPGA_I2C_SCLK\" at greenscreen.v(28) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N greenscreen.v(41) " "Output port \"TD_RESET_N\" at greenscreen.v(41) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N greenscreen.v(46) " "Output port \"VGA_BLANK_N\" at greenscreen.v(46) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK greenscreen.v(47) " "Output port \"VGA_CLK\" at greenscreen.v(47) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS greenscreen.v(49) " "Output port \"VGA_HS\" at greenscreen.v(49) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N greenscreen.v(51) " "Output port \"VGA_SYNC_N\" at greenscreen.v(51) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS greenscreen.v(52) " "Output port \"VGA_VS\" at greenscreen.v(52) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D5M_RESET_N greenscreen.v(59) " "Output port \"D5M_RESET_N\" at greenscreen.v(59) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D5M_SCLK greenscreen.v(60) " "Output port \"D5M_SCLK\" at greenscreen.v(60) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D5M_TRIGGER greenscreen.v(63) " "Output port \"D5M_TRIGGER\" at greenscreen.v(63) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D5M_XCLKIN greenscreen.v(64) " "Output port \"D5M_XCLKIN\" at greenscreen.v(64) has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 "|greenscreen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL33 PLL33:pll " "Elaborating entity \"PLL33\" for hierarchy \"PLL33:pll\"" {  } { { "greenscreen.v" "pll" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL33_0002 PLL33:pll\|PLL33_0002:pll33_inst " "Elaborating entity \"PLL33_0002\" for hierarchy \"PLL33:pll\|PLL33_0002:pll33_inst\"" {  } { { "PLL33.v" "pll33_inst" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/PLL33.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244452603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL33:pll\|PLL33_0002:pll33_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL33:pll\|PLL33_0002:pll33_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL33/PLL33_0002.v" "altera_pll_i" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/PLL33/PLL33_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244452635 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1522244452635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL33:pll\|PLL33_0002:pll33_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL33:pll\|PLL33_0002:pll33_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL33/PLL33_0002.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/PLL33/PLL33_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244452635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL33:pll\|PLL33_0002:pll33_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL33:pll\|PLL33_0002:pll33_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 33.000000 MHz " "Parameter \"output_clock_frequency0\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522244452635 ""}  } { { "PLL33/PLL33_0002.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/PLL33/PLL33_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522244452635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display1 display1:display " "Elaborating entity \"display1\" for hierarchy \"display1:display\"" {  } { { "greenscreen.v" "display" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vierkantjeX greenscreen.v(217) " "Verilog HDL or VHDL warning at greenscreen.v(217): object \"vierkantjeX\" assigned a value but never read" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vierkantjeY greenscreen.v(218) " "Verilog HDL or VHDL warning at greenscreen.v(218): object \"vierkantjeY\" assigned a value but never read" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_touch_config display1:display\|i2c_touch_config:touch " "Elaborating entity \"i2c_touch_config\" for hierarchy \"display1:display\|i2c_touch_config:touch\"" {  } { { "greenscreen.v" "touch" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iack i2c_touch_config.v(79) " "Verilog HDL or VHDL warning at i2c_touch_config.v(79): object \"iack\" assigned a value but never read" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(162) " "Verilog HDL assignment warning at i2c_touch_config.v(162): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(184) " "Verilog HDL assignment warning at i2c_touch_config.v(184): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(205) " "Verilog HDL assignment warning at i2c_touch_config.v(205): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(232) " "Verilog HDL assignment warning at i2c_touch_config.v(232): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_touch_config.v(241) " "Verilog HDL assignment warning at i2c_touch_config.v(241): truncated value with size 32 to match size of target (6)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(271) " "Verilog HDL assignment warning at i2c_touch_config.v(271): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_touch_config.v(142) " "Verilog HDL Synthesis Attribute warning at i2c_touch_config.v(142): ignoring full_case attribute on case statement with explicit default case item" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 142 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(343) " "Verilog HDL assignment warning at i2c_touch_config.v(343): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(344) " "Verilog HDL assignment warning at i2c_touch_config.v(344): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(345) " "Verilog HDL assignment warning at i2c_touch_config.v(345): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(346) " "Verilog HDL assignment warning at i2c_touch_config.v(346): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(347) " "Verilog HDL assignment warning at i2c_touch_config.v(347): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(348) " "Verilog HDL assignment warning at i2c_touch_config.v(348): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(349) " "Verilog HDL assignment warning at i2c_touch_config.v(349): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(350) " "Verilog HDL assignment warning at i2c_touch_config.v(350): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(351) " "Verilog HDL assignment warning at i2c_touch_config.v(351): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(352) " "Verilog HDL assignment warning at i2c_touch_config.v(352): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_reg 0 i2c_touch_config.v(129) " "Net \"data_reg\" at i2c_touch_config.v(129) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 129 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 "|greenscreen|display1:display|i2c_touch_config:touch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl display1:display\|i2c_touch_config:touch\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"display1:display\|i2c_touch_config:touch\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "i2c_touch_config.v" "byte_controller" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244452650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl display1:display\|i2c_touch_config:touch\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"display1:display\|i2c_touch_config:touch\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "i2c_touch_config.v" "bit_controller" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244452666 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_touch_config.v(880) " "Verilog HDL Case Statement information at i2c_touch_config.v(880): all case item expressions in this case statement are onehot" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 880 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1522244452666 "|greenscreen|display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller display1:display\|vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"display1:display\|vga_controller:vga\"" {  } { { "greenscreen.v" "vga" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244452666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 greenscreen.v(132) " "Verilog HDL assignment warning at greenscreen.v(132): truncated value with size 32 to match size of target (12)" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452666 "|greenscreen|display1:display|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 greenscreen.v(140) " "Verilog HDL assignment warning at greenscreen.v(140): truncated value with size 32 to match size of target (11)" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522244452666 "|greenscreen|display1:display|vga_controller:vga"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a884 " "Found entity 1: altsyncram_a884" {  } { { "db/altsyncram_a884.tdf" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/altsyncram_a884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244456541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244456541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244457026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244457026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244457182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244457182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244457619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244457619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244457869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244457869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244457947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244457947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244458104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244458104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244458166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244458166 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244458822 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1522244459057 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.03.28.15:41:05 Progress: Loading sld117059c3/alt_sld_fab_wrapper_hw.tcl " "2018.03.28.15:41:05 Progress: Loading sld117059c3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244465041 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244468572 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244468791 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244470809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244471028 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244471231 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244471465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244471481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244471528 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1522244472357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld117059c3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld117059c3/alt_sld_fab.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244472669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244472669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244472778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244472778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244472778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244472778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244472872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244472872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244472997 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244472997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244472997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522244473075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244473075 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "display1:display\|i2c_touch_config:touch\|I2C_SDAT~synth " "Converted tri-state buffer \"display1:display\|i2c_touch_config:touch\|I2C_SDAT~synth\" feeding internal logic into a wire" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 38 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522244475231 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "display1:display\|i2c_touch_config:touch\|scl_pad_i " "Converted tri-state buffer \"display1:display\|i2c_touch_config:touch\|scl_pad_i\" feeding internal logic into a wire" {  } { { "i2c_touch_config.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522244475231 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1522244475231 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1522244476388 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MTL2MTL_TOUCH_I2C_SDA " "bidirectional pin \"MTL2MTL_TOUCH_I2C_SDA\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D5M_SDATA " "bidirectional pin \"D5M_SDATA\" has no driver" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522244476606 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1522244476606 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5M_RESET_N GND " "Pin \"D5M_RESET_N\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|D5M_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5M_SCLK GND " "Pin \"D5M_SCLK\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|D5M_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5M_TRIGGER GND " "Pin \"D5M_TRIGGER\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|D5M_TRIGGER"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5M_XCLKIN GND " "Pin \"D5M_XCLKIN\" is stuck at GND" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522244476809 "|greenscreen|D5M_XCLKIN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522244476809 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244476950 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522244477481 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "display1:display\|i2c_touch_config:touch\|done " "Logic cell \"display1:display\|i2c_touch_config:touch\|done\"" {  } { { "i2c_touch_config.v" "done" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244477497 ""} { "Info" "ISCL_SCL_CELL_NAME" "display1:display\|i2c_touch_config:touch\|i2c_al " "Logic cell \"display1:display\|i2c_touch_config:touch\|i2c_al\"" {  } { { "i2c_touch_config.v" "i2c_al" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244477497 ""} { "Info" "ISCL_SCL_CELL_NAME" "display1:display\|i2c_touch_config:touch\|sto " "Logic cell \"display1:display\|i2c_touch_config:touch\|sto\"" {  } { { "i2c_touch_config.v" "sto" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244477497 ""} { "Info" "ISCL_SCL_CELL_NAME" "display1:display\|i2c_touch_config:touch\|rd " "Logic cell \"display1:display\|i2c_touch_config:touch\|rd\"" {  } { { "i2c_touch_config.v" "rd" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244477497 ""} { "Info" "ISCL_SCL_CELL_NAME" "display1:display\|i2c_touch_config:touch\|wr " "Logic cell \"display1:display\|i2c_touch_config:touch\|wr\"" {  } { { "i2c_touch_config.v" "wr" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244477497 ""} { "Info" "ISCL_SCL_CELL_NAME" "display1:display\|i2c_touch_config:touch\|sta " "Logic cell \"display1:display\|i2c_touch_config:touch\|sta\"" {  } { { "i2c_touch_config.v" "sta" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244477497 ""} { "Info" "ISCL_SCL_CELL_NAME" "display1:display\|i2c_touch_config:touch\|ack " "Logic cell \"display1:display\|i2c_touch_config:touch\|ack\"" {  } { { "i2c_touch_config.v" "ack" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244477497 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1522244477497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244477810 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244478309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.map.smsg " "Generated suppressed messages file C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244478825 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 36 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 36 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1522244480544 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 1 0 0 " "Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522244480622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522244480622 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "44 " "Design contains 44 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[0\] " "No output dependent on input pin \"D5M_D\[0\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[1\] " "No output dependent on input pin \"D5M_D\[1\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[2\] " "No output dependent on input pin \"D5M_D\[2\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[3\] " "No output dependent on input pin \"D5M_D\[3\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[4\] " "No output dependent on input pin \"D5M_D\[4\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[5\] " "No output dependent on input pin \"D5M_D\[5\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[6\] " "No output dependent on input pin \"D5M_D\[6\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[7\] " "No output dependent on input pin \"D5M_D\[7\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[8\] " "No output dependent on input pin \"D5M_D\[8\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[9\] " "No output dependent on input pin \"D5M_D\[9\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[10\] " "No output dependent on input pin \"D5M_D\[10\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_D\[11\] " "No output dependent on input pin \"D5M_D\[11\]\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_FVAL " "No output dependent on input pin \"D5M_FVAL\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_FVAL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_LVAL " "No output dependent on input pin \"D5M_LVAL\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_LVAL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_PIXCLK " "No output dependent on input pin \"D5M_PIXCLK\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_PIXCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_STROBE " "No output dependent on input pin \"D5M_STROBE\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|D5M_STROBE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MTL2MTL_TOUCH_INT_n " "No output dependent on input pin \"MTL2MTL_TOUCH_INT_n\"" {  } { { "greenscreen.v" "" { Text "C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522244482215 "|greenscreen|MTL2MTL_TOUCH_INT_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522244482215 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1275 " "Implemented 1275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522244482231 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522244482231 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "19 " "Implemented 19 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1522244482231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1116 " "Implemented 1116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522244482231 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1522244482231 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1522244482231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522244482231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 179 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 179 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522244482294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 28 15:41:22 2018 " "Processing ended: Wed Mar 28 15:41:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522244482294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522244482294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522244482294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522244482294 ""}
