<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.7 SP1 (Version 11.7.1.11)</text>
<text>Date: Sun Oct 23 02:59:39 2016
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2GL025</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>No</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>LedBlinkingDSpeed</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.edn</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>163</cell>
 <cell>27696</cell>
 <cell>0.59</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>115</cell>
 <cell>27696</cell>
 <cell>0.42</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>414</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>7</cell>
 <cell>138</cell>
 <cell>5.07</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>7</cell>
 <cell>138</cell>
 <cell>5.07</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>65</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>34</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>31</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>34</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>2</cell>
 <cell>16</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>0</cell>
 <cell>6</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>HPMS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>163</cell>
 <cell>115</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>163</cell>
 <cell>115</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>27</cell>
 <cell>1</cell>
</row>
<row>
 <cell>28</cell>
 <cell>2</cell>
</row>
<row>
 <cell>29</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>4</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>4</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 3</cell>
 <cell> 4</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 7</cell>
 <cell>100.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>115</cell>
 <cell>INT_NET</cell>
 <cell>Net   : clk_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: clk_ibuf_RNIVTI2/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>114</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reset</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clear_outputs/reset_RNIREK/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SW2_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SW2_ibuf</cell>
</row>
<row>
 <cell>30</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SW1_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SW1_ibuf</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Initial_blinking_SW2/cnt_RNIOCCK2_Y[27]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Initial_blinking_SW2/cnt_RNIOCCK2[27]</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Fast_clk_SW2/un14_cntlto31_0_o3_RNIE29S2_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Fast_clk_SW2/un14_cntlto31_0_o3_RNIE29S2</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Initial_blinking_SW1/un14_cntlto31_0_o3_RNINP5T1_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Initial_blinking_SW1/un14_cntlto31_0_o3_RNINP5T1</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Fast_clk_SW1/un14_cntlto31_0_o3_RNI33E32_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Fast_clk_SW1/un14_cntlto31_0_o3_RNI33E32</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Fast_clk_SW2/cnt[23]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Fast_clk_SW2/cnt[23]</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Fast_clk_SW2/cnt[24]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Fast_clk_SW2/cnt[24]</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Fast_clk_SW2/cnt[25]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Fast_clk_SW2/cnt[25]</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Initial_blinking_SW1/cnt[23]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Initial_blinking_SW1/cnt[23]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SW2_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SW2_ibuf</cell>
</row>
<row>
 <cell>30</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SW1_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SW1_ibuf</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Initial_blinking_SW2/cnt_RNIOCCK2_Y[27]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Initial_blinking_SW2/cnt_RNIOCCK2[27]</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Fast_clk_SW2/un14_cntlto31_0_o3_RNIE29S2_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Fast_clk_SW2/un14_cntlto31_0_o3_RNIE29S2</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Initial_blinking_SW1/un14_cntlto31_0_o3_RNINP5T1_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Initial_blinking_SW1/un14_cntlto31_0_o3_RNINP5T1</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Fast_clk_SW1/un14_cntlto31_0_o3_RNI33E32_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Fast_clk_SW1/un14_cntlto31_0_o3_RNI33E32</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Fast_clk_SW2/cnt[23]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Fast_clk_SW2/cnt[23]</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Fast_clk_SW2/cnt[24]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Fast_clk_SW2/cnt[24]</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Fast_clk_SW2/cnt[25]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Fast_clk_SW2/cnt[25]</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Initial_blinking_SW1/cnt[23]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Initial_blinking_SW1/cnt[23]</cell>
</row>
</table>
</doc>
