<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Exin_noliner2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S0_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S0_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">15</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S0_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S0_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXI_CLK.ASSOCIATED_BUSIF">S0_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXI_CLK.ASSOCIATED_RESET">s0_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>interrupt</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>interrupt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.INTERRUPT.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S0_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S0_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S0_AXI.S0_AXI_REG.OFFSET_BASE_PARAM">C_S0_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S0_AXI.S0_AXI_REG.OFFSET_HIGH_PARAM">C_S0_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Exin_noliner2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e38ed797</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Exin_noliner2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e38ed797</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>46087347</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2e2921a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S0_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S0 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S0_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S0 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S0_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Exin_noliner2_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/noliner2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Exin_noliner2_v1_0_S0_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f7656cdc</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Exin_noliner2_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/noliner2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Exin_noliner2_v1_0_S0_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/Exin_noliner2_v1_0/data/Exin_noliner2.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Exin_noliner2_v1_0/data/Exin_noliner2.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Exin_noliner2_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Exin_noliner2_v1_0/src/Exin_noliner2.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Exin_noliner2_v1_0/src/Exin_noliner2.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Exin_noliner2_v1_0/src/Exin_noliner2_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Exin_noliner2_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2e2921a8</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S0 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S0 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S0 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S0 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Exin_noliner2_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Exin_noliner2_v1.0</xilinx:displayName>
      <xilinx:coreRevision>15</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-05-19T12:18:14Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548f6413_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134f0018_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160b06ad_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a82814_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@600277da_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e31691a_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0fd3a7_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0d6d7c_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7803c682_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aeb52dc_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c61b4c7_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da556fe_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e62267f_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf55af6_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41838686_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9c4246_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43645e76_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b96f9ee_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7f10da_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b2a8584_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7971e9_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1f1a1c_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2492c2e9_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6efe8971_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4f2f0a_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474f9362_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1b9038_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bea77e_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3554f9c7_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe5a24a_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9b2b06_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72cb2a1e_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4409abca_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2fbb46_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265b362a_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4cbd50_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6401a722_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4795556b_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7334c08f_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729649d7_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da15d3f_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3d5f59_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415904cf_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b4727c9_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0389ba_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50896163_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4695672a_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c420796_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bfcc552_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37bbf2ef_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6596629a_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a64efd1_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4084dc50_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70cc4923_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ab1c07_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c70617_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6354fdd8_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15937506_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cf86d9_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfa2921_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d9f489_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411a50b4_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538da602_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1ff0f8_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3b375b_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f37464_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7317596d_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef0f8b5_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d892768_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505267ce_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5106c820_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9d422d_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f9b388_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77396046_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612af0b4_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74374da_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e70166_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fadf7e3_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ca9e2d_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c5e23f_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54afc464_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e1d02d_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a7b005_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593bb1d0_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b47e496_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373d170c_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eaec83e_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0319f0_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f87c758_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bfa51d_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493db51c_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aebb669_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@499d448a_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253b223c_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a45fed_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16318208_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e81446f_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119a2965_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568df0e3_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534b6e17_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25624945_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445e2c39_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb03c17_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee4291c_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d58160_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a3c301_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e52b69b_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff4dba2_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1421251c_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a7c071d_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7f203a_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297ee243_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6ecfc0_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4538779b_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24538da_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5bc602_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6825e1f7_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32360985_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee1b4e4_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199d0aa1_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fde859_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a04eaa0_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f19ff4_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce728b_ARCHIVE_LOCATION">d:/Vivado/ip_repo/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b81bb3d_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a879a9f_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2fd630_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c63f826_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce43214_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75798f93_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d8c7fe_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ddcae2_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33071765_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ccb788f_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c56374b_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158f08eb_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22181fb4_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755a0ebb_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157c2ec7_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b516cf_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a40fe4c_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2acce8_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107d7489_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d68c337_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8f798d_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f8fa6c_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5808ad6b_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8c9d81_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8db81e_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3532aed5_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cb75b_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@814d8_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576c0934_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7808a94a_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d2c81_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487af7fc_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4ddeb9_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673772cb_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c08eb1_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1d011e_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4175b9f8_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328034f4_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab37223_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a5c5f1_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76530a60_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a374c4d_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eecbedf_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae69a11_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@768279d7_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b379958_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4ed52_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64db1b0b_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23685e2f_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157d3c8a_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7608c525_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19dcac9f_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a6953d_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519a0359_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6737e178_ARCHIVE_LOCATION">d:/Vivado/project/my_ip/Exin_noliner2_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="67f1bffd"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="1ff53c1b"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="987f819f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d4651082"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6ce1b144"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="29245fe3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
