Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Sat Jul  7 23:57:47 2018
| Host             : constantine-All-Series running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.089 |
| Dynamic (W)              | 1.024 |
| Device Static (W)        | 0.066 |
| Total Off-Chip Power (W) | 0.506 |
| Effective TJA (C/W)      | 4.8   |
| Max Ambient (C)          | 94.8  |
| Junction Temperature (C) | 30.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.074 |       36 |       --- |             --- |
| Slice Logic              |     0.029 |    44825 |       --- |             --- |
|   LUT as Logic           |     0.023 |    14259 |     20800 |           68.55 |
|   LUT as Distributed RAM |     0.003 |     2520 |      9600 |           26.25 |
|   Register               |     0.002 |    19930 |     41600 |           47.91 |
|   CARRY4                 |    <0.001 |      462 |      8150 |            5.67 |
|   F7/F8 Muxes            |    <0.001 |      523 |     32600 |            1.60 |
|   LUT as Shift Register  |    <0.001 |      284 |      9600 |            2.96 |
|   Others                 |    <0.001 |     2645 |       --- |             --- |
| Signals                  |     0.049 |    32917 |       --- |             --- |
| Block RAM                |     0.040 |     41.5 |        50 |           83.00 |
| MMCM                     |     0.319 |        3 |         5 |           60.00 |
| PLL                      |     0.116 |        1 |         5 |           20.00 |
| DSPs                     |     0.002 |        3 |        90 |            3.33 |
| I/O                      |     0.282 |      118 |       210 |           56.19 |
| PHASER                   |     0.111 |       14 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.066 |          |           |                 |
| Total                    |     1.089 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.247 |       0.239 |      0.008 |
| Vccaux    |       1.800 |     0.354 |       0.343 |      0.011 |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.493 |       0.492 |      0.001 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.019 |       0.001 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                           | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| MB_clk_system_clk_wiz_1_1                                                                                                                                 | system_i/clk_wiz_1/inst/MB_clk_system_clk_wiz_1_1                                                                                                                                                                                                |             8.7 |
| axi_aclk_system_clk_wiz_1_0                                                                                                                               | system_i/clk_wiz_0/inst/axi_aclk_system_clk_wiz_1_0                                                                                                                                                                                              |            10.0 |
| clk_pll_i                                                                                                                                                 | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            12.0 |
| clkfbout_system_clk_wiz_1_0                                                                                                                               | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_1_0                                                                                                                                                                                              |            10.0 |
| clkfbout_system_clk_wiz_1_1                                                                                                                               | system_i/clk_wiz_1/inst/clkfbout_system_clk_wiz_1_1                                                                                                                                                                                              |            50.0 |
| ddr_ref_clk_system_clk_wiz_1_0                                                                                                                            | system_i/clk_wiz_0/inst/ddr_ref_clk_system_clk_wiz_1_0                                                                                                                                                                                           |             5.0 |
| ddr_sys_clk_system_clk_wiz_1_0                                                                                                                            | system_i/clk_wiz_0/inst/ddr_sys_clk_system_clk_wiz_1_0                                                                                                                                                                                           |             6.0 |
| eth_clk_25_system_clk_wiz_1_0                                                                                                                             | system_i/clk_wiz_0/inst/eth_clk_25_system_clk_wiz_1_0                                                                                                                                                                                            |            40.0 |
| eth_mii_rx_clk                                                                                                                                            | eth_mii_rx_clk                                                                                                                                                                                                                                   |            40.0 |
| eth_mii_tx_clk                                                                                                                                            | eth_mii_tx_clk                                                                                                                                                                                                                                   |            40.0 |
| ext_spi_clk_system_clk_wiz_1_0                                                                                                                            | system_i/clk_wiz_0/inst/ext_spi_clk_system_clk_wiz_1_0                                                                                                                                                                                           |            10.0 |
| freq_refclk                                                                                                                                               | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| iserdes_clkdiv                                                                                                                                            | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.0 |
| iserdes_clkdiv_1                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            12.0 |
| mem_refclk                                                                                                                                                | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             3.0 |
| oserdes_clk                                                                                                                                               | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.0 |
| oserdes_clk_1                                                                                                                                             | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.0 |
| oserdes_clk_2                                                                                                                                             | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.0 |
| oserdes_clk_3                                                                                                                                             | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.0 |
| oserdes_clkdiv                                                                                                                                            | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |            12.0 |
| oserdes_clkdiv_1                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.0 |
| oserdes_clkdiv_2                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.0 |
| oserdes_clkdiv_3                                                                                                                                          | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             6.0 |
| periph_clk_system_clk_wiz_1_1                                                                                                                             | system_i/clk_wiz_1/inst/periph_clk_system_clk_wiz_1_1                                                                                                                                                                                            |             8.7 |
| pll_clk3_out                                                                                                                                              | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            12.0 |
| pll_clkfbout                                                                                                                                              | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             6.0 |
| sync_pulse                                                                                                                                                | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            48.0 |
| sys_clk_in                                                                                                                                                | sys_clock                                                                                                                                                                                                                                        |            10.0 |
| sys_clk_in                                                                                                                                                | system_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                                                                                              |            10.0 |
| system_i/MB_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                 | system_i/MB_debug/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                       |            33.3 |
| system_i/MB_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                               | system_i/MB_debug/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                                              |            33.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                         | Power (W) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                                                                               |     1.024 |
|   eth_mdio_mdc_mdio_iobuf                                                                                                                                    |    <0.001 |
|   led_4bits_tri_iobuf_0                                                                                                                                      |    <0.001 |
|   led_4bits_tri_iobuf_1                                                                                                                                      |    <0.001 |
|   led_4bits_tri_iobuf_2                                                                                                                                      |    <0.001 |
|   led_4bits_tri_iobuf_3                                                                                                                                      |    <0.001 |
|   qspi_flash_io0_iobuf                                                                                                                                       |    <0.001 |
|   qspi_flash_io1_iobuf                                                                                                                                       |    <0.001 |
|   qspi_flash_io2_iobuf                                                                                                                                       |    <0.001 |
|   qspi_flash_io3_iobuf                                                                                                                                       |    <0.001 |
|   qspi_flash_sck_iobuf                                                                                                                                       |    <0.001 |
|   qspi_flash_ss_iobuf                                                                                                                                        |    <0.001 |
|   rgb_led_tri_iobuf_0                                                                                                                                        |    <0.001 |
|   rgb_led_tri_iobuf_1                                                                                                                                        |    <0.001 |
|   rgb_led_tri_iobuf_10                                                                                                                                       |    <0.001 |
|   rgb_led_tri_iobuf_11                                                                                                                                       |    <0.001 |
|   rgb_led_tri_iobuf_2                                                                                                                                        |    <0.001 |
|   rgb_led_tri_iobuf_3                                                                                                                                        |    <0.001 |
|   rgb_led_tri_iobuf_4                                                                                                                                        |    <0.001 |
|   rgb_led_tri_iobuf_5                                                                                                                                        |    <0.001 |
|   rgb_led_tri_iobuf_6                                                                                                                                        |    <0.001 |
|   rgb_led_tri_iobuf_7                                                                                                                                        |    <0.001 |
|   rgb_led_tri_iobuf_8                                                                                                                                        |    <0.001 |
|   rgb_led_tri_iobuf_9                                                                                                                                        |    <0.001 |
|   system_i                                                                                                                                                   |     1.004 |
|     MB_debug                                                                                                                                                 |    <0.001 |
|       U0                                                                                                                                                     |    <0.001 |
|         MDM_Core_I1                                                                                                                                          |    <0.001 |
|           JTAG_CONTROL_I                                                                                                                                     |    <0.001 |
|             Use_BSCAN.FDC_I                                                                                                                                  |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                                                                              |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                                                                       |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                                                                       |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                                                                        |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                                                                        |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                                                                                          |    <0.001 |
|         Use_E2.BSCAN_I                                                                                                                                       |    <0.001 |
|     MB_rst                                                                                                                                                   |    <0.001 |
|       U0                                                                                                                                                     |    <0.001 |
|         EXT_LPF                                                                                                                                              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                          |    <0.001 |
|         SEQ                                                                                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                                                                                        |    <0.001 |
|     axi_cc_ddr_data                                                                                                                                          |     0.006 |
|       inst                                                                                                                                                   |     0.006 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                                          |     0.006 |
|           inst_fifo_gen                                                                                                                                      |     0.006 |
|             gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                                          |     0.001 |
|               grf.rf                                                                                                                                         |     0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                                                                   |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                     |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                                                                          |    <0.001 |
|                   gras.rsts                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                     |    <0.001 |
|                   gwas.wsts                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                        |    <0.001 |
|                   gdm.dm_gen.dm                                                                                                                              |    <0.001 |
|                     RAM_reg_0_15_0_5                                                                                                                         |    <0.001 |
|                     RAM_reg_0_15_12_17                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_18_23                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_24_29                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_30_35                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_36_41                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_42_47                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_48_53                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_54_59                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_60_61                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_6_11                                                                                                                        |    <0.001 |
|                 rstblk                                                                                                                                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                   |    <0.001 |
|             gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                                          |     0.002 |
|               grf.rf                                                                                                                                         |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                                                                   |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                     |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                                                                          |    <0.001 |
|                   gras.rsts                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                     |    <0.001 |
|                   gwas.wsts                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                        |    <0.001 |
|                   gdm.dm_gen.dm                                                                                                                              |    <0.001 |
|                     RAM_reg_0_15_0_5                                                                                                                         |    <0.001 |
|                     RAM_reg_0_15_12_17                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_18_23                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_24_29                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_30_35                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_6_11                                                                                                                        |    <0.001 |
|                 rstblk                                                                                                                                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                   |    <0.001 |
|             gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                                         |     0.001 |
|               grf.rf                                                                                                                                         |     0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                                                                   |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                     |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                                                                          |    <0.001 |
|                   gras.rsts                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                     |    <0.001 |
|                   gwas.wsts                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                        |    <0.001 |
|                   gdm.dm_gen.dm                                                                                                                              |    <0.001 |
|                     RAM_reg_0_15_0_5                                                                                                                         |    <0.001 |
|                     RAM_reg_0_15_12_17                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_18_23                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_24_29                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_30_35                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_36_41                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_42_47                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_48_53                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_54_59                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_60_61                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_6_11                                                                                                                        |    <0.001 |
|                 rstblk                                                                                                                                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                   |    <0.001 |
|             gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                                                         |    <0.001 |
|               grf.rf                                                                                                                                         |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                                                                   |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                     |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                                                                          |    <0.001 |
|                   gras.rsts                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                     |    <0.001 |
|                   gwas.wsts                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                        |    <0.001 |
|                   gdm.dm_gen.dm                                                                                                                              |    <0.001 |
|                     RAM_reg_0_15_0_5                                                                                                                         |    <0.001 |
|                     RAM_reg_0_15_12_17                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_18_23                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_24_29                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_30_35                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_36_36                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_6_11                                                                                                                        |    <0.001 |
|                 rstblk                                                                                                                                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                   |    <0.001 |
|             gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                                                         |    <0.001 |
|               grf.rf                                                                                                                                         |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                                                                   |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                     |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                                                                          |    <0.001 |
|                   gras.rsts                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                     |    <0.001 |
|                   gwas.wsts                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                        |    <0.001 |
|                   gdm.dm_gen.dm                                                                                                                              |    <0.001 |
|                     RAM_reg_0_15_0_2                                                                                                                         |    <0.001 |
|                 rstblk                                                                                                                                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                   |    <0.001 |
|     axi_cc_ddr_instr                                                                                                                                         |     0.002 |
|       inst                                                                                                                                                   |     0.002 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                                          |     0.002 |
|           inst_fifo_gen                                                                                                                                      |     0.002 |
|             gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                                          |     0.001 |
|               grf.rf                                                                                                                                         |     0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                                                                   |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                     |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                                                                          |    <0.001 |
|                   gras.rsts                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                     |    <0.001 |
|                   gwas.wsts                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                        |    <0.001 |
|                   gdm.dm_gen.dm                                                                                                                              |    <0.001 |
|                     RAM_reg_0_15_0_5                                                                                                                         |    <0.001 |
|                     RAM_reg_0_15_12_17                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_18_23                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_24_29                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_30_35                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_36_41                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_42_47                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_48_53                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_54_59                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_60_61                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_6_11                                                                                                                        |    <0.001 |
|                 rstblk                                                                                                                                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                   |    <0.001 |
|             gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                                          |     0.001 |
|               grf.rf                                                                                                                                         |     0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                                                                   |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                     |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                                                                          |    <0.001 |
|                   gras.rsts                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                     |    <0.001 |
|                   gwas.wsts                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                        |    <0.001 |
|                   gdm.dm_gen.dm                                                                                                                              |    <0.001 |
|                     RAM_reg_0_15_0_5                                                                                                                         |    <0.001 |
|                     RAM_reg_0_15_12_17                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_18_23                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_24_29                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_30_35                                                                                                                       |    <0.001 |
|                     RAM_reg_0_15_6_11                                                                                                                        |    <0.001 |
|                 rstblk                                                                                                                                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                   |    <0.001 |
|     axi_cc_periph                                                                                                                                            |     0.002 |
|       inst                                                                                                                                                   |     0.002 |
|         gen_clock_conv.gen_async_lite_conv.ar_handshake                                                                                                      |    <0.001 |
|           handshake                                                                                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                                                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                                                                                     |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.aw_handshake                                                                                                      |    <0.001 |
|           handshake                                                                                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                                                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                                                                                     |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.b_handshake                                                                                                       |    <0.001 |
|           handshake                                                                                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                                                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                                                                                     |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.r_handshake                                                                                                       |    <0.001 |
|           handshake                                                                                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                                                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                                                                                     |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.w_handshake                                                                                                       |    <0.001 |
|           handshake                                                                                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                                                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                                                                                     |    <0.001 |
|     axi_ddr                                                                                                                                                  |     0.048 |
|       m00_couplers                                                                                                                                           |     0.020 |
|         auto_cc                                                                                                                                              |     0.008 |
|           inst                                                                                                                                               |     0.008 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                                      |     0.008 |
|               inst_fifo_gen                                                                                                                                  |     0.008 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                                      |     0.001 |
|                   grf.rf                                                                                                                                     |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                               |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                                                      |    <0.001 |
|                       gras.rsts                                                                                                                              |    <0.001 |
|                       rpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                                 |    <0.001 |
|                       gwas.wsts                                                                                                                              |    <0.001 |
|                       wpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                                                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                                                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_54_57                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                                                    |    <0.001 |
|                     rstblk                                                                                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                               |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                                      |     0.003 |
|                   grf.rf                                                                                                                                     |     0.003 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                               |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                                                      |    <0.001 |
|                       gras.rsts                                                                                                                              |    <0.001 |
|                       rpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                                 |    <0.001 |
|                       gwas.wsts                                                                                                                              |    <0.001 |
|                       wpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                                                    |     0.001 |
|                       gdm.dm_gen.dm                                                                                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                                                                     |    <0.001 |
|                         RAM_reg_0_15_102_107                                                                                                                 |    <0.001 |
|                         RAM_reg_0_15_108_113                                                                                                                 |    <0.001 |
|                         RAM_reg_0_15_114_119                                                                                                                 |    <0.001 |
|                         RAM_reg_0_15_120_125                                                                                                                 |    <0.001 |
|                         RAM_reg_0_15_126_131                                                                                                                 |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_60_65                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_66_71                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                                                    |    <0.001 |
|                         RAM_reg_0_15_72_77                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_78_83                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_84_89                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_90_95                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_96_101                                                                                                                  |    <0.001 |
|                     rstblk                                                                                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                               |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                                     |    <0.001 |
|                   grf.rf                                                                                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                               |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                                                      |    <0.001 |
|                       gras.rsts                                                                                                                              |    <0.001 |
|                       rpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                                 |    <0.001 |
|                       gwas.wsts                                                                                                                              |    <0.001 |
|                       wpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                                                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                                                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_54_57                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                                                    |    <0.001 |
|                     rstblk                                                                                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                               |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                                                     |     0.002 |
|                   grf.rf                                                                                                                                     |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                               |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                                                      |    <0.001 |
|                       gras.rsts                                                                                                                              |    <0.001 |
|                       rpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                                 |    <0.001 |
|                       gwas.wsts                                                                                                                              |    <0.001 |
|                       wpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                                                    |     0.002 |
|                       gdm.dm_gen.dm                                                                                                                          |     0.001 |
|                         RAM_reg_0_15_0_5                                                                                                                     |    <0.001 |
|                         RAM_reg_0_15_102_107                                                                                                                 |    <0.001 |
|                         RAM_reg_0_15_108_113                                                                                                                 |    <0.001 |
|                         RAM_reg_0_15_114_119                                                                                                                 |    <0.001 |
|                         RAM_reg_0_15_120_125                                                                                                                 |    <0.001 |
|                         RAM_reg_0_15_126_131                                                                                                                 |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_132_137                                                                                                                 |    <0.001 |
|                         RAM_reg_0_15_138_143                                                                                                                 |    <0.001 |
|                         RAM_reg_0_15_144_144                                                                                                                 |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_60_65                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_66_71                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                                                    |    <0.001 |
|                         RAM_reg_0_15_72_77                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_78_83                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_84_89                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_90_95                                                                                                                   |    <0.001 |
|                         RAM_reg_0_15_96_101                                                                                                                  |    <0.001 |
|                     rstblk                                                                                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                               |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                                                     |    <0.001 |
|                   grf.rf                                                                                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                                                               |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                                   |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                                                      |    <0.001 |
|                       gras.rsts                                                                                                                              |    <0.001 |
|                       rpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                                 |    <0.001 |
|                       gwas.wsts                                                                                                                              |    <0.001 |
|                       wpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                                                                                          |    <0.001 |
|                         RAM_reg_0_15_0_2                                                                                                                     |    <0.001 |
|                     rstblk                                                                                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                               |    <0.001 |
|         m00_data_fifo                                                                                                                                        |     0.012 |
|           inst                                                                                                                                               |     0.012 |
|             gen_fifo.fifo_gen_inst                                                                                                                           |     0.012 |
|               inst_fifo_gen                                                                                                                                  |     0.012 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                                      |     0.001 |
|                   grf.rf                                                                                                                                     |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                                                      |    <0.001 |
|                       grss.rsts                                                                                                                              |    <0.001 |
|                       rpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                                 |    <0.001 |
|                       gwss.wsts                                                                                                                              |    <0.001 |
|                       wpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                                                                                          |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                                                                     |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_54_58                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                                                                    |    <0.001 |
|                     rstblk                                                                                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                               |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                                                                 |    <0.001 |
|                   rstblk                                                                                                                                     |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                 |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                 |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                 |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                 |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                                      |     0.004 |
|                   grf.rf                                                                                                                                     |     0.004 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                                                      |    <0.001 |
|                       grss.rsts                                                                                                                              |    <0.001 |
|                         c1                                                                                                                                   |    <0.001 |
|                         c2                                                                                                                                   |    <0.001 |
|                       rpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                                 |    <0.001 |
|                       gwss.wsts                                                                                                                              |    <0.001 |
|                         c0                                                                                                                                   |    <0.001 |
|                         c1                                                                                                                                   |    <0.001 |
|                       wpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                                                    |     0.004 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                                               |     0.003 |
|                         inst_blk_mem_gen                                                                                                                     |     0.003 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                                                               |     0.003 |
|                             valid.cstr                                                                                                                       |     0.003 |
|                               ramloop[0].ram.r                                                                                                               |     0.002 |
|                                 prim_noinit.ram                                                                                                              |     0.002 |
|                               ramloop[1].ram.r                                                                                                               |     0.002 |
|                                 prim_noinit.ram                                                                                                              |     0.002 |
|                     rstblk                                                                                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst                                                              |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst                                                              |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                                                               |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                                     |    <0.001 |
|                   grf.rf                                                                                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                                                      |    <0.001 |
|                       grss.rsts                                                                                                                              |    <0.001 |
|                       rpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                                 |    <0.001 |
|                       gwss.wsts                                                                                                                              |    <0.001 |
|                       wpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                                                                                          |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                                                                     |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_54_58                                                                                                                   |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                                                                    |    <0.001 |
|                     rstblk                                                                                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                               |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                                                                           |    <0.001 |
|                   rstblk                                                                                                                                     |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                 |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                 |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                 |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                 |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                                                     |     0.005 |
|                   grf.rf                                                                                                                                     |     0.005 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                                                      |    <0.001 |
|                       grss.rsts                                                                                                                              |    <0.001 |
|                         c1                                                                                                                                   |    <0.001 |
|                         c2                                                                                                                                   |    <0.001 |
|                       rpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                                 |    <0.001 |
|                       gwss.wsts                                                                                                                              |    <0.001 |
|                         c0                                                                                                                                   |    <0.001 |
|                         c1                                                                                                                                   |    <0.001 |
|                       wpntr                                                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                                                    |     0.005 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                                               |     0.004 |
|                         inst_blk_mem_gen                                                                                                                     |     0.004 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                                                               |     0.004 |
|                             valid.cstr                                                                                                                       |     0.004 |
|                               ramloop[0].ram.r                                                                                                               |    <0.001 |
|                                 prim_noinit.ram                                                                                                              |    <0.001 |
|                               ramloop[1].ram.r                                                                                                               |     0.002 |
|                                 prim_noinit.ram                                                                                                              |     0.002 |
|                               ramloop[2].ram.r                                                                                                               |     0.002 |
|                                 prim_noinit.ram                                                                                                              |     0.002 |
|                     rstblk                                                                                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst                                                              |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst                                                              |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                                                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                                                               |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                                                                                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                   |    <0.001 |
|       s00_couplers                                                                                                                                           |     0.016 |
|         auto_us_cc_df                                                                                                                                        |     0.016 |
|           inst                                                                                                                                               |     0.016 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                                    |     0.016 |
|               USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                                                                                          |     0.010 |
|                 dw_fifogen_ar                                                                                                                                |     0.001 |
|                   inst_fifo_gen                                                                                                                              |     0.001 |
|                     gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                                  |     0.001 |
|                       grf.rf                                                                                                                                 |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                  |    <0.001 |
|                           gras.rsts                                                                                                                          |    <0.001 |
|                           rpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                             |    <0.001 |
|                           gwas.wsts                                                                                                                          |    <0.001 |
|                           wpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                      |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                                                                 |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_18_23                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_24_29                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_30_35                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_36_41                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_42_47                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_48_53                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_54_59                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_60_60                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                                                                |    <0.001 |
|                         rstblk                                                                                                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                           |    <0.001 |
|                 dw_fifogen_rresp                                                                                                                             |     0.001 |
|                   inst_fifo_gen                                                                                                                              |     0.001 |
|                     gconvfifo.rf                                                                                                                             |     0.001 |
|                       grf.rf                                                                                                                                 |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                  |    <0.001 |
|                           gras.rsts                                                                                                                          |    <0.001 |
|                             c0                                                                                                                               |    <0.001 |
|                             c1                                                                                                                               |    <0.001 |
|                           rpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                             |    <0.001 |
|                           gwas.wsts                                                                                                                          |    <0.001 |
|                             c1                                                                                                                               |    <0.001 |
|                             c2                                                                                                                               |    <0.001 |
|                           wpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                      |    <0.001 |
|                             RAM_reg_0_63_0_2                                                                                                                 |    <0.001 |
|                             RAM_reg_128_191_0_2                                                                                                              |    <0.001 |
|                             RAM_reg_192_255_0_2                                                                                                              |    <0.001 |
|                             RAM_reg_256_319_0_2                                                                                                              |    <0.001 |
|                             RAM_reg_320_383_0_2                                                                                                              |    <0.001 |
|                             RAM_reg_384_447_0_2                                                                                                              |    <0.001 |
|                             RAM_reg_448_511_0_2                                                                                                              |    <0.001 |
|                             RAM_reg_64_127_0_2                                                                                                               |    <0.001 |
|                         rstblk                                                                                                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                           |    <0.001 |
|                 m_cmd_fifo                                                                                                                                   |    <0.001 |
|                   inst_fifo_gen                                                                                                                              |    <0.001 |
|                     gconvfifo.rf                                                                                                                             |    <0.001 |
|                       grf.rf                                                                                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                  |    <0.001 |
|                           grss.rsts                                                                                                                          |    <0.001 |
|                           rpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                             |    <0.001 |
|                           gwss.wsts                                                                                                                          |    <0.001 |
|                           wpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                      |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                                                                 |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_18_20                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                                                                |    <0.001 |
|                 s_cmd_fifo                                                                                                                                   |    <0.001 |
|                   inst_fifo_gen                                                                                                                              |    <0.001 |
|                     gconvfifo.rf                                                                                                                             |    <0.001 |
|                       grf.rf                                                                                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                  |    <0.001 |
|                           grss.rsts                                                                                                                          |    <0.001 |
|                           rpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                             |    <0.001 |
|                           gwss.wsts                                                                                                                          |    <0.001 |
|                           wpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                      |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                                                                 |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_18_23                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_24_28                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                                                                |    <0.001 |
|               USE_READ.read_addr_inst                                                                                                                        |    <0.001 |
|               USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                                                                                |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                                                   |    <0.001 |
|                     grf.rf                                                                                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                               |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                                                    |    <0.001 |
|                         gras.rsts                                                                                                                            |    <0.001 |
|                         rpntr                                                                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                               |    <0.001 |
|                         gwas.wsts                                                                                                                            |    <0.001 |
|                         wpntr                                                                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                                  |    <0.001 |
|                         gdm.dm_gen.dm                                                                                                                        |    <0.001 |
|                           RAM_reg_0_31_0_2                                                                                                                   |    <0.001 |
|                       rstblk                                                                                                                                 |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                             |    <0.001 |
|               USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                                                                                        |     0.005 |
|                 dw_fifogen_aw                                                                                                                                |     0.001 |
|                   inst_fifo_gen                                                                                                                              |     0.001 |
|                     gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                                 |     0.001 |
|                       grf.rf                                                                                                                                 |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                  |    <0.001 |
|                           gras.rsts                                                                                                                          |    <0.001 |
|                           rpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                             |    <0.001 |
|                           gwas.wsts                                                                                                                          |    <0.001 |
|                           wpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                      |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                                                                 |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_18_23                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_24_29                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_30_35                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_36_41                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_42_47                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_48_53                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_54_59                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_60_64                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                                                                |    <0.001 |
|                         rstblk                                                                                                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                           |    <0.001 |
|                 gen_awpop_fifo.dw_fifogen_awpop                                                                                                              |    <0.001 |
|                   inst_fifo_gen                                                                                                                              |    <0.001 |
|                     gconvfifo.rf                                                                                                                             |    <0.001 |
|                       grf.rf                                                                                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                  |    <0.001 |
|                           gras.rsts                                                                                                                          |    <0.001 |
|                           rpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                             |    <0.001 |
|                           gwas.wsts                                                                                                                          |    <0.001 |
|                           wpntr                                                                                                                              |    <0.001 |
|                         rstblk                                                                                                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                           |    <0.001 |
|                 s_aw_reg                                                                                                                                     |    <0.001 |
|                   aw_pipe                                                                                                                                    |    <0.001 |
|                 w_buffer                                                                                                                                     |     0.002 |
|                   inst_blk_mem_gen                                                                                                                           |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                                     |     0.002 |
|                       valid.cstr                                                                                                                             |     0.002 |
|                         ramloop[0].ram.r                                                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                                                    |    <0.001 |
|                         ramloop[1].ram.r                                                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                                                                      |    <0.001 |
|               si_register_slice_inst                                                                                                                         |    <0.001 |
|                 ar_pipe                                                                                                                                      |    <0.001 |
|                 aw_pipe                                                                                                                                      |    <0.001 |
|       s01_couplers                                                                                                                                           |     0.009 |
|         auto_us_cc_df                                                                                                                                        |     0.009 |
|           inst                                                                                                                                               |     0.009 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                                    |     0.009 |
|               USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                                                                                          |     0.008 |
|                 dw_fifogen_ar                                                                                                                                |     0.001 |
|                   inst_fifo_gen                                                                                                                              |     0.001 |
|                     gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                                  |     0.001 |
|                       grf.rf                                                                                                                                 |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                  |    <0.001 |
|                           gras.rsts                                                                                                                          |    <0.001 |
|                           rpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                             |    <0.001 |
|                           gwas.wsts                                                                                                                          |    <0.001 |
|                           wpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                      |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                                                                 |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_18_23                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_24_29                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_30_35                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_36_41                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_42_47                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_48_53                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_54_59                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_60_60                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                                                                |    <0.001 |
|                         rstblk                                                                                                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                           |    <0.001 |
|                 dw_fifogen_rresp                                                                                                                             |     0.001 |
|                   inst_fifo_gen                                                                                                                              |     0.001 |
|                     gconvfifo.rf                                                                                                                             |     0.001 |
|                       grf.rf                                                                                                                                 |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                  |    <0.001 |
|                           gras.rsts                                                                                                                          |    <0.001 |
|                             c0                                                                                                                               |    <0.001 |
|                             c1                                                                                                                               |    <0.001 |
|                           rpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                             |    <0.001 |
|                           gwas.wsts                                                                                                                          |    <0.001 |
|                             c1                                                                                                                               |    <0.001 |
|                             c2                                                                                                                               |    <0.001 |
|                           wpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                      |    <0.001 |
|                             RAM_reg_0_63_0_2                                                                                                                 |    <0.001 |
|                             RAM_reg_128_191_0_2                                                                                                              |    <0.001 |
|                             RAM_reg_192_255_0_2                                                                                                              |    <0.001 |
|                             RAM_reg_256_319_0_2                                                                                                              |    <0.001 |
|                             RAM_reg_320_383_0_2                                                                                                              |    <0.001 |
|                             RAM_reg_384_447_0_2                                                                                                              |    <0.001 |
|                             RAM_reg_448_511_0_2                                                                                                              |    <0.001 |
|                             RAM_reg_64_127_0_2                                                                                                               |    <0.001 |
|                         rstblk                                                                                                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                           |    <0.001 |
|                 m_cmd_fifo                                                                                                                                   |    <0.001 |
|                   inst_fifo_gen                                                                                                                              |    <0.001 |
|                     gconvfifo.rf                                                                                                                             |    <0.001 |
|                       grf.rf                                                                                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                  |    <0.001 |
|                           grss.rsts                                                                                                                          |    <0.001 |
|                           rpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                             |    <0.001 |
|                           gwss.wsts                                                                                                                          |    <0.001 |
|                           wpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                      |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                                                                 |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_18_20                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                                                                |    <0.001 |
|                 s_cmd_fifo                                                                                                                                   |    <0.001 |
|                   inst_fifo_gen                                                                                                                              |    <0.001 |
|                     gconvfifo.rf                                                                                                                             |    <0.001 |
|                       grf.rf                                                                                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                  |    <0.001 |
|                           grss.rsts                                                                                                                          |    <0.001 |
|                           rpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                             |    <0.001 |
|                           gwss.wsts                                                                                                                          |    <0.001 |
|                           wpntr                                                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                      |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                                                                 |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_18_23                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_24_28                                                                                                               |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                                                                |    <0.001 |
|               USE_READ.read_addr_inst                                                                                                                        |    <0.001 |
|               si_register_slice_inst                                                                                                                         |    <0.001 |
|                 ar_pipe                                                                                                                                      |    <0.001 |
|       xbar                                                                                                                                                   |     0.003 |
|         inst                                                                                                                                                 |     0.003 |
|           gen_samd.crossbar_samd                                                                                                                             |     0.003 |
|             addr_arbiter_ar                                                                                                                                  |    <0.001 |
|             addr_arbiter_aw                                                                                                                                  |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                                                               |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                                                     |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                               |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                                                                 |     0.002 |
|               b_pipe                                                                                                                                         |    <0.001 |
|               r_pipe                                                                                                                                         |     0.002 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                                                     |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                               |     0.000 |
|             gen_master_slots[1].reg_slice_mi                                                                                                                 |    <0.001 |
|               b_pipe                                                                                                                                         |    <0.001 |
|               r_pipe                                                                                                                                         |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                                                                 |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                                                                   |    <0.001 |
|               wrouter_aw_fifo                                                                                                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                               |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                                                                                  |    <0.001 |
|             splitter_aw_mi                                                                                                                                   |    <0.001 |
|     axi_ethernetlite_0                                                                                                                                       |     0.010 |
|       U0                                                                                                                                                     |     0.010 |
|         BUS_RST_RX_SYNC_CORE_I                                                                                                                               |    <0.001 |
|         BUS_RST_TX_SYNC_CORE_I                                                                                                                               |    <0.001 |
|         CDC_PHY_TX_DATA_OUT                                                                                                                                  |    <0.001 |
|         CDC_PHY_TX_EN_O                                                                                                                                      |    <0.001 |
|         I_AXI_NATIVE_IPIF                                                                                                                                    |    <0.001 |
|         LOOPBACK_GEN.CDC_PHY_DV_IN                                                                                                                           |    <0.001 |
|         LOOPBACK_GEN.CDC_PHY_RX_DATA_IN                                                                                                                      |    <0.001 |
|         XEMAC_I                                                                                                                                              |     0.009 |
|           EMAC_I                                                                                                                                             |     0.005 |
|             CDC_TX_CLK                                                                                                                                       |    <0.001 |
|             NODEMACADDRRAMI                                                                                                                                  |    <0.001 |
|               ram16x4i                                                                                                                                       |    <0.001 |
|                 ram16x1_0                                                                                                                                    |    <0.001 |
|                 ram16x1_1                                                                                                                                    |    <0.001 |
|                 ram16x1_2                                                                                                                                    |    <0.001 |
|                 ram16x1_3                                                                                                                                    |    <0.001 |
|             RX                                                                                                                                               |     0.002 |
|               INST_CRCGENRX                                                                                                                                  |    <0.001 |
|               INST_RX_INTRFCE                                                                                                                                |    <0.001 |
|                 CDC_FIFO_RST                                                                                                                                 |    <0.001 |
|                 I_RX_FIFO                                                                                                                                    |    <0.001 |
|                   LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                                     |    <0.001 |
|                     inst_fifo_gen                                                                                                                            |    <0.001 |
|                       gconvfifo.rf                                                                                                                           |    <0.001 |
|                         grf.rf                                                                                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                                                                         |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                             |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                             |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                             |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                           |    <0.001 |
|                             gras.rsts                                                                                                                        |    <0.001 |
|                             grhf.rhf                                                                                                                         |    <0.001 |
|                             rpntr                                                                                                                            |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                           |    <0.001 |
|                             gwas.wsts                                                                                                                        |    <0.001 |
|                             wpntr                                                                                                                            |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                              |    <0.001 |
|                             gdm.dm_gen.dm                                                                                                                    |    <0.001 |
|                               RAM_reg_0_15_0_5                                                                                                               |    <0.001 |
|                           rstblk                                                                                                                             |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                         |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                         |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                         |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                         |    <0.001 |
|               INST_RX_STATE                                                                                                                                  |    <0.001 |
|             TX                                                                                                                                               |     0.003 |
|               CDC_PHY_TX_RST                                                                                                                                 |    <0.001 |
|               CDC_TX_EN                                                                                                                                      |    <0.001 |
|               INST_CRCCOUNTER                                                                                                                                |    <0.001 |
|               INST_CRCGENTX                                                                                                                                  |    <0.001 |
|                 NSR                                                                                                                                          |    <0.001 |
|               INST_DEFERRAL_CONTROL                                                                                                                          |    <0.001 |
|                 inst_deferral_state                                                                                                                          |    <0.001 |
|                 inst_ifgp1_count                                                                                                                             |    <0.001 |
|                 inst_ifgp2_count                                                                                                                             |    <0.001 |
|               INST_TXBUSFIFOWRITENIBBLECOUNT                                                                                                                 |    <0.001 |
|               INST_TXNIBBLECOUNT                                                                                                                             |    <0.001 |
|               INST_TX_INTRFCE                                                                                                                                |    <0.001 |
|                 CDC_FIFO_EMPTY                                                                                                                               |    <0.001 |
|                 I_TX_FIFO                                                                                                                                    |    <0.001 |
|                   LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                                     |    <0.001 |
|                     inst_fifo_gen                                                                                                                            |    <0.001 |
|                       gconvfifo.rf                                                                                                                           |    <0.001 |
|                         grf.rf                                                                                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                                                                         |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                             |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                             |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                             |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                           |    <0.001 |
|                             gras.rsts                                                                                                                        |    <0.001 |
|                             rpntr                                                                                                                            |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                           |    <0.001 |
|                             gwas.wsts                                                                                                                        |    <0.001 |
|                             wpntr                                                                                                                            |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                              |    <0.001 |
|                             gdm.dm_gen.dm                                                                                                                    |    <0.001 |
|                               RAM_reg_0_15_0_5                                                                                                               |    <0.001 |
|                           rstblk                                                                                                                             |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                         |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                         |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                         |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                         |    <0.001 |
|               INST_TX_STATE_MACHINE                                                                                                                          |    <0.001 |
|               ONR_HOT_MUX                                                                                                                                    |    <0.001 |
|           MDIO_GEN.MDIO_IF_I                                                                                                                                 |    <0.001 |
|           RX_PING                                                                                                                                            |    <0.001 |
|             xpm_mem_gen.xpm_memory_inst                                                                                                                      |    <0.001 |
|               xpm_memory_base_inst                                                                                                                           |    <0.001 |
|           RX_PONG_GEN.RX_PONG_I                                                                                                                              |    <0.001 |
|             xpm_mem_gen.xpm_memory_inst                                                                                                                      |    <0.001 |
|               xpm_memory_base_inst                                                                                                                           |    <0.001 |
|           TX_PING                                                                                                                                            |     0.001 |
|             xpm_mem_gen.xpm_memory_inst                                                                                                                      |     0.001 |
|               xpm_memory_base_inst                                                                                                                           |     0.001 |
|           TX_PONG_GEN.TX_PONG_I                                                                                                                              |     0.001 |
|             xpm_mem_gen.xpm_memory_inst                                                                                                                      |     0.001 |
|               xpm_memory_base_inst                                                                                                                           |     0.001 |
|     axi_gpio_output                                                                                                                                          |     0.001 |
|       U0                                                                                                                                                     |     0.001 |
|         AXI_LITE_IPIF_I                                                                                                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                 |    <0.001 |
|             I_DECODER                                                                                                                                        |    <0.001 |
|         gpio_core_1                                                                                                                                          |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                                                                            |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                                                                            |    <0.001 |
|     axi_periph                                                                                                                                               |     0.009 |
|       m00_couplers                                                                                                                                           |     0.001 |
|         auto_cc                                                                                                                                              |     0.001 |
|           inst                                                                                                                                               |     0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|       m01_couplers                                                                                                                                           |     0.001 |
|         auto_cc                                                                                                                                              |     0.001 |
|           inst                                                                                                                                               |     0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|       m02_couplers                                                                                                                                           |     0.001 |
|         auto_cc                                                                                                                                              |     0.001 |
|           inst                                                                                                                                               |     0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|       m03_couplers                                                                                                                                           |    <0.001 |
|         auto_cc                                                                                                                                              |    <0.001 |
|           inst                                                                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|       m04_couplers                                                                                                                                           |    <0.001 |
|         auto_cc                                                                                                                                              |    <0.001 |
|           inst                                                                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|       m05_couplers                                                                                                                                           |    <0.001 |
|         auto_cc                                                                                                                                              |    <0.001 |
|           inst                                                                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|       m06_couplers                                                                                                                                           |    <0.001 |
|         auto_cc                                                                                                                                              |    <0.001 |
|           inst                                                                                                                                               |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|       s00_couplers                                                                                                                                           |     0.002 |
|         auto_cc                                                                                                                                              |     0.002 |
|           inst                                                                                                                                               |     0.002 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                                                                                  |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                                                                                   |    <0.001 |
|               handshake                                                                                                                                      |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                                                                 |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                                                                 |    <0.001 |
|         s00_data_fifo                                                                                                                                        |     0.000 |
|           inst                                                                                                                                               |     0.000 |
|       xbar                                                                                                                                                   |     0.001 |
|         inst                                                                                                                                                 |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                                                           |     0.001 |
|             addr_arbiter_inst                                                                                                                                |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                                                     |    <0.001 |
|             reg_slice_r                                                                                                                                      |    <0.001 |
|             splitter_ar                                                                                                                                      |    <0.001 |
|             splitter_aw                                                                                                                                      |    <0.001 |
|     axi_quad_spi_flash                                                                                                                                       |     0.005 |
|       U0                                                                                                                                                     |     0.005 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                                                                        |     0.005 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                                                                                 |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                                                               |    <0.001 |
|               I_DECODER                                                                                                                                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                                                                           |     0.005 |
|             CONTROL_REG_I                                                                                                                                    |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                                                                                                          |    <0.001 |
|               LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1                                                                                                            |    <0.001 |
|               LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                                                                                        |    <0.001 |
|               LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                                                                                        |    <0.001 |
|               LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                                                                                        |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                                                                                        |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                                                                                  |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                                                                                       |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                                                                                       |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1                                                                                                     |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                                                                                 |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC                                                                  |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC                                                                  |    <0.001 |
|               LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                                                                                      |    <0.001 |
|               LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                                                                                  |    <0.001 |
|               LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                                                                                          |    <0.001 |
|               LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                                                                                  |    <0.001 |
|               LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                                                                                    |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                                                                                     |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                                                                     |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                                                                                  |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                                                                                    |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                                                                                           |     0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                                                 |     0.001 |
|                 inst_fifo_gen                                                                                                                                |     0.001 |
|                   gconvfifo.rf                                                                                                                               |     0.001 |
|                     grf.rf                                                                                                                                   |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                               |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                                                    |    <0.001 |
|                         gras.rsts                                                                                                                            |    <0.001 |
|                         rpntr                                                                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                               |    <0.001 |
|                         gwas.wsts                                                                                                                            |    <0.001 |
|                         wpntr                                                                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                                  |    <0.001 |
|                         gdm.dm_gen.dm                                                                                                                        |    <0.001 |
|                           RAM_reg_0_63_0_2                                                                                                                   |    <0.001 |
|                           RAM_reg_0_63_3_5                                                                                                                   |    <0.001 |
|                           RAM_reg_0_63_6_6                                                                                                                   |    <0.001 |
|                           RAM_reg_0_63_7_7                                                                                                                   |    <0.001 |
|                           RAM_reg_128_191_0_2                                                                                                                |    <0.001 |
|                           RAM_reg_128_191_3_5                                                                                                                |    <0.001 |
|                           RAM_reg_128_191_6_6                                                                                                                |    <0.001 |
|                           RAM_reg_128_191_7_7                                                                                                                |    <0.001 |
|                           RAM_reg_192_255_0_2                                                                                                                |    <0.001 |
|                           RAM_reg_192_255_3_5                                                                                                                |    <0.001 |
|                           RAM_reg_192_255_6_6                                                                                                                |    <0.001 |
|                           RAM_reg_192_255_7_7                                                                                                                |    <0.001 |
|                           RAM_reg_64_127_0_2                                                                                                                 |    <0.001 |
|                           RAM_reg_64_127_3_5                                                                                                                 |    <0.001 |
|                           RAM_reg_64_127_6_6                                                                                                                 |    <0.001 |
|                           RAM_reg_64_127_7_7                                                                                                                 |    <0.001 |
|                       rstblk                                                                                                                                 |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                             |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                                                                 |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                                                                                           |     0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                                                 |     0.001 |
|                 inst_fifo_gen                                                                                                                                |     0.001 |
|                   gconvfifo.rf                                                                                                                               |     0.001 |
|                     grf.rf                                                                                                                                   |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                               |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                                                    |    <0.001 |
|                         gras.rsts                                                                                                                            |    <0.001 |
|                         rpntr                                                                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                               |    <0.001 |
|                         gwas.wsts                                                                                                                            |    <0.001 |
|                         wpntr                                                                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                                  |    <0.001 |
|                         gdm.dm_gen.dm                                                                                                                        |    <0.001 |
|                           RAM_reg_0_63_0_2                                                                                                                   |    <0.001 |
|                           RAM_reg_0_63_3_5                                                                                                                   |    <0.001 |
|                           RAM_reg_0_63_6_6                                                                                                                   |    <0.001 |
|                           RAM_reg_0_63_7_7                                                                                                                   |    <0.001 |
|                           RAM_reg_128_191_0_2                                                                                                                |    <0.001 |
|                           RAM_reg_128_191_3_5                                                                                                                |    <0.001 |
|                           RAM_reg_128_191_6_6                                                                                                                |    <0.001 |
|                           RAM_reg_128_191_7_7                                                                                                                |    <0.001 |
|                           RAM_reg_192_255_0_2                                                                                                                |    <0.001 |
|                           RAM_reg_192_255_3_5                                                                                                                |    <0.001 |
|                           RAM_reg_192_255_6_6                                                                                                                |    <0.001 |
|                           RAM_reg_192_255_7_7                                                                                                                |    <0.001 |
|                           RAM_reg_64_127_0_2                                                                                                                 |    <0.001 |
|                           RAM_reg_64_127_3_5                                                                                                                 |    <0.001 |
|                           RAM_reg_64_127_6_6                                                                                                                 |    <0.001 |
|                           RAM_reg_64_127_7_7                                                                                                                 |    <0.001 |
|                       rstblk                                                                                                                                 |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                             |    <0.001 |
|             INTERRUPT_CONTROL_I                                                                                                                              |    <0.001 |
|             LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I                                                                                                       |    <0.001 |
|               QSPI_LOOK_UP_MODE_2_MEMORY_2.dist_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.C_SPI_MODE_1_MIXED_ROM_I                                                |    <0.001 |
|                 synth_options.dist_mem_inst                                                                                                                  |    <0.001 |
|                   gen_rom.rom_inst                                                                                                                           |    <0.001 |
|             LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                                                                                                     |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                                                                                      |    <0.001 |
|             SOFT_RESET_I                                                                                                                                     |    <0.001 |
|             STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                                                                                                    |    <0.001 |
|     axi_rst                                                                                                                                                  |    <0.001 |
|       U0                                                                                                                                                     |    <0.001 |
|         EXT_LPF                                                                                                                                              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                          |    <0.001 |
|         SEQ                                                                                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                                                                                        |    <0.001 |
|     axi_timer_0                                                                                                                                              |     0.004 |
|       U0                                                                                                                                                     |     0.004 |
|         AXI4_LITE_I                                                                                                                                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                 |    <0.001 |
|             I_DECODER                                                                                                                                        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                  |    <0.001 |
|         TC_CORE_I                                                                                                                                            |     0.003 |
|           COUNTER_0_I                                                                                                                                        |     0.001 |
|             COUNTER_I                                                                                                                                        |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                                                                                       |     0.002 |
|             COUNTER_I                                                                                                                                        |     0.001 |
|           READ_MUX_I                                                                                                                                         |    <0.001 |
|           TIMER_CONTROL_I                                                                                                                                    |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                                                               |    <0.001 |
|     axi_uartlite_0                                                                                                                                           |    <0.001 |
|       U0                                                                                                                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                 |    <0.001 |
|             I_DECODER                                                                                                                                        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                  |    <0.001 |
|         UARTLITE_CORE_I                                                                                                                                      |    <0.001 |
|           BAUD_RATE_I                                                                                                                                        |    <0.001 |
|           UARTLITE_RX_I                                                                                                                                      |    <0.001 |
|             DELAY_16_I                                                                                                                                       |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                                                               |    <0.001 |
|             SRL_FIFO_I                                                                                                                                       |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                                                               |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                                                                      |    <0.001 |
|                 DYNSHREG_F_I                                                                                                                                 |    <0.001 |
|           UARTLITE_TX_I                                                                                                                                      |    <0.001 |
|             MID_START_BIT_SRL16_I                                                                                                                            |    <0.001 |
|             SRL_FIFO_I                                                                                                                                       |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                                                               |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                                                                      |    <0.001 |
|                 DYNSHREG_F_I                                                                                                                                 |    <0.001 |
|     clk_wiz_0                                                                                                                                                |     0.109 |
|       inst                                                                                                                                                   |     0.109 |
|     clk_wiz_1                                                                                                                                                |     0.125 |
|       inst                                                                                                                                                   |     0.125 |
|     ddr_int_rst                                                                                                                                              |    <0.001 |
|       U0                                                                                                                                                     |    <0.001 |
|         EXT_LPF                                                                                                                                              |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                                                                         |    <0.001 |
|         SEQ                                                                                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                                                                                        |    <0.001 |
|     intrpt_concat_0                                                                                                                                          |     0.000 |
|     microblaze_0                                                                                                                                             |     0.062 |
|       U0                                                                                                                                                     |     0.062 |
|         MicroBlaze_Core_I                                                                                                                                    |     0.059 |
|           Frequency.Core                                                                                                                                     |     0.059 |
|             DATA_FLOW_I1                                                                                                                                     |     0.013 |
|               ALU_I1                                                                                                                                         |     0.002 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                                                            |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                                                                       |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                                                                                      |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                                                                        |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                                                                       |    <0.001 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |    <0.001 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |    <0.001 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                        |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                                                   |     0.000 |
|               Barrel_Shifter_I                                                                                                                               |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                                                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                                                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                                                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                                                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                                                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                                                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                                                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                                                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                                                                            |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                                                                            |    <0.001 |
|               Byte_Doublet_Handle_I1                                                                                                                         |    <0.001 |
|               Data_Flow_Logic_I1                                                                                                                             |     0.003 |
|                 Using_DAXI_ALU_Carry.Override_Ex_MUXCY_I                                                                                                     |    <0.001 |
|                 Using_DAXI_ALU_Carry.Override_M3_MUXCY_I                                                                                                     |     0.000 |
|               MSR_I1                                                                                                                                         |    <0.001 |
|                 Gen_Ex_Bit_DFF[17].Using_Low.ex_msr_FF                                                                                                       |    <0.001 |
|                 Gen_Ex_Bit_DFF[18].Using_Low.ex_msr_FF                                                                                                       |    <0.001 |
|                 Gen_Ex_Bit_DFF[19].Using_Low.ex_msr_FF                                                                                                       |    <0.001 |
|                 Gen_Ex_Bit_DFF[20].Using_Low.ex_msr_FF                                                                                                       |    <0.001 |
|                 Gen_Ex_Bit_DFF[22].Using_Low.ex_msr_FF                                                                                                       |    <0.001 |
|                 Gen_Ex_Bit_DFF[23].Using_Low.ex_msr_FF                                                                                                       |    <0.001 |
|                 Gen_Ex_Bit_DFF[24].Using_Low.ex_msr_FF                                                                                                       |    <0.001 |
|                 Gen_Ex_Bit_DFF[26].Using_Low.ex_msr_FF                                                                                                       |    <0.001 |
|                 Gen_Ex_Bit_DFF[28].Using_Low.ex_msr_FF                                                                                                       |    <0.001 |
|                 Gen_Ex_Bit_DFF[29].Using_Low.ex_msr_FF                                                                                                       |    <0.001 |
|                 Gen_Ex_Bit_DFF[30].Using_Low.ex_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M0_Bit_DFF[17].Using_Low.m0_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M0_Bit_DFF[18].Using_Low.m0_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M0_Bit_DFF[19].Using_Low.m0_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M0_Bit_DFF[20].Using_Low.m0_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M0_Bit_DFF[22].Using_Low.m0_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M0_Bit_DFF[23].Using_Low.m0_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M0_Bit_DFF[24].Using_Low.m0_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M0_Bit_DFF[26].Using_Low.m0_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M0_Bit_DFF[28].Using_Low.m0_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M0_Bit_DFF[29].Using_Low.m0_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M0_Bit_DFF[30].Using_Low.m0_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M1_Bit_DFF[17].Using_Low.m1_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M1_Bit_DFF[18].Using_Low.m1_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M1_Bit_DFF[19].Using_Low.m1_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M1_Bit_DFF[20].Using_Low.m1_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M1_Bit_DFF[22].Using_Low.m1_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M1_Bit_DFF[23].Using_Low.m1_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M1_Bit_DFF[24].Using_Low.m1_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M1_Bit_DFF[26].Using_Low.m1_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M1_Bit_DFF[28].Using_Low.m1_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M1_Bit_DFF[29].Using_Low.m1_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M1_Bit_DFF[30].Using_Low.m1_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M2_Bit_DFF[17].Using_Low.m2_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M2_Bit_DFF[18].Using_Low.m2_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M2_Bit_DFF[19].Using_Low.m2_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M2_Bit_DFF[20].Using_Low.m2_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M2_Bit_DFF[22].Using_Low.m2_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M2_Bit_DFF[23].Using_Low.m2_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M2_Bit_DFF[24].Using_Low.m2_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M2_Bit_DFF[26].Using_Low.m2_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M2_Bit_DFF[28].Using_Low.m2_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M2_Bit_DFF[29].Using_Low.m2_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M2_Bit_DFF[30].Using_Low.m2_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M3_Bit_DFF[17].Using_Low.m3_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M3_Bit_DFF[18].Using_Low.m3_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M3_Bit_DFF[19].Using_Low.m3_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M3_Bit_DFF[20].Using_Low.m3_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M3_Bit_DFF[22].Using_Low.m3_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M3_Bit_DFF[23].Using_Low.m3_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M3_Bit_DFF[24].Using_Low.m3_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M3_Bit_DFF[26].Using_Low.m3_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M3_Bit_DFF[28].Using_Low.m3_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M3_Bit_DFF[29].Using_Low.m3_msr_FF                                                                                                       |    <0.001 |
|                 Gen_M3_Bit_DFF[30].Using_Low.m3_msr_FF                                                                                                       |    <0.001 |
|                 Gen_WB_Bit_DFF[17].Using_Low.wb_msr_FF                                                                                                       |    <0.001 |
|                 Gen_WB_Bit_DFF[18].Using_Low.wb_msr_FF                                                                                                       |    <0.001 |
|                 Gen_WB_Bit_DFF[19].Using_Low.wb_msr_FF                                                                                                       |    <0.001 |
|                 Gen_WB_Bit_DFF[20].Using_Low.wb_msr_FF                                                                                                       |    <0.001 |
|                 Gen_WB_Bit_DFF[22].Using_Low.wb_msr_FF                                                                                                       |    <0.001 |
|                 Gen_WB_Bit_DFF[23].Using_Low.wb_msr_FF                                                                                                       |    <0.001 |
|                 Gen_WB_Bit_DFF[24].Using_Low.wb_msr_FF                                                                                                       |    <0.001 |
|                 Gen_WB_Bit_DFF[26].Using_Low.wb_msr_FF                                                                                                       |    <0.001 |
|                 Gen_WB_Bit_DFF[28].Using_Low.wb_msr_FF                                                                                                       |    <0.001 |
|                 Gen_WB_Bit_DFF[29].Using_Low.wb_msr_FF                                                                                                       |    <0.001 |
|                 Gen_WB_Bit_DFF[30].Using_Low.wb_msr_FF                                                                                                       |    <0.001 |
|               MUL_Unit_I1                                                                                                                                    |     0.003 |
|                 Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                                                                  |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                                                                   |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                                                                  |     0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                                                                   |     0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                                                           |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                                                                   |    <0.001 |
|               Operand_Select_I1                                                                                                                              |     0.001 |
|               Register_File_I1                                                                                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                                                                          |    <0.001 |
|               Shift_Logic_Module_I1                                                                                                                          |     0.000 |
|               WB_Mux_I1                                                                                                                                      |    <0.001 |
|               Zero_Detect_I                                                                                                                                  |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                                                                                     |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                                                                                      |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                                                                                      |    <0.001 |
|               exception_registers_I1                                                                                                                         |    <0.001 |
|             DAXI_interface_I1                                                                                                                                |    <0.001 |
|             DCache_I1                                                                                                                                        |     0.009 |
|               Using_Cache.C0_Power_PipeRun                                                                                                                   |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|               Using_Cache.Cache_Interface_Inst                                                                                                               |    <0.001 |
|               Using_Cache.Data_Way_I[0].DATA_RAM_Module                                                                                                      |     0.005 |
|                 Using_B36_S9.The_BRAMs[0].RAMB36_I1                                                                                                          |     0.001 |
|                 Using_B36_S9.The_BRAMs[1].RAMB36_I1                                                                                                          |     0.001 |
|                 Using_B36_S9.The_BRAMs[2].RAMB36_I1                                                                                                          |     0.001 |
|                 Using_B36_S9.The_BRAMs[3].RAMB36_I1                                                                                                          |     0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].BE_LUT_Inst                                                                             |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].BE_LUT_Inst                                                                             |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].BE_LUT_Inst                                                                             |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].BE_LUT_Inst                                                                             |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.RI_Queue                                                                                                                           |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                       |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                                   |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                       |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                                   |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                       |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                                   |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                       |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                                   |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                                          |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                      |     0.000 |
|                 Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                                                             |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                                                                    |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                                                                 |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                                                             |    <0.001 |
|               Using_Cache.TAG_RAM_Module                                                                                                                     |    <0.001 |
|                 Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst                                                                                            |    <0.001 |
|                 Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst                                                                                            |    <0.001 |
|                 Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst                                                                                            |    <0.001 |
|                 Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst                                                                                            |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_And1                                                                                                             |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_And2                                                                                                             |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or1                                                                                                              |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or2                                                                                                              |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or3                                                                                                              |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or4                                                                                                              |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or5                                                                                                              |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or6                                                                                                              |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or7                                                                                                              |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or8                                                                                                              |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_Cache.c1_Modify_Tags[0].TagCmp_Inst                                                                                                      |    <0.001 |
|                 Use_Tag.Tag_Carry                                                                                                                            |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[10].carry_and_I1                                                                                                             |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[11].carry_and_I1                                                                                                             |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[12].carry_and_I1                                                                                                             |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[13].carry_and_I1                                                                                                             |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[7].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[8].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[9].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Tag_Qual.Tag_Carry                                                                                                                       |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[0].Word_Bit_Carry                                                                                      |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[1].Word_Bit_Carry                                                                                      |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[2].Word_Bit_Carry                                                                                      |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[3].Word_Bit_Carry                                                                                      |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[4].Word_Bit_Carry                                                                                      |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[5].Word_Bit_Carry                                                                                      |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[6].Word_Bit_Carry                                                                                      |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[7].Word_Bit_Carry                                                                                      |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_Cache.c2_c1_Inst                                                                                                                         |    <0.001 |
|                 Use_Line.Line_Carry                                                                                                                          |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                                                                     |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|               Using_Cache.d1_c1_Inst                                                                                                                         |    <0.001 |
|                 No_Carry_Start.Insert_Carry_Start.Start_Carry                                                                                                |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 Use_Line.Line_Carry                                                                                                                          |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                                                                     |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|               Using_Cache.ud_c0_Inst                                                                                                                         |    <0.001 |
|                 Use_Line.Line_Carry                                                                                                                          |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                                                                     |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 Use_Word_Idx.Line_Carry                                                                                                                      |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Word_Qual.Tag_Carry                                                                                                                      |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|               Using_Cache.ud_c1_Inst                                                                                                                         |    <0.001 |
|                 Use_Line.Line_Carry                                                                                                                          |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                                                                     |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 Use_Word_Idx.Line_Carry                                                                                                                      |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Word_Qual.Tag_Carry                                                                                                                      |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|               Using_Cache.ud_tag_c0_Inst                                                                                                                     |    <0.001 |
|                 Use_Line.Line_Carry                                                                                                                          |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                                                                     |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|               Using_Cache.ud_tag_c1_Inst                                                                                                                     |    <0.001 |
|                 Use_Line.Line_Carry                                                                                                                          |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                                                                     |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|             DECODE_I1                                                                                                                                        |     0.019 |
|               EX_GPR_Dbg_Write_DFF                                                                                                                           |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               EX_GPR_Write_DFF                                                                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               EX_Jump_handling                                                                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               Jump_Logic_I1                                                                                                                                  |    <0.001 |
|                 EX_Jump_Delay_DFF                                                                                                                            |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                                                                             |    <0.001 |
|                 MUXCY_JUMP_CARRY2                                                                                                                            |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                                                                            |     0.000 |
|                 MUXCY_JUMP_CARRY4                                                                                                                            |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                                                                                            |     0.000 |
|                 MUXCY_JUMP_CARRY8                                                                                                                            |     0.000 |
|                 MUXCY_JUMP_CARRY9                                                                                                                            |    <0.001 |
|                 Use_BTC.MUXCY_JUMP_CARRY6                                                                                                                    |    <0.001 |
|                 Use_BTC.MUXCY_JUMP_CARRY7                                                                                                                    |     0.000 |
|               Kill_Fetch_Carry                                                                                                                               |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Kill_Fetch_MMU_Carry                                                                                                                           |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               M0_Exception_From_DFF                                                                                                                          |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               M0_GPR_Dbg_Write_DFF                                                                                                                           |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               M0_GPR_Write_DFF                                                                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               M0_Load_Store_Access_DFF                                                                                                                       |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               M1_Cache_Decode_DFF                                                                                                                            |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               M1_Exception_From_DFF                                                                                                                          |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               M1_GPR_Dbg_Write_DFF                                                                                                                           |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               M1_GPR_Write_DFF                                                                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               M2_Exception_From_DFF                                                                                                                          |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               M2_GPR_Dbg_Write_DFF                                                                                                                           |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               M2_GPR_Write_DFF                                                                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               M3_Exception_From_DFF                                                                                                                          |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               M3_GPR_Dbg_Write_DFF                                                                                                                           |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               M3_GPR_Write_DFF                                                                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               Op1_Conflict_Stall                                                                                                                             |    <0.001 |
|                 EX_Simple_Carry.OF_EX_Use                                                                                                                    |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 M0_Simple_Carry.OF_M0_Use                                                                                                                    |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 M1_Simple_Carry.OF_M1_Use                                                                                                                    |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 M2_Simple_Carry.OF_M2_Use                                                                                                                    |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 M3_Simple_Carry.OF_M3_Use                                                                                                                    |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_EX_Cmp                                                                                                                                    |     0.000 |
|                   comparator_i1                                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |     0.000 |
|                 OF_EX_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_EX_Mask_No_Stall                                                                                                                          |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                 OF_EX_Mask_Stall                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 OF_M0_Cmp                                                                                                                                    |     0.000 |
|                   comparator_i1                                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |     0.000 |
|                 OF_M0_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M0_Mask_No_Stall                                                                                                                          |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                 OF_M0_Mask_Stall                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 OF_M1_Cmp                                                                                                                                    |     0.000 |
|                   comparator_i1                                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |     0.000 |
|                 OF_M1_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M1_Mask_No_Stall                                                                                                                          |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                 OF_M1_Mask_Stall                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 OF_M2_Cmp                                                                                                                                    |     0.000 |
|                   comparator_i1                                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |     0.000 |
|                 OF_M2_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M2_Mask_No_Stall                                                                                                                          |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                 OF_M2_Mask_Stall                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 OF_M3_Cmp                                                                                                                                    |     0.000 |
|                   comparator_i1                                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |     0.000 |
|                 OF_M3_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M3_Mask_Stall                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|               Op2_Conflict_Stall                                                                                                                             |    <0.001 |
|                 EX_Advanced_Carry.OF_EX_Use1                                                                                                                 |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 EX_Advanced_Carry.OF_EX_Use2                                                                                                                 |     0.000 |
|                   carry_or_i1                                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 EX_Advanced_Carry.OF_EX_Use3                                                                                                                 |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M0_Advanced_Carry.OF_M0_Use1                                                                                                                 |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 M0_Advanced_Carry.OF_M0_Use2                                                                                                                 |     0.000 |
|                   carry_or_i1                                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M0_Advanced_Carry.OF_M0_Use3                                                                                                                 |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M1_Advanced_Carry.OF_M1_Use1                                                                                                                 |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 M1_Advanced_Carry.OF_M1_Use2                                                                                                                 |     0.000 |
|                   carry_or_i1                                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M1_Advanced_Carry.OF_M1_Use3                                                                                                                 |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M2_Advanced_Carry.OF_M2_Use1                                                                                                                 |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 M2_Advanced_Carry.OF_M2_Use2                                                                                                                 |     0.000 |
|                   carry_or_i1                                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M2_Advanced_Carry.OF_M2_Use3                                                                                                                 |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M3_Advanced_Carry.OF_M3_Use1                                                                                                                 |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 M3_Advanced_Carry.OF_M3_Use2                                                                                                                 |     0.000 |
|                   carry_or_i1                                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M3_Advanced_Carry.OF_M3_Use3                                                                                                                 |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_EX_Cmp                                                                                                                                    |    <0.001 |
|                   comparator_i1                                                                                                                              |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |    <0.001 |
|                 OF_EX_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_EX_Mask_No_Stall                                                                                                                          |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                 OF_EX_Mask_Stall                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M0_Cmp                                                                                                                                    |    <0.001 |
|                   comparator_i1                                                                                                                              |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |    <0.001 |
|                 OF_M0_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M0_Mask_No_Stall                                                                                                                          |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                 OF_M0_Mask_Stall                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M1_Cmp                                                                                                                                    |    <0.001 |
|                   comparator_i1                                                                                                                              |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |    <0.001 |
|                 OF_M1_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M1_Mask_No_Stall                                                                                                                          |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                 OF_M1_Mask_Stall                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 OF_M2_Cmp                                                                                                                                    |    <0.001 |
|                   comparator_i1                                                                                                                              |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |    <0.001 |
|                 OF_M2_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M2_Mask_No_Stall                                                                                                                          |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                 OF_M2_Mask_Stall                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 OF_M3_Cmp                                                                                                                                    |     0.000 |
|                   comparator_i1                                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |     0.000 |
|                 OF_M3_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M3_Mask_Stall                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|               Op3_Conflict_Stall                                                                                                                             |    <0.001 |
|                 EX_Big_Carry.OF_EX_Use1                                                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 EX_Big_Carry.OF_EX_Use2                                                                                                                      |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 EX_Big_Carry.OF_EX_Use3                                                                                                                      |     0.000 |
|                   carry_or_i1                                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M0_Big_Carry.OF_M0_Use1                                                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 M0_Big_Carry.OF_M0_Use2                                                                                                                      |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M0_Big_Carry.OF_M0_Use3                                                                                                                      |     0.000 |
|                   carry_or_i1                                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M1_Big_Carry.OF_M1_Use1                                                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 M1_Big_Carry.OF_M1_Use2                                                                                                                      |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M1_Big_Carry.OF_M1_Use3                                                                                                                      |     0.000 |
|                   carry_or_i1                                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M2_Big_Carry.OF_M2_Use1                                                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 M2_Big_Carry.OF_M2_Use2                                                                                                                      |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M2_Big_Carry.OF_M2_Use3                                                                                                                      |     0.000 |
|                   carry_or_i1                                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M3_Big_Carry.OF_M3_Use1                                                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 M3_Big_Carry.OF_M3_Use2                                                                                                                      |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 M3_Big_Carry.OF_M3_Use3                                                                                                                      |     0.000 |
|                   carry_or_i1                                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_EX_Cmp                                                                                                                                    |    <0.001 |
|                   comparator_i1                                                                                                                              |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |    <0.001 |
|                 OF_EX_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_EX_Mask_No_Stall                                                                                                                          |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                 OF_EX_Mask_Stall                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M0_Cmp                                                                                                                                    |    <0.001 |
|                   comparator_i1                                                                                                                              |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |    <0.001 |
|                 OF_M0_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M0_Mask_No_Stall                                                                                                                          |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                 OF_M0_Mask_Stall                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 OF_M1_Cmp                                                                                                                                    |    <0.001 |
|                   comparator_i1                                                                                                                              |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |    <0.001 |
|                 OF_M1_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M1_Mask_No_Stall                                                                                                                          |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                 OF_M1_Mask_Stall                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M2_Cmp                                                                                                                                    |    <0.001 |
|                   comparator_i1                                                                                                                              |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |    <0.001 |
|                 OF_M2_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M2_Mask_No_Stall                                                                                                                          |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                 OF_M2_Mask_Stall                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 OF_M3_Cmp                                                                                                                                    |     0.000 |
|                   comparator_i1                                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                              |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                              |     0.000 |
|                 OF_M3_Conflict                                                                                                                               |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 OF_M3_Mask_Stall                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|               PC_MODULE_I1                                                                                                                                   |     0.015 |
|                 PC_BUFFER_I1                                                                                                                                 |    <0.001 |
|                 Use_BTC.BTC_RAM_Module                                                                                                                       |     0.012 |
|                   Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                                                                       |     0.006 |
|                   Using_B36_S36.The_BRAMs[1].RAMB36_I1                                                                                                       |     0.006 |
|                 Use_BTC.EX_Jump_Wanted_Keep_DFF                                                                                                              |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                              |    <0.001 |
|                 Use_BTC.Prediction_BUFFER_I                                                                                                                  |    <0.001 |
|                 Use_BTC.Using_FPGA.bt_ex_pc_comparator                                                                                                       |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                                                                                |     0.000 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                                                                                |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                                                                                |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                                                                                |    <0.001 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                                                                                |     0.000 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                                                                                |     0.000 |
|                   Comp_Carry_Chain[6].MUXCY_I                                                                                                                |    <0.001 |
|                 Use_BTC.Using_FPGA.bt_hit_carry_and                                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and0                                                                                                        |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and1                                                                                                        |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and2                                                                                                        |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and3                                                                                                        |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and4                                                                                                        |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|                 Use_BTC.bt_ex_mispredict_pc_hold_DFF                                                                                                         |    <0.001 |
|                 Use_BTC.bt_ex_mispredict_taken_hold_DFF                                                                                                      |    <0.001 |
|                 Use_BTC.bt_jump_masked_carry_and0                                                                                                            |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Use_BTC.bt_jump_masked_carry_and1                                                                                                            |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Use_BTC.bt_jump_masked_carry_and2                                                                                                            |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Use_BTC.bt_jump_masked_carry_and3                                                                                                            |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               PREFETCH_BUFFER_I1                                                                                                                             |    <0.001 |
|                 INSTR_BUFFER_I1                                                                                                                              |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                     |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                                 |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                     |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                                 |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                     |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                                 |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                     |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                                 |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                                        |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                    |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                                                           |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                                                                  |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                                                               |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                                                           |    <0.001 |
|                 PREDECODE_BUFFER_I1                                                                                                                          |    <0.001 |
|                 Using_Bus_Exceptions.EXCEPTION_BUFFER_I1                                                                                                     |    <0.001 |
|                 Using_MMU_Exceptions.EXCEPTION_BUFFER_I1                                                                                                     |    <0.001 |
|               Using_BP0_FPGA.PR_BP0_And1                                                                                                                     |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_BP0_FPGA.PR_BP0_Or1                                                                                                                      |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_BP1_FPGA.PR_BP1_And1                                                                                                                     |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_BP1_FPGA.PR_BP1_Or1                                                                                                                      |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_EX_FPGA.PR_EX_And1                                                                                                                       |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_EX_FPGA.PR_EX_And2                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_EX_FPGA.PR_EX_And3                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_EX_FPGA.PR_EX_And4                                                                                                                       |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_EX_FPGA.PR_EX_And5                                                                                                                       |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_EX_FPGA.PR_EX_And6                                                                                                                       |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_EX_FPGA.PR_EX_And7                                                                                                                       |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_EX_FPGA.PR_EX_Or1                                                                                                                        |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_IF0_FPGA.PR_IF0_And1                                                                                                                     |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_IF0_FPGA.PR_IF0_Or1                                                                                                                      |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_IF1_FPGA.PR_IF1_And1                                                                                                                     |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_IF1_FPGA.PR_IF1_And2                                                                                                                     |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_IF1_FPGA.PR_IF1_Or1                                                                                                                      |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_IF1_Insert_FPGA.PR_IF1_Ins_And1                                                                                                          |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_IF1_Insert_FPGA.PR_IF1_Ins_Or1                                                                                                           |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_IF2_FPGA.PR_IF2_And1                                                                                                                     |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_IF2_FPGA.PR_IF2_And2                                                                                                                     |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_IF2_FPGA.PR_IF2_Or1                                                                                                                      |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_IF3_FPGA.PR_IF3_And1                                                                                                                     |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_IF3_FPGA.PR_IF3_And2                                                                                                                     |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_IF3_FPGA.PR_IF3_And3                                                                                                                     |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_IF3_FPGA.PR_IF3_Or1                                                                                                                      |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_IF4_FPGA.PR_IF4_And1                                                                                                                     |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_IF4_FPGA.PR_IF4_And2                                                                                                                     |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_IF4_FPGA.PR_IF4_Or1                                                                                                                      |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_IF4_FPGA.PR_IF4_Or2                                                                                                                      |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_IF4_FPGA.PR_IF4_Or3                                                                                                                      |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_IF4_Push_FPGA.Push_PipeRun                                                                                                               |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|               Using_M0_FPGA.PR_M0_And1                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M0_FPGA.PR_M0_And2                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M0_FPGA.PR_M0_And3                                                                                                                       |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_M0_FPGA.PR_M0_And4                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M0_FPGA.PR_M0_And5                                                                                                                       |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_M0_FPGA.PR_M0_Or1                                                                                                                        |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M1_FPGA.PR_M1_And1                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M1_FPGA.PR_M1_And2                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M1_FPGA.PR_M1_And3                                                                                                                       |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_M1_FPGA.PR_M1_Or1                                                                                                                        |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M2_FPGA.PR_M2_And1                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M2_FPGA.PR_M2_And2                                                                                                                       |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_M2_FPGA.PR_M2_And3                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M2_FPGA.PR_M2_And4                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M2_FPGA.PR_M2_And5                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M2_FPGA.PR_M2_And6                                                                                                                       |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_M2_FPGA.PR_M2_Or1                                                                                                                        |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M3_FPGA.PR_M3_And1                                                                                                                       |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_M3_FPGA.PR_M3_And2                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M3_FPGA.PR_M3_And3                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M3_FPGA.PR_M3_And4                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_M3_FPGA.PR_M3_And5                                                                                                                       |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_M3_FPGA.PR_M3_Or1                                                                                                                        |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_OF_FPGA.PR_OF_And1                                                                                                                       |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_OF_FPGA.PR_OF_And10                                                                                                                      |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_OF_FPGA.PR_OF_And11                                                                                                                      |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_OF_FPGA.PR_OF_And2                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_OF_FPGA.PR_OF_And3                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_OF_FPGA.PR_OF_And4                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_OF_FPGA.PR_OF_And5                                                                                                                       |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_OF_FPGA.PR_OF_And6                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_OF_FPGA.PR_OF_And7                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_OF_FPGA.PR_OF_And8                                                                                                                       |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_OF_FPGA.PR_OF_And9                                                                                                                       |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_OF_FPGA.PR_OF_Or1                                                                                                                        |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               WB_GPR_Dbg_Write_DFF                                                                                                                           |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               WB_GPR_Write_DFF                                                                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                |    <0.001 |
|               if0_dead_fetch_Carry                                                                                                                           |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|             DLMB_Interface_I1                                                                                                                                |    <0.001 |
|             DSide_Logic_I1                                                                                                                                   |    <0.001 |
|               Using_Ready_FPGA.Rdy_Or1                                                                                                                       |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_Ready_FPGA.Rdy_Or2                                                                                                                       |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               read_data_mux_I1                                                                                                                               |    <0.001 |
|             ICache_I1                                                                                                                                        |     0.004 |
|               Using_Cache.C0_Power_PipeRun                                                                                                                   |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|               Using_Cache.Cache_Interface_Inst                                                                                                               |    <0.001 |
|               Using_Cache.Data_Way_I[0].DATA_RAM_Module                                                                                                      |    <0.001 |
|                 Using_B36_S9.The_BRAMs[0].RAMB36_I1                                                                                                          |    <0.001 |
|                 Using_B36_S9.The_BRAMs[1].RAMB36_I1                                                                                                          |    <0.001 |
|                 Using_B36_S9.The_BRAMs[2].RAMB36_I1                                                                                                          |    <0.001 |
|                 Using_B36_S9.The_BRAMs[3].RAMB36_I1                                                                                                          |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].BE_LUT_Inst                                                                             |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].BE_LUT_Inst                                                                             |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].BE_LUT_Inst                                                                             |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].BE_LUT_Inst                                                                             |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                      |    <0.001 |
|               Using_Cache.RI_Queue                                                                                                                           |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                       |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                                   |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                       |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                                   |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                       |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                                   |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                       |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                                   |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                                          |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                      |     0.000 |
|                 Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                                                             |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                                                                    |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                                                                 |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                                                             |    <0.001 |
|               Using_Cache.TAG_RAM_Module                                                                                                                     |    <0.001 |
|                 Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst                                                                                            |    <0.001 |
|                 Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst                                                                                            |    <0.001 |
|                 Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst                                                                                            |    <0.001 |
|                 Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst                                                                                            |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_And1                                                                                                             |     0.000 |
|                 carry_and_i1                                                                                                                                 |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_And2                                                                                                             |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or1                                                                                                              |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or2                                                                                                              |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or3                                                                                                              |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or4                                                                                                              |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or5                                                                                                              |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or6                                                                                                              |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or7                                                                                                              |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or8                                                                                                              |    <0.001 |
|                 carry_or_i1                                                                                                                                  |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_Cache.c1_Modify_Tags[0].TagCmp_Inst                                                                                                      |    <0.001 |
|                 Use_Tag.Tag_Carry                                                                                                                            |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[10].carry_and_I1                                                                                                             |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[11].carry_and_I1                                                                                                             |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[12].carry_and_I1                                                                                                             |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[13].carry_and_I1                                                                                                             |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[14].carry_and_I1                                                                                                             |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[15].carry_and_I1                                                                                                             |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[16].carry_and_I1                                                                                                             |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[17].carry_and_I1                                                                                                             |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[7].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[8].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[9].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Tag.Use_MMU.MMU_Carry                                                                                                                    |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[8].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                 Use_Tag_Qual.Tag_Carry                                                                                                                       |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[0].Word_Bit_Carry                                                                                      |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[1].Word_Bit_Carry                                                                                      |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[2].Word_Bit_Carry                                                                                      |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[3].Word_Bit_Carry                                                                                      |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[4].Word_Bit_Carry                                                                                      |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[5].Word_Bit_Carry                                                                                      |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[6].Word_Bit_Carry                                                                                      |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[7].Word_Bit_Carry                                                                                      |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_Cache.c2_c1_Inst                                                                                                                         |    <0.001 |
|                 Use_Line.Line_Carry                                                                                                                          |     0.000 |
|                   carry_compare_i1                                                                                                                           |     0.000 |
|                     The_Compare[0].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                 Use_Line_Qual.Line_Carry                                                                                                                     |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|               Using_Cache.d1_c1_Inst                                                                                                                         |    <0.001 |
|                 No_Carry_Start.Insert_Carry_Start.Start_Carry                                                                                                |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 Use_Line.Line_Carry                                                                                                                          |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                                                                     |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|               Using_Cache.ud_c0_Inst                                                                                                                         |    <0.001 |
|                 Use_Line.Line_Carry                                                                                                                          |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[7].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[8].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                                                                     |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 Use_Word_Idx.Line_Carry                                                                                                                      |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Word_Qual.Tag_Carry                                                                                                                      |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|               Using_Cache.ud_c1_Inst                                                                                                                         |    <0.001 |
|                 Use_Line.Line_Carry                                                                                                                          |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                                                                     |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 Use_Word_Idx.Line_Carry                                                                                                                      |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Word_Qual.Tag_Carry                                                                                                                      |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|               Using_Cache.ud_tag_c0_Inst                                                                                                                     |    <0.001 |
|                 Use_Line.Line_Carry                                                                                                                          |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[7].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[8].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                                                                     |     0.000 |
|                   carry_and_i1                                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|               Using_Cache.ud_tag_c1_Inst                                                                                                                     |    <0.001 |
|                 Use_Line.Line_Carry                                                                                                                          |    <0.001 |
|                   carry_compare_i1                                                                                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                                |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                                                              |    <0.001 |
|                       MUXCY_I                                                                                                                                |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                                                                     |    <0.001 |
|                   carry_and_i1                                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|             ILMB_Interface_I1                                                                                                                                |    <0.001 |
|             ISide_Logic_I1                                                                                                                                   |    <0.001 |
|               Using_Ready_FPGA.Rdy_And1                                                                                                                      |    <0.001 |
|                 carry_and_i1                                                                                                                                 |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|               Using_Ready_FPGA.Rdy_Or1                                                                                                                       |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_Ready_FPGA.Rdy_Or2                                                                                                                       |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|               Using_Ready_FPGA.Rdy_Or3                                                                                                                       |     0.000 |
|                 carry_or_i1                                                                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|             MMU_I1                                                                                                                                           |     0.013 |
|               Using_TLBS.DTLB_I                                                                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                                                                                        |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                                                                           |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                                                                                          |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                                                                                         |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                                                                                        |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                                                                           |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                                                                                          |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                                                                                         |    <0.001 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.Mask_bits_compare                                                                                        |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_compare                                                                                           |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_en_carry                                                                                          |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Lookup_Shadow_Reg[2].Using_Extra_Carry.MUXCY_EXTRA_I                                                                                         |    <0.001 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.Mask_bits_compare                                                                                        |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_compare                                                                                           |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_en_carry                                                                                          |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Lookup_Shadow_Reg[3].Using_Extra_Carry.MUXCY_EXTRA_I                                                                                         |    <0.001 |
|               Using_TLBS.ITLB_I                                                                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                                                                                        |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[12].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[8].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                                                                           |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|                 Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                                                                                         |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                                                                                        |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                                                               |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[12].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                                                               |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[8].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                                                                           |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|                 Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                                                                                         |    <0.001 |
|               Using_TLBS.UTLB_I                                                                                                                              |     0.008 |
|                 Hit_DirectA_carry                                                                                                                            |     0.000 |
|                   MUXCY_I                                                                                                                                    |     0.000 |
|                 Hit_DirectB_carry                                                                                                                            |    <0.001 |
|                   MUXCY_I                                                                                                                                    |    <0.001 |
|                 MMU_UTLB_RAM_I                                                                                                                               |     0.005 |
|                 eqa1_carry_compare                                                                                                                           |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 eqa1_carry_compare_mask                                                                                                                      |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 eqa2_carry_compare_mask_I1                                                                                                                   |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[7].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 eqa3_carry_compare_mask_I1                                                                                                                   |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 eqapid_carry_compare_mask_I1                                                                                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[7].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 eqb1_carry_compare                                                                                                                           |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                 eqb2_carry_compare                                                                                                                           |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 eqb2_carry_compare_mask                                                                                                                      |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 eqb3_carry_compare_mask_I1                                                                                                                   |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[7].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[9].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                 eqbpid_carry_compare_mask_I1                                                                                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                                                                |     0.000 |
|                     MUXCY_I                                                                                                                                  |     0.000 |
|                   The_Compare[7].carry_and_I1                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                  |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                                                                           |     0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                                                                                                       |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_2                                                                                                                       |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                                                                                       |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                                                                                       |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                                                                          |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                                                                          |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                                                                          |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                                                                          |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                                                                          |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                                                                          |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                                                                               |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                                                                                   |    <0.001 |
|                 sync_bits[0].sync_bit                                                                                                                        |    <0.001 |
|               Serial_Dbg_Intf.sync_running_clock                                                                                                             |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                                                                                    |    <0.001 |
|                 sync_bits[0].sync_bit                                                                                                                        |    <0.001 |
|                 sync_bits[1].sync_bit                                                                                                                        |    <0.001 |
|                 sync_bits[2].sync_bit                                                                                                                        |    <0.001 |
|                 sync_bits[3].sync_bit                                                                                                                        |    <0.001 |
|                 sync_bits[4].sync_bit                                                                                                                        |    <0.001 |
|                 sync_bits[5].sync_bit                                                                                                                        |    <0.001 |
|                 sync_bits[6].sync_bit                                                                                                                        |    <0.001 |
|                 sync_bits[9].sync_bit                                                                                                                        |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                                                                                     |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                                                                                  |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                                                                           |    <0.001 |
|                 Compare[0].MUXCY_I                                                                                                                           |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                                                                         |    <0.001 |
|                 Compare[1].MUXCY_I                                                                                                                           |     0.000 |
|                 Compare[1].SRLC16E_I                                                                                                                         |    <0.001 |
|                 Compare[2].MUXCY_I                                                                                                                           |     0.000 |
|                 Compare[2].SRLC16E_I                                                                                                                         |    <0.001 |
|                 Compare[3].MUXCY_I                                                                                                                           |     0.000 |
|                 Compare[3].SRLC16E_I                                                                                                                         |    <0.001 |
|                 Compare[4].MUXCY_I                                                                                                                           |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                                                                         |    <0.001 |
|                 Compare[5].MUXCY_I                                                                                                                           |     0.000 |
|                 Compare[5].SRLC16E_I                                                                                                                         |    <0.001 |
|                 Compare[6].MUXCY_I                                                                                                                           |     0.000 |
|                 Compare[6].SRLC16E_I                                                                                                                         |    <0.001 |
|                 Compare[7].MUXCY_I                                                                                                                           |     0.000 |
|                 Compare[7].SRLC16E_I                                                                                                                         |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                                                                             |    <0.001 |
|             interrupt_mode_converter_I                                                                                                                       |    <0.001 |
|           Reset_DFF                                                                                                                                          |    <0.001 |
|         PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_0_5                                                                                                    |    <0.001 |
|         PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_12_17                                                                                                  |    <0.001 |
|         PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_18_23                                                                                                  |    <0.001 |
|         PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_24_29                                                                                                  |    <0.001 |
|         PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_6_11                                                                                                   |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_0_0__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_1_1__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_2_2__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_3_3__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_4_4__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_5_5__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_6_6__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_7_7__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_0_0__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_1_1__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_2_2__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_3_3__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_4_4__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_5_5__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_6_6__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_7_7__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_1_1__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_2_2__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_3_3__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_4_4__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_5_5__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_6_6__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_7_7__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_0_0__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_1_1__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_2_2__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_3_3__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_4_4__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_5_5__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_6_6__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_7_7__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_0_0__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_1_1__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_2_2__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_3_3__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_4_4__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_5_5__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_6_6__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_7_7__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_1_1__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_2_2__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_3_3__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_4_4__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_5_5__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_6_6__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_7_7__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_0_0__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_1_1__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_2_2__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_3_3__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_4_4__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_5_5__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_6_6__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_7_7__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_0_0__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_1_1__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_2_2__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_3_3__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_4_4__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_5_5__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_6_6__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_7_7__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_1_1__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_2_2__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_3_3__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_4_4__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_5_5__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_6_6__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_7_7__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[2].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_0_0__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_1_1__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_2_2__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_3_3__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_4_4__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_5_5__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_6_6__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_127_7_7__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_0_0__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_1_1__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_2_2__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_3_3__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_4_4__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_5_5__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_6_6__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_127_7_7__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_1_1__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_2_2__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_3_3__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_4_4__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_5_5__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_6_6__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_127_7_7__0 |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_0_0    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_1_1    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_2_2    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_3_3    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_4_4    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_5_5    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_6_6    |    <0.001 |
|         Using_Cache.TAG_RAM_Module/Using_DistRAM.Recursive.The_RAM_INSTs[3].RAM_Inst/Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_127_7_7    |    <0.001 |
|     microblaze_0_axi_intc                                                                                                                                    |     0.002 |
|       U0                                                                                                                                                     |     0.002 |
|         AXI_LITE_IPIF_I                                                                                                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                 |    <0.001 |
|             I_DECODER                                                                                                                                        |    <0.001 |
|         INTC_CORE_I                                                                                                                                          |     0.001 |
|           ACK_EN_SYNC_ON_MB_CLK_GEN.NO_CASCADE_MASTER_MODE.ACK_EN_SYNC_EN_GEN.Processor_first_ack_EN_PULSE_SYNC_I                                            |    <0.001 |
|             DOUBLE_SYNC_I                                                                                                                                    |    <0.001 |
|           ACK_EN_SYNC_ON_MB_CLK_GEN.NO_CASCADE_MASTER_MODE.ACK_EN_SYNC_EN_GEN.Processor_second_ack_EN_PULSE_SYNC_I                                           |    <0.001 |
|             DOUBLE_SYNC_I                                                                                                                                    |    <0.001 |
|           ACK_EN_SYNC_ON_MB_CLK_GEN.NO_CASCADE_MASTER_MODE.SECOND_ACK_SYNC_EN_GEN.Second_ack_EN_PULSE_SYNC_I                                                 |    <0.001 |
|             DOUBLE_SYNC_I                                                                                                                                    |    <0.001 |
|           ACK_OR_SYNC_EN_GEN.ACK_OR_PULSE_SYNC_I                                                                                                             |    <0.001 |
|             DOUBLE_SYNC_I                                                                                                                                    |    <0.001 |
|           IVAR_FAST_MODE_GEN.IVAR_REG_MEM_MB_CLK_GEN.IVAR_REG_MEM_I                                                                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                                                                 |    <0.001 |
|             ram_reg_0_15_10_10                                                                                                                               |    <0.001 |
|             ram_reg_0_15_11_11                                                                                                                               |    <0.001 |
|             ram_reg_0_15_12_12                                                                                                                               |    <0.001 |
|             ram_reg_0_15_13_13                                                                                                                               |    <0.001 |
|             ram_reg_0_15_14_14                                                                                                                               |    <0.001 |
|             ram_reg_0_15_15_15                                                                                                                               |    <0.001 |
|             ram_reg_0_15_16_16                                                                                                                               |    <0.001 |
|             ram_reg_0_15_17_17                                                                                                                               |    <0.001 |
|             ram_reg_0_15_18_18                                                                                                                               |    <0.001 |
|             ram_reg_0_15_19_19                                                                                                                               |    <0.001 |
|             ram_reg_0_15_1_1                                                                                                                                 |    <0.001 |
|             ram_reg_0_15_20_20                                                                                                                               |    <0.001 |
|             ram_reg_0_15_21_21                                                                                                                               |    <0.001 |
|             ram_reg_0_15_22_22                                                                                                                               |    <0.001 |
|             ram_reg_0_15_23_23                                                                                                                               |    <0.001 |
|             ram_reg_0_15_24_24                                                                                                                               |    <0.001 |
|             ram_reg_0_15_25_25                                                                                                                               |    <0.001 |
|             ram_reg_0_15_26_26                                                                                                                               |    <0.001 |
|             ram_reg_0_15_27_27                                                                                                                               |    <0.001 |
|             ram_reg_0_15_28_28                                                                                                                               |    <0.001 |
|             ram_reg_0_15_29_29                                                                                                                               |    <0.001 |
|             ram_reg_0_15_2_2                                                                                                                                 |    <0.001 |
|             ram_reg_0_15_30_30                                                                                                                               |    <0.001 |
|             ram_reg_0_15_31_31                                                                                                                               |    <0.001 |
|             ram_reg_0_15_3_3                                                                                                                                 |    <0.001 |
|             ram_reg_0_15_4_4                                                                                                                                 |    <0.001 |
|             ram_reg_0_15_5_5                                                                                                                                 |    <0.001 |
|             ram_reg_0_15_6_6                                                                                                                                 |    <0.001 |
|             ram_reg_0_15_7_7                                                                                                                                 |    <0.001 |
|             ram_reg_0_15_8_8                                                                                                                                 |    <0.001 |
|             ram_reg_0_15_9_9                                                                                                                                 |    <0.001 |
|           IVAR_INDEX_SYNC_GEN.IN_IDLE_SYNC_EN_GEN.IN_IDLE_DOUBLE_SYNC_I                                                                                      |    <0.001 |
|           IVAR_INDEX_SYNC_GEN.IVAR_INDEX_SYNC_EN_GEN.IRQ_GEN_EDGE_PULSE_SYNC_I                                                                               |    <0.001 |
|             DOUBLE_SYNC_I                                                                                                                                    |    <0.001 |
|     microblaze_0_local_memory                                                                                                                                |    <0.001 |
|       dlmb_bram_if_cntlr                                                                                                                                     |    <0.001 |
|         U0                                                                                                                                                   |    <0.001 |
|       dlmb_v10                                                                                                                                               |     0.000 |
|         U0                                                                                                                                                   |     0.000 |
|       ilmb_bram_if_cntlr                                                                                                                                     |    <0.001 |
|         U0                                                                                                                                                   |    <0.001 |
|       ilmb_v10                                                                                                                                               |     0.000 |
|         U0                                                                                                                                                   |     0.000 |
|       lmb_bram                                                                                                                                               |    <0.001 |
|         U0                                                                                                                                                   |    <0.001 |
|           inst_blk_mem_gen                                                                                                                                   |    <0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                                                            |    <0.001 |
|               valid.cstr                                                                                                                                     |    <0.001 |
|                 ramloop[0].ram.r                                                                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[10].ram.r                                                                                                                            |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[11].ram.r                                                                                                                            |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[12].ram.r                                                                                                                            |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[13].ram.r                                                                                                                            |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[14].ram.r                                                                                                                            |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[15].ram.r                                                                                                                            |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[1].ram.r                                                                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[2].ram.r                                                                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[3].ram.r                                                                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[4].ram.r                                                                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[5].ram.r                                                                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[6].ram.r                                                                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[7].ram.r                                                                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[8].ram.r                                                                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|                 ramloop[9].ram.r                                                                                                                             |    <0.001 |
|                   prim_noinit.ram                                                                                                                            |    <0.001 |
|     mig_7_for_ddr                                                                                                                                            |     0.612 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                                                     |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                                                   |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                                                   |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                                                                   |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                                                   |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                                                   |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                                                   |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                                                   |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                                                   |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                                                   |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                                                                   |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                                                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                                                                   |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                                                                   |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17                                                        |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23                                                        |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29                                                        |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35                                                        |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41                                                        |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47                                                        |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53                                                        |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59                                                        |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65                                                        |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71                                                        |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11                                                         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                                                     |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                                                   |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                                                   |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                                                                   |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                                                   |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                                                   |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                                                   |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                                                   |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                                                   |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                                                   |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                                                                   |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                                                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                                                                   |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                                                                   |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17                                                        |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23                                                        |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29                                                        |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35                                                        |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41                                                        |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47                                                        |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53                                                        |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59                                                        |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65                                                        |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71                                                        |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11                                                         |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                                                     |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                                                   |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                                                   |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                                                                   |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                                                   |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                                                   |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                                                   |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                                                   |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                                                   |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                                                   |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                                                                   |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                                                    |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                                                                   |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                                                                   |    <0.001 |
|       u_system_mig_7series_0_0_mig                                                                                                                           |     0.610 |
|         temp_mon_enabled.u_tempmon                                                                                                                           |    <0.001 |
|         u_ddr3_clk_ibuf                                                                                                                                      |     0.000 |
|         u_ddr3_infrastructure                                                                                                                                |     0.205 |
|         u_iodelay_ctrl                                                                                                                                       |    <0.001 |
|         u_memc_ui_top_axi                                                                                                                                    |     0.404 |
|           mem_intfc0                                                                                                                                         |     0.395 |
|             ddr_phy_top0                                                                                                                                     |     0.391 |
|               u_ddr_calib_top                                                                                                                                |     0.014 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                                                                            |     0.003 |
|                 ddr_phy_tempmon_0                                                                                                                            |    <0.001 |
|                 dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                                                                                |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                                                                    |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                                                                |     0.002 |
|                 u_ddr_phy_init                                                                                                                               |     0.006 |
|                 u_ddr_phy_wrcal                                                                                                                              |     0.001 |
|               u_ddr_mc_phy_wrapper                                                                                                                           |     0.377 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                                                                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                                                                                  |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                                                                                  |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                                                                                  |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                                                                                  |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                                                                                  |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                                                                                  |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                                                                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                                                                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                                                                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                                                                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                                                                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                                                                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                                                                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                                                                                   |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                                                                                   |     0.006 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                                                                       |     0.015 |
|                   IBUFDS                                                                                                                                     |     0.010 |
|                   OBUFTDS                                                                                                                                    |     0.005 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                                                                       |     0.015 |
|                   IBUFDS                                                                                                                                     |     0.010 |
|                   OBUFTDS                                                                                                                                    |     0.005 |
|                 u_ddr_mc_phy                                                                                                                                 |     0.193 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                                                          |     0.193 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                                                                          |     0.033 |
|                       ddr_byte_group_io                                                                                                                      |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                                                              |     0.016 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                      |    <0.001 |
|                         mem_reg_0_15_0_5                                                                                                                     |    <0.001 |
|                         mem_reg_0_15_12_17                                                                                                                   |    <0.001 |
|                         mem_reg_0_15_18_23                                                                                                                   |    <0.001 |
|                         mem_reg_0_15_24_29                                                                                                                   |    <0.001 |
|                         mem_reg_0_15_30_35                                                                                                                   |    <0.001 |
|                         mem_reg_0_15_36_41                                                                                                                   |    <0.001 |
|                         mem_reg_0_15_42_47                                                                                                                   |    <0.001 |
|                         mem_reg_0_15_48_53                                                                                                                   |    <0.001 |
|                         mem_reg_0_15_54_59                                                                                                                   |    <0.001 |
|                         mem_reg_0_15_60_65                                                                                                                   |    <0.001 |
|                         mem_reg_0_15_66_71                                                                                                                   |    <0.001 |
|                         mem_reg_0_15_6_11                                                                                                                    |    <0.001 |
|                         mem_reg_0_15_72_77                                                                                                                   |    <0.001 |
|                         mem_reg_0_15_78_79                                                                                                                   |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                                                          |     0.016 |
|                       ddr_byte_group_io                                                                                                                      |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                      |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                                                          |     0.050 |
|                       ddr_byte_group_io                                                                                                                      |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                      |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                                                                          |     0.050 |
|                       ddr_byte_group_io                                                                                                                      |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                      |    <0.001 |
|             mc0                                                                                                                                              |     0.004 |
|               bank_mach0                                                                                                                                     |     0.003 |
|                 arb_mux0                                                                                                                                     |    <0.001 |
|                   arb_row_col0                                                                                                                               |    <0.001 |
|                     col_arb0                                                                                                                                 |    <0.001 |
|                     config_arb0                                                                                                                              |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                                                                                  |    <0.001 |
|                     row_arb0                                                                                                                                 |    <0.001 |
|                   arb_select0                                                                                                                                |    <0.001 |
|                 bank_cntrl[0].bank0                                                                                                                          |    <0.001 |
|                   bank_compare0                                                                                                                              |    <0.001 |
|                   bank_queue0                                                                                                                                |    <0.001 |
|                   bank_state0                                                                                                                                |    <0.001 |
|                 bank_cntrl[1].bank0                                                                                                                          |    <0.001 |
|                   bank_compare0                                                                                                                              |    <0.001 |
|                   bank_queue0                                                                                                                                |    <0.001 |
|                   bank_state0                                                                                                                                |    <0.001 |
|                 bank_cntrl[2].bank0                                                                                                                          |    <0.001 |
|                   bank_compare0                                                                                                                              |    <0.001 |
|                   bank_queue0                                                                                                                                |    <0.001 |
|                   bank_state0                                                                                                                                |    <0.001 |
|                 bank_cntrl[3].bank0                                                                                                                          |    <0.001 |
|                   bank_compare0                                                                                                                              |    <0.001 |
|                   bank_queue0                                                                                                                                |    <0.001 |
|                   bank_state0                                                                                                                                |    <0.001 |
|                 bank_common0                                                                                                                                 |    <0.001 |
|               col_mach0                                                                                                                                      |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                                                                                |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                                                                                |    <0.001 |
|               rank_mach0                                                                                                                                     |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                                                                                    |    <0.001 |
|                 rank_common0                                                                                                                                 |    <0.001 |
|                   maintenance_request.maint_arb0                                                                                                             |    <0.001 |
|           u_axi_mc                                                                                                                                           |     0.004 |
|             axi_mc_ar_channel_0                                                                                                                              |    <0.001 |
|               ar_cmd_fsm_0                                                                                                                                   |    <0.001 |
|               axi_mc_cmd_translator_0                                                                                                                        |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                                                                            |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                                                                            |    <0.001 |
|             axi_mc_aw_channel_0                                                                                                                              |    <0.001 |
|               aw_cmd_fsm_0                                                                                                                                   |    <0.001 |
|               axi_mc_cmd_translator_0                                                                                                                        |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                                                                            |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                                                                            |    <0.001 |
|             axi_mc_b_channel_0                                                                                                                               |    <0.001 |
|               bid_fifo_0                                                                                                                                     |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                                                                             |    <0.001 |
|             axi_mc_r_channel_0                                                                                                                               |    <0.001 |
|               rd_data_fifo_0                                                                                                                                 |    <0.001 |
|               transaction_fifo_0                                                                                                                             |    <0.001 |
|             axi_mc_w_channel_0                                                                                                                               |     0.002 |
|           u_ui_top                                                                                                                                           |     0.004 |
|             ui_cmd0                                                                                                                                          |    <0.001 |
|             ui_rd_data0                                                                                                                                      |     0.002 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                                                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                                                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                                                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                                                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                                                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                                                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                                                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                                                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                                                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                                                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                                                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                                                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                                                                |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                                                                             |    <0.001 |
|             ui_wr_data0                                                                                                                                      |     0.002 |
|               pointer_ram.rams[0].RAM32M0                                                                                                                    |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                                                                         |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                                                                          |    <0.001 |
|     periph_rst                                                                                                                                               |    <0.001 |
|       U0                                                                                                                                                     |    <0.001 |
|         EXT_LPF                                                                                                                                              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                          |    <0.001 |
|         SEQ                                                                                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                                                                                        |    <0.001 |
|     util_ds_buf_0                                                                                                                                            |    <0.001 |
|       U0                                                                                                                                                     |    <0.001 |
|     xadc_wiz_0                                                                                                                                               |     0.005 |
|       inst                                                                                                                                                   |     0.005 |
|         AXI_LITE_IPIF_I                                                                                                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                 |    <0.001 |
|             I_DECODER                                                                                                                                        |    <0.001 |
|         AXI_XADC_CORE_I                                                                                                                                      |     0.004 |
|           Inst_drp_arbiter                                                                                                                                   |    <0.001 |
|           temperature_update_inst                                                                                                                            |    <0.001 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                                                                                 |    <0.001 |
|         SOFT_RESET_I                                                                                                                                         |    <0.001 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


