-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    flat_array_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    flat_array_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    flat_array_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    flat_array_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    flat_array_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    flat_array_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    flat_array_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    flat_array_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    prediction_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    prediction_0_ap_vld : OUT STD_LOGIC;
    prediction_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    prediction_1_ap_vld : OUT STD_LOGIC;
    prediction_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    prediction_2_ap_vld : OUT STD_LOGIC );
end;


architecture behav of dense is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dense,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485t-ffg1157-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=31.958000,HLS_SYN_LAT=38,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=49,HLS_SYN_FF=3555,HLS_SYN_LUT=5331,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_3F51D31D : STD_LOGIC_VECTOR (31 downto 0) := "00111111010100011101001100011101";
    constant ap_const_lv32_BE89F10E : STD_LOGIC_VECTOR (31 downto 0) := "10111110100010011111000100001110";
    constant ap_const_lv32_3E846572 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100001000110010101110010";
    constant ap_const_lv32_BC4063BE : STD_LOGIC_VECTOR (31 downto 0) := "10111100010000000110001110111110";
    constant ap_const_lv32_BF3E370A : STD_LOGIC_VECTOR (31 downto 0) := "10111111001111100011011100001010";
    constant ap_const_lv32_BF4F13EE : STD_LOGIC_VECTOR (31 downto 0) := "10111111010011110001001111101110";
    constant ap_const_lv32_3F4D9893 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010011011001100010010011";
    constant ap_const_lv32_3D1C62CF : STD_LOGIC_VECTOR (31 downto 0) := "00111101000111000110001011001111";
    constant ap_const_lv32_3F57E873 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010101111110100001110011";
    constant ap_const_lv32_BEE50E1E : STD_LOGIC_VECTOR (31 downto 0) := "10111110111001010000111000011110";
    constant ap_const_lv32_3ED7D03A : STD_LOGIC_VECTOR (31 downto 0) := "00111110110101111101000000111010";
    constant ap_const_lv32_BEF0CFC6 : STD_LOGIC_VECTOR (31 downto 0) := "10111110111100001100111111000110";
    constant ap_const_lv32_3E267CA4 : STD_LOGIC_VECTOR (31 downto 0) := "00111110001001100111110010100100";
    constant ap_const_lv32_BF2E109B : STD_LOGIC_VECTOR (31 downto 0) := "10111111001011100001000010011011";
    constant ap_const_lv32_BF189A92 : STD_LOGIC_VECTOR (31 downto 0) := "10111111000110001001101010010010";
    constant ap_const_lv32_BE94B39A : STD_LOGIC_VECTOR (31 downto 0) := "10111110100101001011001110011010";
    constant ap_const_lv32_BC7F8EA1 : STD_LOGIC_VECTOR (31 downto 0) := "10111100011111111000111010100001";
    constant ap_const_lv32_BE37171D : STD_LOGIC_VECTOR (31 downto 0) := "10111110001101110001011100011101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal d_0_reg_187 : STD_LOGIC_VECTOR (1 downto 0);
    signal d_0_reg_187_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal d_0_reg_187_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal d_0_reg_187_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal d_0_reg_187_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal d_0_reg_187_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal d_0_reg_187_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal d_0_reg_187_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal d_0_reg_187_pp0_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln26_fu_299_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln26_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln29_fu_393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln29_reg_600 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_fu_399_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal d_reg_604 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_8_fu_405_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_252_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_418_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_212_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_257_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_431_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_217_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_262_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_444_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_222_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_267_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_457_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_227_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_471_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_277_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_686 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_686_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_232_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_281_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_286_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_reg_701 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_reg_701_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_237_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_242_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal grp_soft_max_fu_199_ap_start : STD_LOGIC;
    signal grp_soft_max_fu_199_ap_done : STD_LOGIC;
    signal grp_soft_max_fu_199_ap_idle : STD_LOGIC;
    signal grp_soft_max_fu_199_ap_ready : STD_LOGIC;
    signal grp_soft_max_fu_199_pred_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_soft_max_fu_199_pred_0_ap_vld : STD_LOGIC;
    signal grp_soft_max_fu_199_pred_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_soft_max_fu_199_pred_1_ap_vld : STD_LOGIC;
    signal grp_soft_max_fu_199_pred_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_soft_max_fu_199_pred_2_ap_vld : STD_LOGIC;
    signal phi_ln26_reg_176 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_d_0_phi_fu_191_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_soft_max_fu_199_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal dense_array_0_0_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_0_1_fu_325_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_1_0_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_1_1_fu_333_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_2_0_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_2_1_fu_349_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_2_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_247_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_2_3_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_2_2_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln26_1_fu_305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_2_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_fu_311_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_1_fu_341_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component soft_max IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dense_array_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_array_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_array_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        pred_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pred_0_ap_vld : OUT STD_LOGIC;
        pred_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pred_1_ap_vld : OUT STD_LOGIC;
        pred_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pred_2_ap_vld : OUT STD_LOGIC );
    end component;


    component dense_fadd_32ns_3bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dense_fmul_32ns_3eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dense_mux_32_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_soft_max_fu_199 : component soft_max
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_soft_max_fu_199_ap_start,
        ap_done => grp_soft_max_fu_199_ap_done,
        ap_idle => grp_soft_max_fu_199_ap_idle,
        ap_ready => grp_soft_max_fu_199_ap_ready,
        dense_array_0_read => dense_array_2_fu_116,
        dense_array_1_read => dense_array_2_3_fu_120,
        dense_array_2_read => dense_array_2_2_fu_124,
        pred_0 => grp_soft_max_fu_199_pred_0,
        pred_0_ap_vld => grp_soft_max_fu_199_pred_0_ap_vld,
        pred_1 => grp_soft_max_fu_199_pred_1,
        pred_1_ap_vld => grp_soft_max_fu_199_pred_1_ap_vld,
        pred_2 => grp_soft_max_fu_199_pred_2,
        pred_2_ap_vld => grp_soft_max_fu_199_pred_2_ap_vld);

    dense_fadd_32ns_3bkb_U16 : component dense_fadd_32ns_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_252_p2,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        dout => grp_fu_212_p2);

    dense_fadd_32ns_3bkb_U17 : component dense_fadd_32ns_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_212_p2,
        din1 => grp_fu_257_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_217_p2);

    dense_fadd_32ns_3bkb_U18 : component dense_fadd_32ns_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_217_p2,
        din1 => grp_fu_262_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_222_p2);

    dense_fadd_32ns_3bkb_U19 : component dense_fadd_32ns_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_222_p2,
        din1 => grp_fu_267_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_227_p2);

    dense_fadd_32ns_3bkb_U20 : component dense_fadd_32ns_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_227_p2,
        din1 => grp_fu_272_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_232_p2);

    dense_fadd_32ns_3bkb_U21 : component dense_fadd_32ns_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_232_p2,
        din1 => grp_fu_281_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_237_p2);

    dense_fadd_32ns_3bkb_U22 : component dense_fadd_32ns_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_237_p2,
        din1 => tmp_6_reg_686_pp0_iter6_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_242_p2);

    dense_fadd_32ns_3bkb_U23 : component dense_fadd_32ns_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_242_p2,
        din1 => tmp_7_reg_701_pp0_iter7_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_247_p2);

    dense_fmul_32ns_3eOg_U24 : component dense_fmul_32ns_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_8_fu_405_p5,
        din1 => flat_array_0,
        ce => ap_const_logic_1,
        dout => grp_fu_252_p2);

    dense_fmul_32ns_3eOg_U25 : component dense_fmul_32ns_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_9_fu_418_p5,
        din1 => flat_array_1,
        ce => ap_const_logic_1,
        dout => grp_fu_257_p2);

    dense_fmul_32ns_3eOg_U26 : component dense_fmul_32ns_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_s_fu_431_p5,
        din1 => flat_array_2,
        ce => ap_const_logic_1,
        dout => grp_fu_262_p2);

    dense_fmul_32ns_3eOg_U27 : component dense_fmul_32ns_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_10_fu_444_p5,
        din1 => flat_array_3,
        ce => ap_const_logic_1,
        dout => grp_fu_267_p2);

    dense_fmul_32ns_3eOg_U28 : component dense_fmul_32ns_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_11_fu_457_p5,
        din1 => flat_array_4,
        ce => ap_const_logic_1,
        dout => grp_fu_272_p2);

    dense_fmul_32ns_3eOg_U29 : component dense_fmul_32ns_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_11_fu_457_p5,
        din1 => flat_array_6,
        ce => ap_const_logic_1,
        dout => grp_fu_277_p2);

    dense_fmul_32ns_3eOg_U30 : component dense_fmul_32ns_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_12_fu_471_p5,
        din1 => flat_array_5,
        ce => ap_const_logic_1,
        dout => grp_fu_281_p2);

    dense_fmul_32ns_3eOg_U31 : component dense_fmul_32ns_3eOg
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_12_fu_471_p5,
        din1 => flat_array_7,
        ce => ap_const_logic_1,
        dout => grp_fu_286_p2);

    dense_mux_32_32_1_1_U32 : component dense_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F51D31D,
        din1 => ap_const_lv32_BE89F10E,
        din2 => ap_const_lv32_3E846572,
        din3 => ap_phi_mux_d_0_phi_fu_191_p4,
        dout => tmp_8_fu_405_p5);

    dense_mux_32_32_1_1_U33 : component dense_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BC4063BE,
        din1 => ap_const_lv32_BF3E370A,
        din2 => ap_const_lv32_BF4F13EE,
        din3 => d_0_reg_187,
        dout => tmp_9_fu_418_p5);

    dense_mux_32_32_1_1_U34 : component dense_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F4D9893,
        din1 => ap_const_lv32_3D1C62CF,
        din2 => ap_const_lv32_3F57E873,
        din3 => d_0_reg_187_pp0_iter1_reg,
        dout => tmp_s_fu_431_p5);

    dense_mux_32_32_1_1_U35 : component dense_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BEE50E1E,
        din1 => ap_const_lv32_3ED7D03A,
        din2 => ap_const_lv32_BEF0CFC6,
        din3 => d_0_reg_187_pp0_iter2_reg,
        dout => tmp_10_fu_444_p5);

    dense_mux_32_32_1_1_U36 : component dense_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3E267CA4,
        din1 => ap_const_lv32_BF2E109B,
        din2 => ap_const_lv32_BF189A92,
        din3 => d_0_reg_187_pp0_iter3_reg,
        dout => tmp_11_fu_457_p5);

    dense_mux_32_32_1_1_U37 : component dense_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BE94B39A,
        din1 => ap_const_lv32_BC7F8EA1,
        din2 => ap_const_lv32_BE37171D,
        din3 => d_0_reg_187_pp0_iter4_reg,
        dout => tmp_12_fu_471_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln26_fu_357_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                elsif (((icmp_ln26_fu_357_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_soft_max_fu_199_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_soft_max_fu_199_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_soft_max_fu_199_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_soft_max_fu_199_ap_ready = ap_const_logic_1)) then 
                    grp_soft_max_fu_199_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    d_0_reg_187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln29_reg_600 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                d_0_reg_187 <= d_reg_604;
            elsif (((icmp_ln26_fu_357_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                d_0_reg_187 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    dense_array_2_2_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((d_0_reg_187_pp0_iter8_reg = ap_const_lv2_1)) and not((d_0_reg_187_pp0_iter8_reg = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                dense_array_2_2_fu_124 <= grp_fu_247_p2;
            elsif (((icmp_ln26_fu_357_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                dense_array_2_2_fu_124 <= dense_array_2_1_fu_349_p3;
            end if; 
        end if;
    end process;

    dense_array_2_3_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((d_0_reg_187_pp0_iter8_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                dense_array_2_3_fu_120 <= grp_fu_247_p2;
            elsif (((icmp_ln26_fu_357_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                dense_array_2_3_fu_120 <= dense_array_1_1_fu_333_p3;
            end if; 
        end if;
    end process;

    dense_array_2_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((d_0_reg_187_pp0_iter8_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                dense_array_2_fu_116 <= grp_fu_247_p2;
            elsif (((icmp_ln26_fu_357_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                dense_array_2_fu_116 <= dense_array_0_1_fu_325_p3;
            end if; 
        end if;
    end process;

    phi_ln26_reg_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_fu_357_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_ln26_reg_176 <= add_ln26_fu_299_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_ln26_reg_176 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                d_0_reg_187_pp0_iter1_reg <= d_0_reg_187;
                icmp_ln29_reg_600 <= icmp_ln29_fu_393_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                d_0_reg_187_pp0_iter2_reg <= d_0_reg_187_pp0_iter1_reg;
                d_0_reg_187_pp0_iter3_reg <= d_0_reg_187_pp0_iter2_reg;
                d_0_reg_187_pp0_iter4_reg <= d_0_reg_187_pp0_iter3_reg;
                d_0_reg_187_pp0_iter5_reg <= d_0_reg_187_pp0_iter4_reg;
                d_0_reg_187_pp0_iter6_reg <= d_0_reg_187_pp0_iter5_reg;
                d_0_reg_187_pp0_iter7_reg <= d_0_reg_187_pp0_iter6_reg;
                d_0_reg_187_pp0_iter8_reg <= d_0_reg_187_pp0_iter7_reg;
                tmp_6_reg_686 <= grp_fu_277_p2;
                tmp_6_reg_686_pp0_iter6_reg <= tmp_6_reg_686;
                tmp_7_reg_701 <= grp_fu_286_p2;
                tmp_7_reg_701_pp0_iter7_reg <= tmp_7_reg_701;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                d_reg_604 <= d_fu_399_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                dense_array_0_0_fu_104 <= dense_array_0_1_fu_325_p3;
                dense_array_1_0_fu_108 <= dense_array_1_1_fu_333_p3;
                dense_array_2_0_fu_112 <= dense_array_2_1_fu_349_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln26_fu_357_p2, icmp_ln29_fu_393_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, grp_soft_max_fu_199_ap_done, ap_CS_fsm_state14)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln26_fu_357_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln29_fu_393_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((icmp_ln29_fu_393_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_soft_max_fu_199_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln26_fu_299_p2 <= std_logic_vector(unsigned(phi_ln26_reg_176) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(3);
    ap_CS_fsm_state14 <= ap_CS_fsm(4);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state3_assign_proc : process(icmp_ln29_fu_393_p2)
    begin
        if ((icmp_ln29_fu_393_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_soft_max_fu_199_ap_done, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_soft_max_fu_199_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_d_0_phi_fu_191_p4_assign_proc : process(d_0_reg_187, ap_CS_fsm_pp0_stage0, icmp_ln29_reg_600, d_reg_604, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((icmp_ln29_reg_600 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_d_0_phi_fu_191_p4 <= d_reg_604;
        else 
            ap_phi_mux_d_0_phi_fu_191_p4 <= d_0_reg_187;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_soft_max_fu_199_ap_done, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_soft_max_fu_199_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    d_fu_399_p2 <= std_logic_vector(unsigned(ap_phi_mux_d_0_phi_fu_191_p4) + unsigned(ap_const_lv2_1));
    dense_array_0_1_fu_325_p3 <= 
        dense_array_0_0_fu_104 when (icmp_ln26_2_fu_319_p2(0) = '1') else 
        select_ln26_fu_311_p3;
    dense_array_1_1_fu_333_p3 <= 
        ap_const_lv32_0 when (icmp_ln26_2_fu_319_p2(0) = '1') else 
        dense_array_1_0_fu_108;
    dense_array_2_1_fu_349_p3 <= 
        dense_array_2_0_fu_112 when (icmp_ln26_2_fu_319_p2(0) = '1') else 
        select_ln26_1_fu_341_p3;
    grp_soft_max_fu_199_ap_start <= grp_soft_max_fu_199_ap_start_reg;
    icmp_ln26_1_fu_305_p2 <= "1" when (phi_ln26_reg_176 = ap_const_lv2_0) else "0";
    icmp_ln26_2_fu_319_p2 <= "1" when (phi_ln26_reg_176 = ap_const_lv2_1) else "0";
    icmp_ln26_fu_357_p2 <= "1" when (phi_ln26_reg_176 = ap_const_lv2_2) else "0";
    icmp_ln29_fu_393_p2 <= "1" when (ap_phi_mux_d_0_phi_fu_191_p4 = ap_const_lv2_3) else "0";
    prediction_0 <= grp_soft_max_fu_199_pred_0;
    prediction_0_ap_vld <= grp_soft_max_fu_199_pred_0_ap_vld;
    prediction_1 <= grp_soft_max_fu_199_pred_1;
    prediction_1_ap_vld <= grp_soft_max_fu_199_pred_1_ap_vld;
    prediction_2 <= grp_soft_max_fu_199_pred_2;
    prediction_2_ap_vld <= grp_soft_max_fu_199_pred_2_ap_vld;
    select_ln26_1_fu_341_p3 <= 
        dense_array_2_0_fu_112 when (icmp_ln26_1_fu_305_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln26_fu_311_p3 <= 
        ap_const_lv32_0 when (icmp_ln26_1_fu_305_p2(0) = '1') else 
        dense_array_0_0_fu_104;
end behav;
