0.7
2020.2
Jun 16 2023
19:55:58
D:/CE/DAKTMT/Vivado/project_dct/project_dct.sim/sim_1/synth/timing/xsim/rd_tb_time_synth.v,1710870792,verilog,,,,DSP48E2_HD1158;DSP48E2_UNIQ_BASE_;IBUF_HD1159;IBUF_HD1160;IBUF_HD1161;IBUF_HD1162;IBUF_HD1163;IBUF_HD1164;IBUF_HD1165;IBUF_HD1166;IBUF_HD1167;IBUF_HD1168;IBUF_HD1169;IBUF_HD1170;IBUF_HD1171;IBUF_HD1172;IBUF_HD1173;IBUF_HD1174;IBUF_HD1175;IBUF_HD1176;IBUF_HD1177;IBUF_HD1178;IBUF_HD1179;IBUF_HD1180;IBUF_HD1181;IBUF_HD1182;IBUF_HD1183;IBUF_HD1184;IBUF_HD1185;IBUF_HD1186;IBUF_HD1187;IBUF_HD1188;IBUF_HD1189;IBUF_HD1190;IBUF_HD1191;IBUF_HD1192;IBUF_HD1193;IBUF_HD1194;IBUF_HD1195;IBUF_HD1196;IBUF_HD1197;IBUF_HD1198;IBUF_HD1199;IBUF_HD1200;IBUF_HD1201;IBUF_HD1202;IBUF_HD1203;IBUF_HD1204;IBUF_HD1205;IBUF_HD1206;IBUF_HD1207;IBUF_HD1208;IBUF_HD1209;IBUF_HD1210;IBUF_HD1211;IBUF_HD1212;IBUF_HD1213;IBUF_HD1214;IBUF_HD1215;IBUF_HD1216;IBUF_HD1217;IBUF_HD1218;IBUF_HD1219;IBUF_HD1220;IBUF_UNIQ_BASE_;accum_32;accum_32_HD1151;accum_32_c_accum_v12_0_15;accum_32_c_accum_v12_0_15_HD1152;accum_32_c_accum_v12_0_15_viv;accum_32_c_accum_v12_0_15_viv_HD1153;accum_32_xbip_accum_v3_0_6_viv;accum_32_xbip_accum_v3_0_6_viv_HD1154;accum_32_xbip_dsp48_acc_synth;accum_32_xbip_dsp48_acc_synth_HD1156;accum_32_xbip_dsp48_acc_v3_0_6_viv;accum_32_xbip_dsp48_acc_v3_0_6_viv_HD1155;accum_32_xbip_dsp48e_wrapper_v3_0;accum_32_xbip_dsp48e_wrapper_v3_0_HD1157;counter;counter__xdcDup__1;glbl;rd_bram,,axi_vip_v1_1_14;smartconnect_v1_0;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_14,../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/66be/hdl/verilog;../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/ec67/hdl;../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/f0b6/hdl/verilog;../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/f805/hdl;C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include,,,,,
D:/CE/DAKTMT/Vivado/project_dct/project_dct.srcs/sim_1/new/rd_tb.sv,1710867923,systemVerilog,,,,rd_tb,,axi_vip_v1_1_14;smartconnect_v1_0;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_14,../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/66be/hdl/verilog;../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/ec67/hdl;../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/f0b6/hdl/verilog;../../../../../project_dct.gen/sources_1/bd/kria_top/ipshared/f805/hdl;C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include,,,,,
