# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Serpenteirb.srcs/sources_1/new/Addr2XY.vhd" \
"../../../../Serpenteirb.srcs/sim_1/new/tb_Addr2XY.vhd" \

# Do not sort compile order
nosort
