// Seed: 3498478575
`timescale 1 ps / 1 ps `timescale 1 ps / 1ps
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  inout id_4;
  output id_3;
  input id_2;
  input id_1;
  assign id_3 = id_2;
  logic id_6;
  for (id_7 = (id_6); 1; id_7 = 1) begin : id_8
    logic id_9;
    defparam id_10.id_11 = !id_8, id_12.id_13 = id_9, id_14.id_15 = id_4, id_16.id_17 = id_13,
        id_18.id_19 = id_13;
  end
  logic id_20;
  initial
    #1 begin
      id_3 <= 1;
    end
endmodule
`define pp_10 0
`define pp_11 0
`timescale 1 ps / 1ps
`define pp_12 0
`resetall
`define pp_13 0
`endcelldefine `default_nettype id_14 `default_nettype id_15
`define pp_16 0
module module_1;
  initial begin
    id_4 = !1;
  end
  assign id_4 = 1;
  assign id_6 = id_2;
  logic id_6 = id_4 * 1;
  logic id_7;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_6 = 1;
  logic id_7, id_8;
  logic id_9;
  logic id_10;
endmodule
