

================================================================
== Vitis HLS Report for 'AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1'
================================================================
* Date:           Wed Sep  4 19:39:08 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.473 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1928|     1928|  6.362 us|  6.362 us|  1928|  1928|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_Loop1  |     1926|     1926|         8|          1|          1|  1920|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%col_V = alloca i32 1"   --->   Operation 11 'alloca' 'col_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv7_i184_2_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %conv7_i184_2"   --->   Operation 12 'read' 'conv7_i184_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty"   --->   Operation 13 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv7_i184_1_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %conv7_i184_1"   --->   Operation 14 'read' 'conv7_i184_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_57 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty_101"   --->   Operation 15 'read' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv7_i184_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %conv7_i184"   --->   Operation 16 'read' 'conv7_i184_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_58 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty_100"   --->   Operation 17 'read' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read14 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 18 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv7_i184_2_cast = sext i26 %conv7_i184_2_read"   --->   Operation 19 'sext' 'conv7_i184_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv7_i184_1_cast = sext i26 %conv7_i184_1_read"   --->   Operation 20 'sext' 'conv7_i184_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv7_i184_cast = sext i26 %conv7_i184_read"   --->   Operation 21 'sext' 'conv7_i184_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %impop_data1, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ltm_in_data242, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %col_V"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body141"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%col_V_3 = load i11 %col_V"   --->   Operation 26 'load' 'col_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.94ns)   --->   "%icmp_ln377 = icmp_eq  i11 %col_V_3, i11 %p_read14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:377]   --->   Operation 27 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%col_V_4 = add i11 %col_V_3, i11 1"   --->   Operation 28 'add' 'col_V_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %icmp_ln377, void %for.body141.split, void %for.inc193.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:377]   --->   Operation 29 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln377 = store i11 %col_V_4, i11 %col_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:377]   --->   Operation 30 'store' 'store_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 31 [1/1] (1.20ns)   --->   "%tmp_V = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %impop_data1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_V' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln859 = trunc i30 %tmp_V"   --->   Operation 32 'trunc' 'trunc_ln859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %tmp_V, i32 10, i32 19"   --->   Operation 33 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %tmp_V, i32 20, i32 29"   --->   Operation 34 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln859, i6 0"   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i16 %shl_ln"   --->   Operation 36 'zext' 'zext_ln859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.87ns)   --->   "%value_V = sub i18 %zext_ln859, i18 %tmp_58"   --->   Operation 37 'sub' 'value_V' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i18 %value_V"   --->   Operation 38 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i44 %conv7_i184_cast, i44 %sext_ln1317"   --->   Operation 39 'mul' 'r_V_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln859_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_13, i6 0"   --->   Operation 40 'bitconcatenate' 'shl_ln859_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln859_1 = zext i16 %shl_ln859_1"   --->   Operation 41 'zext' 'zext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.87ns)   --->   "%value_V_1 = sub i18 %zext_ln859_1, i18 %tmp_57"   --->   Operation 42 'sub' 'value_V_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i18 %value_V_1"   --->   Operation 43 'sext' 'sext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_16 = mul i44 %conv7_i184_1_cast, i44 %sext_ln1317_1"   --->   Operation 44 'mul' 'r_V_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln859_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_15, i6 0"   --->   Operation 45 'bitconcatenate' 'shl_ln859_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln859_2 = zext i16 %shl_ln859_2"   --->   Operation 46 'zext' 'zext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.87ns)   --->   "%value_V_2 = sub i18 %zext_ln859_2, i18 %tmp"   --->   Operation 47 'sub' 'value_V_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1317_2 = sext i18 %value_V_2"   --->   Operation 48 'sext' 'sext_ln1317_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i44 %conv7_i184_2_cast, i44 %sext_ln1317_2"   --->   Operation 49 'mul' 'r_V_19' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 50 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i44 %conv7_i184_cast, i44 %sext_ln1317"   --->   Operation 50 'mul' 'r_V_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_16 = mul i44 %conv7_i184_1_cast, i44 %sext_ln1317_1"   --->   Operation 51 'mul' 'r_V_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i44 %conv7_i184_2_cast, i44 %sext_ln1317_2"   --->   Operation 52 'mul' 'r_V_19' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 53 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i44 %conv7_i184_cast, i44 %sext_ln1317"   --->   Operation 53 'mul' 'r_V_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_16 = mul i44 %conv7_i184_1_cast, i44 %sext_ln1317_1"   --->   Operation 54 'mul' 'r_V_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i44 %conv7_i184_2_cast, i44 %sext_ln1317_2"   --->   Operation 55 'mul' 'r_V_19' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.41>
ST_6 : Operation 56 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_13 = mul i44 %conv7_i184_cast, i44 %sext_ln1317"   --->   Operation 56 'mul' 'r_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %r_V_13, i32 12, i32 43"   --->   Operation 57 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_s, i16 0"   --->   Operation 58 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i48 %shl_ln5"   --->   Operation 59 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1319_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tmp_s, i6 0"   --->   Operation 60 'bitconcatenate' 'shl_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1319_1 = sext i38 %shl_ln1319_1"   --->   Operation 61 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.09ns)   --->   "%r_V_14 = sub i49 %sext_ln1319, i49 %sext_ln1319_1"   --->   Operation 62 'sub' 'r_V_14' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%finalmul_V = partselect i25 @_ssdm_op_PartSelect.i25.i49.i32.i32, i49 %r_V_14, i32 24, i32 48"   --->   Operation 63 'partselect' 'finalmul_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %r_V_14, i32 48"   --->   Operation 64 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.32ns)   --->   "%dstval_V = select i1 %tmp_59, i25 0, i25 %finalmul_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:400]   --->   Operation 65 'select' 'dstval_V' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %dstval_V, i32 10, i32 24" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:44]   --->   Operation 66 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i25 %dstval_V"   --->   Operation 67 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_16 = mul i44 %conv7_i184_1_cast, i44 %sext_ln1317_1"   --->   Operation 68 'mul' 'r_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %r_V_16, i32 12, i32 43"   --->   Operation 69 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1319_2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_14, i16 0"   --->   Operation 70 'bitconcatenate' 'shl_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1319_2 = sext i48 %shl_ln1319_2"   --->   Operation 71 'sext' 'sext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1319_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tmp_14, i6 0"   --->   Operation 72 'bitconcatenate' 'shl_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1319_3 = sext i38 %shl_ln1319_3"   --->   Operation 73 'sext' 'sext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.09ns)   --->   "%r_V_17 = sub i49 %sext_ln1319_2, i49 %sext_ln1319_3"   --->   Operation 74 'sub' 'r_V_17' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%finalmul_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i49.i32.i32, i49 %r_V_17, i32 24, i32 48"   --->   Operation 75 'partselect' 'finalmul_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %r_V_17, i32 48"   --->   Operation 76 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.32ns)   --->   "%dstval_V_2 = select i1 %tmp_61, i25 0, i25 %finalmul_V_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:400]   --->   Operation 77 'select' 'dstval_V_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %dstval_V_2, i32 10, i32 24" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:44]   --->   Operation 78 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln260_5 = trunc i25 %dstval_V_2"   --->   Operation 79 'trunc' 'trunc_ln260_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_19 = mul i44 %conv7_i184_2_cast, i44 %sext_ln1317_2"   --->   Operation 80 'mul' 'r_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %r_V_19, i32 12, i32 43"   --->   Operation 81 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln1319_4 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_16, i16 0"   --->   Operation 82 'bitconcatenate' 'shl_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1319_4 = sext i48 %shl_ln1319_4"   --->   Operation 83 'sext' 'sext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1319_5 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tmp_16, i6 0"   --->   Operation 84 'bitconcatenate' 'shl_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1319_5 = sext i38 %shl_ln1319_5"   --->   Operation 85 'sext' 'sext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.09ns)   --->   "%r_V_20 = sub i49 %sext_ln1319_4, i49 %sext_ln1319_5"   --->   Operation 86 'sub' 'r_V_20' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%finalmul_V_2 = partselect i25 @_ssdm_op_PartSelect.i25.i49.i32.i32, i49 %r_V_20, i32 24, i32 48"   --->   Operation 87 'partselect' 'finalmul_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %r_V_20, i32 48"   --->   Operation 88 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.32ns)   --->   "%dstval_V_3 = select i1 %tmp_63, i25 0, i25 %finalmul_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:400]   --->   Operation 89 'select' 'dstval_V_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %dstval_V_3, i32 10, i32 24" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:44]   --->   Operation 90 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln260_6 = trunc i25 %dstval_V_3"   --->   Operation 91 'trunc' 'trunc_ln260_6' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.47>
ST_7 : Operation 92 [1/1] (1.07ns)   --->   "%icmp_ln44 = icmp_sgt  i15 %tmp_60, i15 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:44]   --->   Operation 92 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.40ns)   --->   "%select_ln260 = select i1 %icmp_ln44, i10 1023, i10 %trunc_ln260"   --->   Operation 93 'select' 'select_ln260' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (1.07ns)   --->   "%icmp_ln44_1 = icmp_sgt  i15 %tmp_62, i15 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:44]   --->   Operation 94 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.40ns)   --->   "%select_ln260_3 = select i1 %icmp_ln44_1, i10 1023, i10 %trunc_ln260_5"   --->   Operation 95 'select' 'select_ln260_3' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.07ns)   --->   "%icmp_ln44_2 = icmp_sgt  i15 %tmp_64, i15 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:44]   --->   Operation 96 'icmp' 'icmp_ln44_2' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.40ns)   --->   "%select_ln260_4 = select i1 %icmp_ln44_2, i10 1023, i10 %trunc_ln260_6"   --->   Operation 97 'select' 'select_ln260_4' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln377)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.20>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln380 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:380]   --->   Operation 98 'specpipeline' 'specpipeline_ln380' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%speclooptripcount_ln379 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:379]   --->   Operation 99 'speclooptripcount' 'speclooptripcount_ln379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln362 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:362]   --->   Operation 100 'specloopname' 'specloopname_ln362' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %select_ln260_4, i10 %select_ln260_3, i10 %select_ln260"   --->   Operation 101 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %ltm_in_data242, i30 %p_Result_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln377 = br void %for.body141" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:377]   --->   Operation 103 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('col.V') [10]  (0 ns)
	'load' operation ('col.V') on local variable 'col.V' [26]  (0 ns)
	'add' operation ('col.V') [28]  (0.798 ns)
	'store' operation ('store_ln377', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:377) of variable 'col.V' on local variable 'col.V' [94]  (0.427 ns)
	blocking operation 0.146 ns on control path)

 <State 2>: 1.2ns
The critical path consists of the following:
	fifo read operation ('tmp.V', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'impop_data1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [34]  (1.2 ns)

 <State 3>: 1.41ns
The critical path consists of the following:
	'sub' operation ('value.V') [38]  (0.873 ns)
	'mul' operation of DSP[40] ('r.V') [40]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[40] ('r.V') [40]  (0.535 ns)

 <State 5>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[40] ('r.V') [40]  (0.535 ns)

 <State 6>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[40] ('r.V') [40]  (0 ns)
	'sub' operation ('r.V') [46]  (1.09 ns)
	'select' operation ('dstval.V', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:400) [49]  (0.322 ns)

 <State 7>: 1.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln44', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:44) [51]  (1.07 ns)
	'select' operation ('select_ln260') [53]  (0.403 ns)

 <State 8>: 1.2ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'ltm_in_data242' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [93]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
