<profile>

<section name = "Vitis HLS Report for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2'" level="0">
<item name = "Date">Fri Oct 31 13:48:21 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.207 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18498, 18498, 0.185 ms, 0.185 ms, 18498, 18498, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2">18496, 18496, 2, 1, 1, 18496, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 204, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 46, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln356_1_fu_416_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln356_fu_461_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln357_1_fu_428_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln357_fu_516_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln358_fu_595_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln359_1_fu_547_p2">+, 0, 0, 17, 11, 11</column>
<column name="add_ln359_fu_493_p2">+, 0, 0, 17, 11, 11</column>
<column name="and_ln356_fu_510_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln356_fu_410_p2">icmp, 0, 0, 22, 15, 15</column>
<column name="icmp_ln357_fu_422_p2">icmp, 0, 0, 17, 10, 9</column>
<column name="icmp_ln358_fu_504_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="or_ln357_fu_522_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln356_1_fu_474_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln356_fu_467_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln357_1_fu_535_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln357_2_fu_434_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln357_fu_527_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln356_fu_499_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten29_load">9, 2, 15, 30</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 10, 20</column>
<column name="conv1_to_conv2_blk_n">9, 2, 1, 2</column>
<column name="feat_fu_144">9, 2, 7, 14</column>
<column name="i_fu_136">9, 2, 5, 10</column>
<column name="indvar_flatten29_fu_148">9, 2, 15, 30</column>
<column name="indvar_flatten_fu_140">9, 2, 10, 20</column>
<column name="j_fu_132">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="feat_fu_144">7, 0, 7, 0</column>
<column name="i_fu_136">5, 0, 5, 0</column>
<column name="icmp_ln357_reg_654">1, 0, 1, 0</column>
<column name="indvar_flatten29_fu_148">15, 0, 15, 0</column>
<column name="indvar_flatten_fu_140">10, 0, 10, 0</column>
<column name="j_fu_132">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2, return value</column>
<column name="conv1_to_conv2_dout">in, 32, ap_fifo, conv1_to_conv2, pointer</column>
<column name="conv1_to_conv2_num_data_valid">in, 10, ap_fifo, conv1_to_conv2, pointer</column>
<column name="conv1_to_conv2_fifo_cap">in, 10, ap_fifo, conv1_to_conv2, pointer</column>
<column name="conv1_to_conv2_empty_n">in, 1, ap_fifo, conv1_to_conv2, pointer</column>
<column name="conv1_to_conv2_read">out, 1, ap_fifo, conv1_to_conv2, pointer</column>
<column name="input_tile_address0">out, 11, ap_memory, input_tile, array</column>
<column name="input_tile_ce0">out, 1, ap_memory, input_tile, array</column>
<column name="input_tile_we0">out, 1, ap_memory, input_tile, array</column>
<column name="input_tile_d0">out, 32, ap_memory, input_tile, array</column>
<column name="input_tile_1_address0">out, 11, ap_memory, input_tile_1, array</column>
<column name="input_tile_1_ce0">out, 1, ap_memory, input_tile_1, array</column>
<column name="input_tile_1_we0">out, 1, ap_memory, input_tile_1, array</column>
<column name="input_tile_1_d0">out, 32, ap_memory, input_tile_1, array</column>
<column name="input_tile_2_address0">out, 11, ap_memory, input_tile_2, array</column>
<column name="input_tile_2_ce0">out, 1, ap_memory, input_tile_2, array</column>
<column name="input_tile_2_we0">out, 1, ap_memory, input_tile_2, array</column>
<column name="input_tile_2_d0">out, 32, ap_memory, input_tile_2, array</column>
<column name="input_tile_3_address0">out, 11, ap_memory, input_tile_3, array</column>
<column name="input_tile_3_ce0">out, 1, ap_memory, input_tile_3, array</column>
<column name="input_tile_3_we0">out, 1, ap_memory, input_tile_3, array</column>
<column name="input_tile_3_d0">out, 32, ap_memory, input_tile_3, array</column>
<column name="input_tile_4_address0">out, 11, ap_memory, input_tile_4, array</column>
<column name="input_tile_4_ce0">out, 1, ap_memory, input_tile_4, array</column>
<column name="input_tile_4_we0">out, 1, ap_memory, input_tile_4, array</column>
<column name="input_tile_4_d0">out, 32, ap_memory, input_tile_4, array</column>
<column name="input_tile_5_address0">out, 11, ap_memory, input_tile_5, array</column>
<column name="input_tile_5_ce0">out, 1, ap_memory, input_tile_5, array</column>
<column name="input_tile_5_we0">out, 1, ap_memory, input_tile_5, array</column>
<column name="input_tile_5_d0">out, 32, ap_memory, input_tile_5, array</column>
<column name="input_tile_6_address0">out, 11, ap_memory, input_tile_6, array</column>
<column name="input_tile_6_ce0">out, 1, ap_memory, input_tile_6, array</column>
<column name="input_tile_6_we0">out, 1, ap_memory, input_tile_6, array</column>
<column name="input_tile_6_d0">out, 32, ap_memory, input_tile_6, array</column>
<column name="input_tile_7_address0">out, 11, ap_memory, input_tile_7, array</column>
<column name="input_tile_7_ce0">out, 1, ap_memory, input_tile_7, array</column>
<column name="input_tile_7_we0">out, 1, ap_memory, input_tile_7, array</column>
<column name="input_tile_7_d0">out, 32, ap_memory, input_tile_7, array</column>
<column name="input_tile_8_address0">out, 11, ap_memory, input_tile_8, array</column>
<column name="input_tile_8_ce0">out, 1, ap_memory, input_tile_8, array</column>
<column name="input_tile_8_we0">out, 1, ap_memory, input_tile_8, array</column>
<column name="input_tile_8_d0">out, 32, ap_memory, input_tile_8, array</column>
<column name="input_tile_9_address0">out, 11, ap_memory, input_tile_9, array</column>
<column name="input_tile_9_ce0">out, 1, ap_memory, input_tile_9, array</column>
<column name="input_tile_9_we0">out, 1, ap_memory, input_tile_9, array</column>
<column name="input_tile_9_d0">out, 32, ap_memory, input_tile_9, array</column>
<column name="input_tile_10_address0">out, 11, ap_memory, input_tile_10, array</column>
<column name="input_tile_10_ce0">out, 1, ap_memory, input_tile_10, array</column>
<column name="input_tile_10_we0">out, 1, ap_memory, input_tile_10, array</column>
<column name="input_tile_10_d0">out, 32, ap_memory, input_tile_10, array</column>
<column name="input_tile_11_address0">out, 11, ap_memory, input_tile_11, array</column>
<column name="input_tile_11_ce0">out, 1, ap_memory, input_tile_11, array</column>
<column name="input_tile_11_we0">out, 1, ap_memory, input_tile_11, array</column>
<column name="input_tile_11_d0">out, 32, ap_memory, input_tile_11, array</column>
<column name="input_tile_12_address0">out, 11, ap_memory, input_tile_12, array</column>
<column name="input_tile_12_ce0">out, 1, ap_memory, input_tile_12, array</column>
<column name="input_tile_12_we0">out, 1, ap_memory, input_tile_12, array</column>
<column name="input_tile_12_d0">out, 32, ap_memory, input_tile_12, array</column>
<column name="input_tile_13_address0">out, 11, ap_memory, input_tile_13, array</column>
<column name="input_tile_13_ce0">out, 1, ap_memory, input_tile_13, array</column>
<column name="input_tile_13_we0">out, 1, ap_memory, input_tile_13, array</column>
<column name="input_tile_13_d0">out, 32, ap_memory, input_tile_13, array</column>
<column name="input_tile_14_address0">out, 11, ap_memory, input_tile_14, array</column>
<column name="input_tile_14_ce0">out, 1, ap_memory, input_tile_14, array</column>
<column name="input_tile_14_we0">out, 1, ap_memory, input_tile_14, array</column>
<column name="input_tile_14_d0">out, 32, ap_memory, input_tile_14, array</column>
<column name="input_tile_15_address0">out, 11, ap_memory, input_tile_15, array</column>
<column name="input_tile_15_ce0">out, 1, ap_memory, input_tile_15, array</column>
<column name="input_tile_15_we0">out, 1, ap_memory, input_tile_15, array</column>
<column name="input_tile_15_d0">out, 32, ap_memory, input_tile_15, array</column>
<column name="input_tile_16_address0">out, 11, ap_memory, input_tile_16, array</column>
<column name="input_tile_16_ce0">out, 1, ap_memory, input_tile_16, array</column>
<column name="input_tile_16_we0">out, 1, ap_memory, input_tile_16, array</column>
<column name="input_tile_16_d0">out, 32, ap_memory, input_tile_16, array</column>
</table>
</item>
</section>
</profile>
