// Seed: 1539423827
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  assign module_2.type_6 = 0;
  wire id_6, id_7;
endmodule
module module_1 (
    input  wand  id_0,
    output tri1  id_1,
    input  tri1  id_2,
    input  uwire id_3,
    input  tri1  id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
endmodule : SymbolIdentifier
module module_2 (
    input wand id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    output supply0 id_5
    , id_11,
    output uwire id_6,
    input wor void id_7,
    input tri id_8,
    output supply0 id_9
);
  integer id_12, id_13;
  wand id_14 = id_0, id_15;
  assign id_5 = 1'd0;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_12,
      id_12
  );
endmodule
