#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 13 12:50:41 2019
# Process ID: 17484
# Current directory: C:/Users/ASUS/Desktop/CAD/CA1/CA1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6912 C:\Users\ASUS\Desktop\CAD\CA1\CA1\CA1.xpr
# Log file: C:/Users/ASUS/Desktop/CAD/CA1/CA1/vivado.log
# Journal file: C:/Users/ASUS/Desktop/CAD/CA1/CA1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VivaDo/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 695.121 ; gain = 88.164
update_compile_order -fileset sources_1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0 -dir c:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/ip
set_property -dict [list CONFIG.MultType {Parallel_Multiplier} CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {4} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {4} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {7} CONFIG.PipeStages {0}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs -jobs 4 mult_gen_0_synth_1
[Wed Nov 13 14:52:33 2019] Launched mult_gen_0_synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.runs/mult_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.ip_user_files -ipstatic_source_dir C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.cache/compile_simlib/questa} {riviera=C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS/Desktop/CAD/CA1/CA1/CA1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 15:21:25 2019...
