{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572983567396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572983567396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 13:52:47 2019 " "Processing started: Tue Nov 05 13:52:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572983567396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572983567396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trafficeylightesy -c traffic_light_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off trafficeylightesy -c traffic_light_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572983567396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572983568030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572983568030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/documents/embedded_systems/lab_11/source - traffic lights/traffic_light_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/student/documents/embedded_systems/lab_11/source - traffic lights/traffic_light_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_top " "Found entity 1: traffic_light_top" {  } { { "../traffic_light_top.v" "" { Text "C:/Users/Student/Documents/Embedded_Systems/Lab_11/Source - Traffic Lights/traffic_light_top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572983580433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572983580433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/documents/embedded_systems/lab_11/source - traffic lights/traffic_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/student/documents/embedded_systems/lab_11/source - traffic lights/traffic_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Traffic_controller " "Found entity 1: Traffic_controller" {  } { { "../Traffic_controller.v" "" { Text "C:/Users/Student/Documents/Embedded_Systems/Lab_11/Source - Traffic Lights/Traffic_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572983580433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572983580433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/documents/embedded_systems/lab_11/source - traffic lights/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/student/documents/embedded_systems/lab_11/source - traffic lights/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "../clkdiv.v" "" { Text "C:/Users/Student/Documents/Embedded_Systems/Lab_11/Source - Traffic Lights/clkdiv.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572983580441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572983580441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X traffic_light_top.v(34) " "Verilog HDL Implicit Net warning at traffic_light_top.v(34): created implicit net for \"X\"" {  } { { "../traffic_light_top.v" "" { Text "C:/Users/Student/Documents/Embedded_Systems/Lab_11/Source - Traffic Lights/traffic_light_top.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572983580441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light_top " "Elaborating entity \"traffic_light_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572983580489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X traffic_light_top.v(34) " "Verilog HDL or VHDL warning at traffic_light_top.v(34): object \"X\" assigned a value but never read" {  } { { "../traffic_light_top.v" "" { Text "C:/Users/Student/Documents/Embedded_Systems/Lab_11/Source - Traffic Lights/traffic_light_top.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572983580489 "|traffic_light_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:U1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:U1\"" {  } { { "../traffic_light_top.v" "U1" { Text "C:/Users/Student/Documents/Embedded_Systems/Lab_11/Source - Traffic Lights/traffic_light_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572983580513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Traffic_controller Traffic_controller:U2 " "Elaborating entity \"Traffic_controller\" for hierarchy \"Traffic_controller:U2\"" {  } { { "../traffic_light_top.v" "U2" { Text "C:/Users/Student/Documents/Embedded_Systems/Lab_11/Source - Traffic Lights/traffic_light_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572983580537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572983581189 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572983581522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572983581741 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572983581741 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn1 " "No output dependent on input pin \"btn1\"" {  } { { "../traffic_light_top.v" "" { Text "C:/Users/Student/Documents/Embedded_Systems/Lab_11/Source - Traffic Lights/traffic_light_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572983581944 "|traffic_light_top|btn1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572983581944 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572983581944 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572983581944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572983581944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572983581944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572983581991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 13:53:01 2019 " "Processing ended: Tue Nov 05 13:53:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572983581991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572983581991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572983581991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572983581991 ""}
