#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 20 21:23:37 2019
# Process ID: 6192
# Current directory: C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/xilinxprj/RISCV.runs/synth_1
# Command line: vivado.exe -log singleCycCompTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source singleCycCompTop.tcl
# Log file: C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/xilinxprj/RISCV.runs/synth_1/singleCycCompTop.vds
# Journal file: C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/xilinxprj/RISCV.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source singleCycCompTop.tcl -notrace
Command: synth_design -top singleCycCompTop -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14520 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 335.398 ; gain = 99.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'singleCycCompTop' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompTop.vhd:84]
INFO: [Synth 8-3491] module 'singleShot' declared at 'C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleShot.vhd:24' bound to instance 'singleShotStep_i' of component 'singleShot' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompTop.vhd:98]
INFO: [Synth 8-638] synthesizing module 'singleShot' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleShot.vhd:33]
INFO: [Synth 8-226] default block is never used [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleShot.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'singleShot' (1#1) [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleShot.vhd:33]
INFO: [Synth 8-3491] module 'singleCycCompAndMem' declared at 'C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompAndMem.vhd:14' bound to instance 'singleCycCompAndMem_i' of component 'singleCycCompAndMem' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompTop.vhd:117]
INFO: [Synth 8-638] synthesizing module 'singleCycCompAndMem' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompAndMem.vhd:57]
INFO: [Synth 8-3491] module 'dualPortRegBlk128x32WithLoad' declared at 'C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/dualPortRegBlk128x32WithLoad.vhd:44' bound to instance 'instrMemArray_i' of component 'dualPortRegBlk128x32WithLoad' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompAndMem.vhd:92]
INFO: [Synth 8-638] synthesizing module 'dualPortRegBlk128x32WithLoad' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/dualPortRegBlk128x32WithLoad.vhd:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'XX_add_reg' and it is trimmed from '10' to '7' bits. [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/dualPortRegBlk128x32WithLoad.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'dualPortRegBlk128x32WithLoad' (2#1) [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/dualPortRegBlk128x32WithLoad.vhd:66]
INFO: [Synth 8-3491] module 'riscV_mainMem' declared at 'C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/riscV_mainMem.vhd:30' bound to instance 'mainMemory_i' of component 'riscV_mainMem' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompAndMem.vhd:123]
INFO: [Synth 8-638] synthesizing module 'riscV_mainMem' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/riscV_mainMem.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'riscV_mainMem' (3#1) [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/riscV_mainMem.vhd:45]
INFO: [Synth 8-3491] module 'RISCV_Top' declared at 'C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_Top.vhd:28' bound to instance 'RISCV_Top_i' of component 'RISCV_Top' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompAndMem.vhd:138]
INFO: [Synth 8-638] synthesizing module 'RISCV_Top' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_Top.vhd:54]
INFO: [Synth 8-3491] module 'RISCV_IF' declared at 'C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_IF.vhd:18' bound to instance 'RISCV_IF_i' of component 'RISCV_IF' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_Top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'RISCV_IF' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_IF.vhd:29]
WARNING: [Synth 8-614] signal 'mem_busy' is read in the process but is not in the sensitivity list [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_IF.vhd:40]
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_IF.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'RISCV_IF' (4#1) [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_IF.vhd:29]
INFO: [Synth 8-3491] module 'RISCV_ID' declared at 'C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_ID.vhd:18' bound to instance 'RISCV_ID_i' of component 'RISCV_ID' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_Top.vhd:106]
INFO: [Synth 8-638] synthesizing module 'RISCV_ID' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_ID.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RISCV_ID' (5#1) [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_ID.vhd:30]
INFO: [Synth 8-3491] module 'RISCV_EX' declared at 'C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_EX.vhd:19' bound to instance 'RISCV_EX_i' of component 'RISCV_EX' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_Top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'RISCV_EX' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_EX.vhd:33]
INFO: [Synth 8-226] default block is never used [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_EX.vhd:58]
INFO: [Synth 8-226] default block is never used [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_EX.vhd:107]
INFO: [Synth 8-226] default block is never used [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_EX.vhd:173]
INFO: [Synth 8-226] default block is never used [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_EX.vhd:183]
INFO: [Synth 8-226] default block is never used [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_EX.vhd:185]
INFO: [Synth 8-226] default block is never used [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_EX.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'RISCV_EX' (6#1) [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_EX.vhd:33]
INFO: [Synth 8-3491] module 'RISCV_MEM' declared at 'C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_MEM.vhd:18' bound to instance 'RISCV_MEM_i' of component 'RISCV_MEM' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_Top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'RISCV_MEM' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_MEM.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'RISCV_MEM' (7#1) [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_MEM.vhd:31]
INFO: [Synth 8-3491] module 'RISCV_WB' declared at 'C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_WB.vhd:18' bound to instance 'RISCV_WB_i' of component 'RISCV_WB' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_Top.vhd:145]
INFO: [Synth 8-638] synthesizing module 'RISCV_WB' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_WB.vhd:28]
INFO: [Synth 8-226] default block is never used [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_WB.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'RISCV_WB' (8#1) [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_WB.vhd:28]
INFO: [Synth 8-3491] module 'RISCV_RegBank' declared at 'C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_RegBank.vhd:18' bound to instance 'RISCV_RegBank_i' of component 'RISCV_RegBank' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_Top.vhd:155]
INFO: [Synth 8-638] synthesizing module 'RISCV_RegBank' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_RegBank.vhd:33]
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_RegBank.vhd:42]
WARNING: [Synth 8-614] signal 'int_reg_bank' is read in the process but is not in the sensitivity list [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_RegBank.vhd:51]
WARNING: [Synth 8-614] signal 'int_reg_bank' is read in the process but is not in the sensitivity list [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_RegBank.vhd:60]
WARNING: [Synth 8-614] signal 'int_reg_bank' is read in the process but is not in the sensitivity list [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_RegBank.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'RISCV_RegBank' (9#1) [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_RegBank.vhd:33]
INFO: [Synth 8-3491] module 'breakFunction' declared at 'C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/breakFunction.vhd:64' bound to instance 'breakFunction_i' of component 'breakFunction' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_Top.vhd:170]
INFO: [Synth 8-638] synthesizing module 'breakFunction' [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/breakFunction.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'breakFunction' (10#1) [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/breakFunction.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'RISCV_Top' (11#1) [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/RISCV_Top.vhd:54]
WARNING: [Synth 8-3848] Net PCVec in module/entity singleCycCompAndMem does not have driver. [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompAndMem.vhd:20]
WARNING: [Synth 8-3848] Net hostCtrlDataAndStackMem_DatOut in module/entity singleCycCompAndMem does not have driver. [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompAndMem.vhd:38]
WARNING: [Synth 8-3848] Net hostCtrlDataAndStackMem_DatArrayOut in module/entity singleCycCompAndMem does not have driver. [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompAndMem.vhd:39]
WARNING: [Synth 8-3848] Net periphAdd in module/entity singleCycCompAndMem does not have driver. [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompAndMem.vhd:49]
WARNING: [Synth 8-3848] Net periphIn in module/entity singleCycCompAndMem does not have driver. [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompAndMem.vhd:50]
WARNING: [Synth 8-3848] Net periphWr in module/entity singleCycCompAndMem does not have driver. [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompAndMem.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'singleCycCompAndMem' (12#1) [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompAndMem.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'singleCycCompTop' (13#1) [C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/HDLmodel/singleCycCompTop.vhd:84]
WARNING: [Synth 8-3331] design breakFunction has unconnected port clk
WARNING: [Synth 8-3331] design breakFunction has unconnected port rst
WARNING: [Synth 8-3331] design breakFunction has unconnected port clrAllBreakpoints
WARNING: [Synth 8-3331] design breakFunction has unconnected port enableBreakpoints
WARNING: [Synth 8-3331] design breakFunction has unconnected port clrBreakEvent
WARNING: [Synth 8-3331] design breakFunction has unconnected port PC[11]
WARNING: [Synth 8-3331] design breakFunction has unconnected port PC[10]
WARNING: [Synth 8-3331] design breakFunction has unconnected port PC[9]
WARNING: [Synth 8-3331] design breakFunction has unconnected port PC[8]
WARNING: [Synth 8-3331] design breakFunction has unconnected port PC[7]
WARNING: [Synth 8-3331] design breakFunction has unconnected port PC[6]
WARNING: [Synth 8-3331] design breakFunction has unconnected port PC[5]
WARNING: [Synth 8-3331] design breakFunction has unconnected port PC[4]
WARNING: [Synth 8-3331] design breakFunction has unconnected port PC[3]
WARNING: [Synth 8-3331] design breakFunction has unconnected port PC[2]
WARNING: [Synth 8-3331] design breakFunction has unconnected port PC[1]
WARNING: [Synth 8-3331] design breakFunction has unconnected port PC[0]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][31]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][30]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][29]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][28]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][27]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][26]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][25]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][24]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][23]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][22]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][21]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][20]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][19]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][18]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][17]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][16]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][15]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][14]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][13]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][12]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][11]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][10]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][9]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][8]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][7]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][6]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][5]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][4]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][3]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][2]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][1]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[31][0]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][31]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][30]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][29]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][28]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][27]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][26]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][25]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][24]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][23]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][22]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][21]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][20]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][19]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][18]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][17]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][16]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][15]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][14]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][13]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][12]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][11]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][10]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][9]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][8]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][7]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][6]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][5]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][4]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][3]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][2]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][1]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[30][0]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][31]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][30]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][29]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][28]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][27]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][26]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][25]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][24]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][23]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][22]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][21]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][20]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][19]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][18]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][17]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][16]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][15]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][14]
WARNING: [Synth 8-3331] design breakFunction has unconnected port R[29][13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 414.551 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 414.551 ; gain = 178.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 414.551 ; gain = 178.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5546] ROM "XX_NS_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "XX_NS_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "mem_size" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 494.570 ; gain = 258.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 290   
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 426   
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module singleShot 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dualPortRegBlk128x32WithLoad 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 128   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 258   
Module riscV_mainMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 129   
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 132   
Module RISCV_IF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module RISCV_ID 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
Module RISCV_EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module RISCV_MEM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module RISCV_WB 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module RISCV_RegBank 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module singleCycCompAndMem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][31]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][30]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][29]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][28]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][27]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][26]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][25]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][24]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][23]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][22]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][21]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][20]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][19]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][18]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][17]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][16]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][15]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][14]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][13]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][12]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][11]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][10]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][9]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][8]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][7]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][6]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][5]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][4]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][3]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][2]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][1]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (singleCycCompAndMem_i/RISCV_Top_i/RISCV_RegBank_i/int_reg_bank_reg[0][0]) is unused and will be removed from module singleCycCompTop.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][31]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][30]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][29]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][28]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][27]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][26]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][25]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][24]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][23]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][22]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][21]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][20]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][19]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][18]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][17]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][16]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][15]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][14]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][13]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][12]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][11]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][10]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][9]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][8]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][7]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][6]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][5]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][4]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][3]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][2]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][1]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[111][0]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][31]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][30]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][29]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][28]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][27]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][26]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][25]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][24]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][23]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][22]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][21]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][20]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][19]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][18]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][17]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][16]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][15]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][14]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][13]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][12]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][11]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][10]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][9]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][8]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][7]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][6]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][5]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][4]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][3]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][2]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][1]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[110][0]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[109][31]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[109][30]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[109][29]) is unused and will be removed from module riscV_mainMem.
WARNING: [Synth 8-3332] Sequential element (XX_memReg_reg[109][28]) is unused and will be removed from module riscV_mainMem.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:07 ; elapsed = 00:03:07 . Memory (MB): peak = 770.184 ; gain = 534.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:08 ; elapsed = 00:04:09 . Memory (MB): peak = 770.184 ; gain = 534.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:37 ; elapsed = 00:04:38 . Memory (MB): peak = 770.184 ; gain = 534.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:39 ; elapsed = 00:04:40 . Memory (MB): peak = 770.184 ; gain = 534.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:39 ; elapsed = 00:04:40 . Memory (MB): peak = 770.184 ; gain = 534.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:39 ; elapsed = 00:04:40 . Memory (MB): peak = 770.184 ; gain = 534.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:39 ; elapsed = 00:04:40 . Memory (MB): peak = 770.184 ; gain = 534.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:40 ; elapsed = 00:04:41 . Memory (MB): peak = 770.184 ; gain = 534.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:40 ; elapsed = 00:04:41 . Memory (MB): peak = 770.184 ; gain = 534.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    42|
|3     |LUT1   |    33|
|4     |LUT2   |   151|
|5     |LUT3   |   153|
|6     |LUT4   |   327|
|7     |LUT5   |   358|
|8     |LUT6   |  3696|
|9     |MUXF7  |  1446|
|10    |MUXF8  |   609|
|11    |FDCE   |  2126|
|12    |FDRE   |  4098|
|13    |IBUF   |   113|
|14    |OBUF   |    66|
|15    |OBUFT  |   609|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+-----------------------------+------+
|      |Instance                |Module                       |Cells |
+------+------------------------+-----------------------------+------+
|1     |top                     |                             | 13828|
|2     |  singleCycCompAndMem_i |singleCycCompAndMem          | 13036|
|3     |    RISCV_Top_i         |RISCV_Top                    |  2180|
|4     |      RISCV_EX_i        |RISCV_EX                     |    20|
|5     |      RISCV_IF_i        |RISCV_IF                     |   245|
|6     |      RISCV_RegBank_i   |RISCV_RegBank                |  1915|
|7     |    instrMemArray_i     |dualPortRegBlk128x32WithLoad |  9074|
|8     |    mainMemory_i        |riscV_mainMem                |  1782|
|9     |  singleShotStep_i      |singleShot                   |     3|
+------+------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:40 ; elapsed = 00:04:41 . Memory (MB): peak = 770.184 ; gain = 534.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5779 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:40 ; elapsed = 00:04:41 . Memory (MB): peak = 770.184 ; gain = 534.566
Synthesis Optimization Complete : Time (s): cpu = 00:04:40 ; elapsed = 00:04:41 . Memory (MB): peak = 770.184 ; gain = 534.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 213 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:47 ; elapsed = 00:04:50 . Memory (MB): peak = 770.184 ; gain = 547.500
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/f7/vicilab/sample_projects/applications/RISCV_Top/vhdl/xilinxprj/RISCV.runs/synth_1/singleCycCompTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file singleCycCompTop_utilization_synth.rpt -pb singleCycCompTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 770.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 20 21:28:35 2019...
