
G474VET6_SPI_TRY1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007208  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  080073e8  080073e8  000083e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800756c  0800756c  0000905c  2**0
                  CONTENTS
  4 .ARM          00000008  0800756c  0800756c  0000856c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007574  08007574  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007574  08007574  00008574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007578  08007578  00008578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800757c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003fc  2000005c  080075d8  0000905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000458  080075d8  00009458  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d1e  00000000  00000000  0000908c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002817  00000000  00000000  0001ddaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001290  00000000  00000000  000205c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e90  00000000  00000000  00021858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002586  00000000  00000000  000226e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d82  00000000  00000000  00024c6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fdff2  00000000  00000000  0003a9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001389e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005680  00000000  00000000  00138a28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0013e0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	080073d0 	.word	0x080073d0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	080073d0 	.word	0x080073d0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b96a 	b.w	80005bc <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	460c      	mov	r4, r1
 8000308:	2b00      	cmp	r3, #0
 800030a:	d14e      	bne.n	80003aa <__udivmoddi4+0xaa>
 800030c:	4694      	mov	ip, r2
 800030e:	458c      	cmp	ip, r1
 8000310:	4686      	mov	lr, r0
 8000312:	fab2 f282 	clz	r2, r2
 8000316:	d962      	bls.n	80003de <__udivmoddi4+0xde>
 8000318:	b14a      	cbz	r2, 800032e <__udivmoddi4+0x2e>
 800031a:	f1c2 0320 	rsb	r3, r2, #32
 800031e:	4091      	lsls	r1, r2
 8000320:	fa20 f303 	lsr.w	r3, r0, r3
 8000324:	fa0c fc02 	lsl.w	ip, ip, r2
 8000328:	4319      	orrs	r1, r3
 800032a:	fa00 fe02 	lsl.w	lr, r0, r2
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f f68c 	uxth.w	r6, ip
 8000336:	fbb1 f4f7 	udiv	r4, r1, r7
 800033a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800033e:	fb07 1114 	mls	r1, r7, r4, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb04 f106 	mul.w	r1, r4, r6
 800034a:	4299      	cmp	r1, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x64>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f104 30ff 	add.w	r0, r4, #4294967295
 8000356:	f080 8112 	bcs.w	800057e <__udivmoddi4+0x27e>
 800035a:	4299      	cmp	r1, r3
 800035c:	f240 810f 	bls.w	800057e <__udivmoddi4+0x27e>
 8000360:	3c02      	subs	r4, #2
 8000362:	4463      	add	r3, ip
 8000364:	1a59      	subs	r1, r3, r1
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb1 f0f7 	udiv	r0, r1, r7
 800036e:	fb07 1110 	mls	r1, r7, r0, r1
 8000372:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000376:	fb00 f606 	mul.w	r6, r0, r6
 800037a:	429e      	cmp	r6, r3
 800037c:	d90a      	bls.n	8000394 <__udivmoddi4+0x94>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 31ff 	add.w	r1, r0, #4294967295
 8000386:	f080 80fc 	bcs.w	8000582 <__udivmoddi4+0x282>
 800038a:	429e      	cmp	r6, r3
 800038c:	f240 80f9 	bls.w	8000582 <__udivmoddi4+0x282>
 8000390:	4463      	add	r3, ip
 8000392:	3802      	subs	r0, #2
 8000394:	1b9b      	subs	r3, r3, r6
 8000396:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800039a:	2100      	movs	r1, #0
 800039c:	b11d      	cbz	r5, 80003a6 <__udivmoddi4+0xa6>
 800039e:	40d3      	lsrs	r3, r2
 80003a0:	2200      	movs	r2, #0
 80003a2:	e9c5 3200 	strd	r3, r2, [r5]
 80003a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d905      	bls.n	80003ba <__udivmoddi4+0xba>
 80003ae:	b10d      	cbz	r5, 80003b4 <__udivmoddi4+0xb4>
 80003b0:	e9c5 0100 	strd	r0, r1, [r5]
 80003b4:	2100      	movs	r1, #0
 80003b6:	4608      	mov	r0, r1
 80003b8:	e7f5      	b.n	80003a6 <__udivmoddi4+0xa6>
 80003ba:	fab3 f183 	clz	r1, r3
 80003be:	2900      	cmp	r1, #0
 80003c0:	d146      	bne.n	8000450 <__udivmoddi4+0x150>
 80003c2:	42a3      	cmp	r3, r4
 80003c4:	d302      	bcc.n	80003cc <__udivmoddi4+0xcc>
 80003c6:	4290      	cmp	r0, r2
 80003c8:	f0c0 80f0 	bcc.w	80005ac <__udivmoddi4+0x2ac>
 80003cc:	1a86      	subs	r6, r0, r2
 80003ce:	eb64 0303 	sbc.w	r3, r4, r3
 80003d2:	2001      	movs	r0, #1
 80003d4:	2d00      	cmp	r5, #0
 80003d6:	d0e6      	beq.n	80003a6 <__udivmoddi4+0xa6>
 80003d8:	e9c5 6300 	strd	r6, r3, [r5]
 80003dc:	e7e3      	b.n	80003a6 <__udivmoddi4+0xa6>
 80003de:	2a00      	cmp	r2, #0
 80003e0:	f040 8090 	bne.w	8000504 <__udivmoddi4+0x204>
 80003e4:	eba1 040c 	sub.w	r4, r1, ip
 80003e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ec:	fa1f f78c 	uxth.w	r7, ip
 80003f0:	2101      	movs	r1, #1
 80003f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fa:	fb08 4416 	mls	r4, r8, r6, r4
 80003fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000402:	fb07 f006 	mul.w	r0, r7, r6
 8000406:	4298      	cmp	r0, r3
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x11c>
 800040a:	eb1c 0303 	adds.w	r3, ip, r3
 800040e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x11a>
 8000414:	4298      	cmp	r0, r3
 8000416:	f200 80cd 	bhi.w	80005b4 <__udivmoddi4+0x2b4>
 800041a:	4626      	mov	r6, r4
 800041c:	1a1c      	subs	r4, r3, r0
 800041e:	fa1f f38e 	uxth.w	r3, lr
 8000422:	fbb4 f0f8 	udiv	r0, r4, r8
 8000426:	fb08 4410 	mls	r4, r8, r0, r4
 800042a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800042e:	fb00 f707 	mul.w	r7, r0, r7
 8000432:	429f      	cmp	r7, r3
 8000434:	d908      	bls.n	8000448 <__udivmoddi4+0x148>
 8000436:	eb1c 0303 	adds.w	r3, ip, r3
 800043a:	f100 34ff 	add.w	r4, r0, #4294967295
 800043e:	d202      	bcs.n	8000446 <__udivmoddi4+0x146>
 8000440:	429f      	cmp	r7, r3
 8000442:	f200 80b0 	bhi.w	80005a6 <__udivmoddi4+0x2a6>
 8000446:	4620      	mov	r0, r4
 8000448:	1bdb      	subs	r3, r3, r7
 800044a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800044e:	e7a5      	b.n	800039c <__udivmoddi4+0x9c>
 8000450:	f1c1 0620 	rsb	r6, r1, #32
 8000454:	408b      	lsls	r3, r1
 8000456:	fa22 f706 	lsr.w	r7, r2, r6
 800045a:	431f      	orrs	r7, r3
 800045c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000460:	fa04 f301 	lsl.w	r3, r4, r1
 8000464:	ea43 030c 	orr.w	r3, r3, ip
 8000468:	40f4      	lsrs	r4, r6
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	0c38      	lsrs	r0, r7, #16
 8000470:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000474:	fbb4 fef0 	udiv	lr, r4, r0
 8000478:	fa1f fc87 	uxth.w	ip, r7
 800047c:	fb00 441e 	mls	r4, r0, lr, r4
 8000480:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000484:	fb0e f90c 	mul.w	r9, lr, ip
 8000488:	45a1      	cmp	r9, r4
 800048a:	fa02 f201 	lsl.w	r2, r2, r1
 800048e:	d90a      	bls.n	80004a6 <__udivmoddi4+0x1a6>
 8000490:	193c      	adds	r4, r7, r4
 8000492:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000496:	f080 8084 	bcs.w	80005a2 <__udivmoddi4+0x2a2>
 800049a:	45a1      	cmp	r9, r4
 800049c:	f240 8081 	bls.w	80005a2 <__udivmoddi4+0x2a2>
 80004a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004a4:	443c      	add	r4, r7
 80004a6:	eba4 0409 	sub.w	r4, r4, r9
 80004aa:	fa1f f983 	uxth.w	r9, r3
 80004ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80004b2:	fb00 4413 	mls	r4, r0, r3, r4
 80004b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80004be:	45a4      	cmp	ip, r4
 80004c0:	d907      	bls.n	80004d2 <__udivmoddi4+0x1d2>
 80004c2:	193c      	adds	r4, r7, r4
 80004c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004c8:	d267      	bcs.n	800059a <__udivmoddi4+0x29a>
 80004ca:	45a4      	cmp	ip, r4
 80004cc:	d965      	bls.n	800059a <__udivmoddi4+0x29a>
 80004ce:	3b02      	subs	r3, #2
 80004d0:	443c      	add	r4, r7
 80004d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004d6:	fba0 9302 	umull	r9, r3, r0, r2
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	429c      	cmp	r4, r3
 80004e0:	46ce      	mov	lr, r9
 80004e2:	469c      	mov	ip, r3
 80004e4:	d351      	bcc.n	800058a <__udivmoddi4+0x28a>
 80004e6:	d04e      	beq.n	8000586 <__udivmoddi4+0x286>
 80004e8:	b155      	cbz	r5, 8000500 <__udivmoddi4+0x200>
 80004ea:	ebb8 030e 	subs.w	r3, r8, lr
 80004ee:	eb64 040c 	sbc.w	r4, r4, ip
 80004f2:	fa04 f606 	lsl.w	r6, r4, r6
 80004f6:	40cb      	lsrs	r3, r1
 80004f8:	431e      	orrs	r6, r3
 80004fa:	40cc      	lsrs	r4, r1
 80004fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000500:	2100      	movs	r1, #0
 8000502:	e750      	b.n	80003a6 <__udivmoddi4+0xa6>
 8000504:	f1c2 0320 	rsb	r3, r2, #32
 8000508:	fa20 f103 	lsr.w	r1, r0, r3
 800050c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000510:	fa24 f303 	lsr.w	r3, r4, r3
 8000514:	4094      	lsls	r4, r2
 8000516:	430c      	orrs	r4, r1
 8000518:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800051c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000520:	fa1f f78c 	uxth.w	r7, ip
 8000524:	fbb3 f0f8 	udiv	r0, r3, r8
 8000528:	fb08 3110 	mls	r1, r8, r0, r3
 800052c:	0c23      	lsrs	r3, r4, #16
 800052e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000532:	fb00 f107 	mul.w	r1, r0, r7
 8000536:	4299      	cmp	r1, r3
 8000538:	d908      	bls.n	800054c <__udivmoddi4+0x24c>
 800053a:	eb1c 0303 	adds.w	r3, ip, r3
 800053e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000542:	d22c      	bcs.n	800059e <__udivmoddi4+0x29e>
 8000544:	4299      	cmp	r1, r3
 8000546:	d92a      	bls.n	800059e <__udivmoddi4+0x29e>
 8000548:	3802      	subs	r0, #2
 800054a:	4463      	add	r3, ip
 800054c:	1a5b      	subs	r3, r3, r1
 800054e:	b2a4      	uxth	r4, r4
 8000550:	fbb3 f1f8 	udiv	r1, r3, r8
 8000554:	fb08 3311 	mls	r3, r8, r1, r3
 8000558:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800055c:	fb01 f307 	mul.w	r3, r1, r7
 8000560:	42a3      	cmp	r3, r4
 8000562:	d908      	bls.n	8000576 <__udivmoddi4+0x276>
 8000564:	eb1c 0404 	adds.w	r4, ip, r4
 8000568:	f101 36ff 	add.w	r6, r1, #4294967295
 800056c:	d213      	bcs.n	8000596 <__udivmoddi4+0x296>
 800056e:	42a3      	cmp	r3, r4
 8000570:	d911      	bls.n	8000596 <__udivmoddi4+0x296>
 8000572:	3902      	subs	r1, #2
 8000574:	4464      	add	r4, ip
 8000576:	1ae4      	subs	r4, r4, r3
 8000578:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800057c:	e739      	b.n	80003f2 <__udivmoddi4+0xf2>
 800057e:	4604      	mov	r4, r0
 8000580:	e6f0      	b.n	8000364 <__udivmoddi4+0x64>
 8000582:	4608      	mov	r0, r1
 8000584:	e706      	b.n	8000394 <__udivmoddi4+0x94>
 8000586:	45c8      	cmp	r8, r9
 8000588:	d2ae      	bcs.n	80004e8 <__udivmoddi4+0x1e8>
 800058a:	ebb9 0e02 	subs.w	lr, r9, r2
 800058e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000592:	3801      	subs	r0, #1
 8000594:	e7a8      	b.n	80004e8 <__udivmoddi4+0x1e8>
 8000596:	4631      	mov	r1, r6
 8000598:	e7ed      	b.n	8000576 <__udivmoddi4+0x276>
 800059a:	4603      	mov	r3, r0
 800059c:	e799      	b.n	80004d2 <__udivmoddi4+0x1d2>
 800059e:	4630      	mov	r0, r6
 80005a0:	e7d4      	b.n	800054c <__udivmoddi4+0x24c>
 80005a2:	46d6      	mov	lr, sl
 80005a4:	e77f      	b.n	80004a6 <__udivmoddi4+0x1a6>
 80005a6:	4463      	add	r3, ip
 80005a8:	3802      	subs	r0, #2
 80005aa:	e74d      	b.n	8000448 <__udivmoddi4+0x148>
 80005ac:	4606      	mov	r6, r0
 80005ae:	4623      	mov	r3, r4
 80005b0:	4608      	mov	r0, r1
 80005b2:	e70f      	b.n	80003d4 <__udivmoddi4+0xd4>
 80005b4:	3e02      	subs	r6, #2
 80005b6:	4463      	add	r3, ip
 80005b8:	e730      	b.n	800041c <__udivmoddi4+0x11c>
 80005ba:	bf00      	nop

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c4:	f000 ff59 	bl	800147a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c8:	f000 f816 	bl	80005f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005cc:	f000 fab0 	bl	8000b30 <MX_GPIO_Init>
  MX_SPI1_Init();
 80005d0:	f000 f85e 	bl	8000690 <MX_SPI1_Init>
  MX_UART5_Init();
 80005d4:	f000 fa60 	bl	8000a98 <MX_UART5_Init>
  MX_UART4_Init();
 80005d8:	f000 fa12 	bl	8000a00 <MX_UART4_Init>
  MX_TIM1_Init();
 80005dc:	f000 f890 	bl	8000700 <MX_TIM1_Init>
  MX_TIM3_Init();
 80005e0:	f000 f962 	bl	80008a8 <MX_TIM3_Init>
  MX_TIM4_Init();
 80005e4:	f000 f9b6 	bl	8000954 <MX_TIM4_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

HAL_Delay(3500);
 80005e8:	f640 50ac 	movw	r0, #3500	@ 0xdac
 80005ec:	f000 ffb6 	bl	800155c <HAL_Delay>
//HAL_UART_Transmit_IT(&huart5, (uint8_t *)"MAGNET#4#$", 10);
fill_the_buffer();
 80005f0:	f000 fb40 	bl	8000c74 <fill_the_buffer>




  while (1)
 80005f4:	bf00      	nop
 80005f6:	e7fd      	b.n	80005f4 <main+0x34>

080005f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b094      	sub	sp, #80	@ 0x50
 80005fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fe:	f107 0318 	add.w	r3, r7, #24
 8000602:	2238      	movs	r2, #56	@ 0x38
 8000604:	2100      	movs	r1, #0
 8000606:	4618      	mov	r0, r3
 8000608:	f006 f8c2 	bl	8006790 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800060c:	1d3b      	adds	r3, r7, #4
 800060e:	2200      	movs	r2, #0
 8000610:	601a      	str	r2, [r3, #0]
 8000612:	605a      	str	r2, [r3, #4]
 8000614:	609a      	str	r2, [r3, #8]
 8000616:	60da      	str	r2, [r3, #12]
 8000618:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800061a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800061e:	f001 fb41 	bl	8001ca4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000622:	2302      	movs	r3, #2
 8000624:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000626:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800062a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800062c:	2340      	movs	r3, #64	@ 0x40
 800062e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000630:	2302      	movs	r3, #2
 8000632:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000634:	2302      	movs	r3, #2
 8000636:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000638:	2301      	movs	r3, #1
 800063a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 800063c:	2308      	movs	r3, #8
 800063e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000640:	2302      	movs	r3, #2
 8000642:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000644:	2302      	movs	r3, #2
 8000646:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000648:	2302      	movs	r3, #2
 800064a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064c:	f107 0318 	add.w	r3, r7, #24
 8000650:	4618      	mov	r0, r3
 8000652:	f001 fbdb 	bl	8001e0c <HAL_RCC_OscConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <SystemClock_Config+0x68>
  {
    Error_Handler();
 800065c:	f000 fc20 	bl	8000ea0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000660:	230f      	movs	r3, #15
 8000662:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000664:	2303      	movs	r3, #3
 8000666:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8000668:	2390      	movs	r3, #144	@ 0x90
 800066a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800066c:	2300      	movs	r3, #0
 800066e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000670:	2300      	movs	r3, #0
 8000672:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	2100      	movs	r1, #0
 8000678:	4618      	mov	r0, r3
 800067a:	f001 fed9 	bl	8002430 <HAL_RCC_ClockConfig>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d001      	beq.n	8000688 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000684:	f000 fc0c 	bl	8000ea0 <Error_Handler>
  }
}
 8000688:	bf00      	nop
 800068a:	3750      	adds	r7, #80	@ 0x50
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}

08000690 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000694:	4b18      	ldr	r3, [pc, #96]	@ (80006f8 <MX_SPI1_Init+0x68>)
 8000696:	4a19      	ldr	r2, [pc, #100]	@ (80006fc <MX_SPI1_Init+0x6c>)
 8000698:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800069a:	4b17      	ldr	r3, [pc, #92]	@ (80006f8 <MX_SPI1_Init+0x68>)
 800069c:	2200      	movs	r2, #0
 800069e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006a0:	4b15      	ldr	r3, [pc, #84]	@ (80006f8 <MX_SPI1_Init+0x68>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006a6:	4b14      	ldr	r3, [pc, #80]	@ (80006f8 <MX_SPI1_Init+0x68>)
 80006a8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80006ac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006ae:	4b12      	ldr	r3, [pc, #72]	@ (80006f8 <MX_SPI1_Init+0x68>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006b4:	4b10      	ldr	r3, [pc, #64]	@ (80006f8 <MX_SPI1_Init+0x68>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80006ba:	4b0f      	ldr	r3, [pc, #60]	@ (80006f8 <MX_SPI1_Init+0x68>)
 80006bc:	2200      	movs	r2, #0
 80006be:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006c0:	4b0d      	ldr	r3, [pc, #52]	@ (80006f8 <MX_SPI1_Init+0x68>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006c6:	4b0c      	ldr	r3, [pc, #48]	@ (80006f8 <MX_SPI1_Init+0x68>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006cc:	4b0a      	ldr	r3, [pc, #40]	@ (80006f8 <MX_SPI1_Init+0x68>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80006d2:	4b09      	ldr	r3, [pc, #36]	@ (80006f8 <MX_SPI1_Init+0x68>)
 80006d4:	2207      	movs	r2, #7
 80006d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80006d8:	4b07      	ldr	r3, [pc, #28]	@ (80006f8 <MX_SPI1_Init+0x68>)
 80006da:	2200      	movs	r2, #0
 80006dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80006de:	4b06      	ldr	r3, [pc, #24]	@ (80006f8 <MX_SPI1_Init+0x68>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006e4:	4804      	ldr	r0, [pc, #16]	@ (80006f8 <MX_SPI1_Init+0x68>)
 80006e6:	f002 fb0d 	bl	8002d04 <HAL_SPI_Init>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80006f0:	f000 fbd6 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006f4:	bf00      	nop
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	20000098 	.word	0x20000098
 80006fc:	40013000 	.word	0x40013000

08000700 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b09c      	sub	sp, #112	@ 0x70
 8000704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000706:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	605a      	str	r2, [r3, #4]
 8000710:	609a      	str	r2, [r3, #8]
 8000712:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000714:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000718:	2200      	movs	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
 800071c:	605a      	str	r2, [r3, #4]
 800071e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000720:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	605a      	str	r2, [r3, #4]
 800072a:	609a      	str	r2, [r3, #8]
 800072c:	60da      	str	r2, [r3, #12]
 800072e:	611a      	str	r2, [r3, #16]
 8000730:	615a      	str	r2, [r3, #20]
 8000732:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	2234      	movs	r2, #52	@ 0x34
 8000738:	2100      	movs	r1, #0
 800073a:	4618      	mov	r0, r3
 800073c:	f006 f828 	bl	8006790 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000740:	4b57      	ldr	r3, [pc, #348]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 8000742:	4a58      	ldr	r2, [pc, #352]	@ (80008a4 <MX_TIM1_Init+0x1a4>)
 8000744:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000746:	4b56      	ldr	r3, [pc, #344]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 8000748:	2200      	movs	r2, #0
 800074a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800074c:	4b54      	ldr	r3, [pc, #336]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 399;
 8000752:	4b53      	ldr	r3, [pc, #332]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 8000754:	f240 128f 	movw	r2, #399	@ 0x18f
 8000758:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800075a:	4b51      	ldr	r3, [pc, #324]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 800075c:	2200      	movs	r2, #0
 800075e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000760:	4b4f      	ldr	r3, [pc, #316]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 8000762:	2200      	movs	r2, #0
 8000764:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000766:	4b4e      	ldr	r3, [pc, #312]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 8000768:	2200      	movs	r2, #0
 800076a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800076c:	484c      	ldr	r0, [pc, #304]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 800076e:	f003 f889 	bl	8003884 <HAL_TIM_Base_Init>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000778:	f000 fb92 	bl	8000ea0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800077c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000780:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000782:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000786:	4619      	mov	r1, r3
 8000788:	4845      	ldr	r0, [pc, #276]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 800078a:	f003 fddd 	bl	8004348 <HAL_TIM_ConfigClockSource>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000794:	f000 fb84 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000798:	4841      	ldr	r0, [pc, #260]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 800079a:	f003 f8ca 	bl	8003932 <HAL_TIM_PWM_Init>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80007a4:	f000 fb7c 	bl	8000ea0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007a8:	2300      	movs	r3, #0
 80007aa:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80007ac:	2300      	movs	r3, #0
 80007ae:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007b0:	2300      	movs	r3, #0
 80007b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007b4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80007b8:	4619      	mov	r1, r3
 80007ba:	4839      	ldr	r0, [pc, #228]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 80007bc:	f004 fbac 	bl	8004f18 <HAL_TIMEx_MasterConfigSynchronization>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80007c6:	f000 fb6b 	bl	8000ea0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007ca:	2360      	movs	r3, #96	@ 0x60
 80007cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007d2:	2300      	movs	r3, #0
 80007d4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007d6:	2300      	movs	r3, #0
 80007d8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007da:	2300      	movs	r3, #0
 80007dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007de:	2300      	movs	r3, #0
 80007e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007e2:	2300      	movs	r3, #0
 80007e4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007e6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80007ea:	2200      	movs	r2, #0
 80007ec:	4619      	mov	r1, r3
 80007ee:	482c      	ldr	r0, [pc, #176]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 80007f0:	f003 fc96 	bl	8004120 <HAL_TIM_PWM_ConfigChannel>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80007fa:	f000 fb51 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007fe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000802:	2204      	movs	r2, #4
 8000804:	4619      	mov	r1, r3
 8000806:	4826      	ldr	r0, [pc, #152]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 8000808:	f003 fc8a 	bl	8004120 <HAL_TIM_PWM_ConfigChannel>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8000812:	f000 fb45 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000816:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800081a:	2208      	movs	r2, #8
 800081c:	4619      	mov	r1, r3
 800081e:	4820      	ldr	r0, [pc, #128]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 8000820:	f003 fc7e 	bl	8004120 <HAL_TIM_PWM_ConfigChannel>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 800082a:	f000 fb39 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800082e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000832:	220c      	movs	r2, #12
 8000834:	4619      	mov	r1, r3
 8000836:	481a      	ldr	r0, [pc, #104]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 8000838:	f003 fc72 	bl	8004120 <HAL_TIM_PWM_ConfigChannel>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8000842:	f000 fb2d 	bl	8000ea0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000846:	2300      	movs	r3, #0
 8000848:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800084a:	2300      	movs	r3, #0
 800084c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800084e:	2300      	movs	r3, #0
 8000850:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000856:	2300      	movs	r3, #0
 8000858:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800085a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800085e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000860:	2300      	movs	r3, #0
 8000862:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000864:	2300      	movs	r3, #0
 8000866:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000868:	2300      	movs	r3, #0
 800086a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800086c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000870:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000872:	2300      	movs	r3, #0
 8000874:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000876:	2300      	movs	r3, #0
 8000878:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800087a:	2300      	movs	r3, #0
 800087c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800087e:	1d3b      	adds	r3, r7, #4
 8000880:	4619      	mov	r1, r3
 8000882:	4807      	ldr	r0, [pc, #28]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 8000884:	f004 fbde 	bl	8005044 <HAL_TIMEx_ConfigBreakDeadTime>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_TIM1_Init+0x192>
  {
    Error_Handler();
 800088e:	f000 fb07 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000892:	4803      	ldr	r0, [pc, #12]	@ (80008a0 <MX_TIM1_Init+0x1a0>)
 8000894:	f000 fc2e 	bl	80010f4 <HAL_TIM_MspPostInit>

}
 8000898:	bf00      	nop
 800089a:	3770      	adds	r7, #112	@ 0x70
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	200000fc 	.word	0x200000fc
 80008a4:	40012c00 	.word	0x40012c00

080008a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b08c      	sub	sp, #48	@ 0x30
 80008ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80008ae:	f107 030c 	add.w	r3, r7, #12
 80008b2:	2224      	movs	r2, #36	@ 0x24
 80008b4:	2100      	movs	r1, #0
 80008b6:	4618      	mov	r0, r3
 80008b8:	f005 ff6a 	bl	8006790 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008bc:	463b      	mov	r3, r7
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	605a      	str	r2, [r3, #4]
 80008c4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008c6:	4b21      	ldr	r3, [pc, #132]	@ (800094c <MX_TIM3_Init+0xa4>)
 80008c8:	4a21      	ldr	r2, [pc, #132]	@ (8000950 <MX_TIM3_Init+0xa8>)
 80008ca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80008cc:	4b1f      	ldr	r3, [pc, #124]	@ (800094c <MX_TIM3_Init+0xa4>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d2:	4b1e      	ldr	r3, [pc, #120]	@ (800094c <MX_TIM3_Init+0xa4>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80008d8:	4b1c      	ldr	r3, [pc, #112]	@ (800094c <MX_TIM3_Init+0xa4>)
 80008da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80008de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008e0:	4b1a      	ldr	r3, [pc, #104]	@ (800094c <MX_TIM3_Init+0xa4>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008e6:	4b19      	ldr	r3, [pc, #100]	@ (800094c <MX_TIM3_Init+0xa4>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80008ec:	2301      	movs	r3, #1
 80008ee:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80008f0:	2300      	movs	r3, #0
 80008f2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80008f4:	2301      	movs	r3, #1
 80008f6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80008f8:	2300      	movs	r3, #0
 80008fa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80008fc:	2300      	movs	r3, #0
 80008fe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000900:	2300      	movs	r3, #0
 8000902:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000904:	2301      	movs	r3, #1
 8000906:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000908:	2300      	movs	r3, #0
 800090a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800090c:	2300      	movs	r3, #0
 800090e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000910:	f107 030c 	add.w	r3, r7, #12
 8000914:	4619      	mov	r1, r3
 8000916:	480d      	ldr	r0, [pc, #52]	@ (800094c <MX_TIM3_Init+0xa4>)
 8000918:	f003 f97e 	bl	8003c18 <HAL_TIM_Encoder_Init>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000922:	f000 fabd 	bl	8000ea0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000926:	2300      	movs	r3, #0
 8000928:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800092a:	2300      	movs	r3, #0
 800092c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800092e:	463b      	mov	r3, r7
 8000930:	4619      	mov	r1, r3
 8000932:	4806      	ldr	r0, [pc, #24]	@ (800094c <MX_TIM3_Init+0xa4>)
 8000934:	f004 faf0 	bl	8004f18 <HAL_TIMEx_MasterConfigSynchronization>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800093e:	f000 faaf 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000942:	bf00      	nop
 8000944:	3730      	adds	r7, #48	@ 0x30
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	20000148 	.word	0x20000148
 8000950:	40000400 	.word	0x40000400

08000954 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b08c      	sub	sp, #48	@ 0x30
 8000958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800095a:	f107 030c 	add.w	r3, r7, #12
 800095e:	2224      	movs	r2, #36	@ 0x24
 8000960:	2100      	movs	r1, #0
 8000962:	4618      	mov	r0, r3
 8000964:	f005 ff14 	bl	8006790 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000968:	463b      	mov	r3, r7
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	605a      	str	r2, [r3, #4]
 8000970:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000972:	4b21      	ldr	r3, [pc, #132]	@ (80009f8 <MX_TIM4_Init+0xa4>)
 8000974:	4a21      	ldr	r2, [pc, #132]	@ (80009fc <MX_TIM4_Init+0xa8>)
 8000976:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000978:	4b1f      	ldr	r3, [pc, #124]	@ (80009f8 <MX_TIM4_Init+0xa4>)
 800097a:	2200      	movs	r2, #0
 800097c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800097e:	4b1e      	ldr	r3, [pc, #120]	@ (80009f8 <MX_TIM4_Init+0xa4>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000984:	4b1c      	ldr	r3, [pc, #112]	@ (80009f8 <MX_TIM4_Init+0xa4>)
 8000986:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800098a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800098c:	4b1a      	ldr	r3, [pc, #104]	@ (80009f8 <MX_TIM4_Init+0xa4>)
 800098e:	2200      	movs	r2, #0
 8000990:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000992:	4b19      	ldr	r3, [pc, #100]	@ (80009f8 <MX_TIM4_Init+0xa4>)
 8000994:	2280      	movs	r2, #128	@ 0x80
 8000996:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000998:	2301      	movs	r3, #1
 800099a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800099c:	2300      	movs	r3, #0
 800099e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80009a0:	2301      	movs	r3, #1
 80009a2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80009a4:	2300      	movs	r3, #0
 80009a6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80009a8:	2300      	movs	r3, #0
 80009aa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80009ac:	2300      	movs	r3, #0
 80009ae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80009b0:	2301      	movs	r3, #1
 80009b2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80009b4:	2300      	movs	r3, #0
 80009b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80009b8:	2300      	movs	r3, #0
 80009ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80009bc:	f107 030c 	add.w	r3, r7, #12
 80009c0:	4619      	mov	r1, r3
 80009c2:	480d      	ldr	r0, [pc, #52]	@ (80009f8 <MX_TIM4_Init+0xa4>)
 80009c4:	f003 f928 	bl	8003c18 <HAL_TIM_Encoder_Init>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80009ce:	f000 fa67 	bl	8000ea0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009d2:	2300      	movs	r3, #0
 80009d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009d6:	2300      	movs	r3, #0
 80009d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80009da:	463b      	mov	r3, r7
 80009dc:	4619      	mov	r1, r3
 80009de:	4806      	ldr	r0, [pc, #24]	@ (80009f8 <MX_TIM4_Init+0xa4>)
 80009e0:	f004 fa9a 	bl	8004f18 <HAL_TIMEx_MasterConfigSynchronization>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80009ea:	f000 fa59 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80009ee:	bf00      	nop
 80009f0:	3730      	adds	r7, #48	@ 0x30
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	20000194 	.word	0x20000194
 80009fc:	40000800 	.word	0x40000800

08000a00 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000a04:	4b22      	ldr	r3, [pc, #136]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a06:	4a23      	ldr	r2, [pc, #140]	@ (8000a94 <MX_UART4_Init+0x94>)
 8000a08:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000a0a:	4b21      	ldr	r3, [pc, #132]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a10:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000a12:	4b1f      	ldr	r3, [pc, #124]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000a18:	4b1d      	ldr	r3, [pc, #116]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000a1e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000a24:	4b1a      	ldr	r3, [pc, #104]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a26:	220c      	movs	r2, #12
 8000a28:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a2a:	4b19      	ldr	r3, [pc, #100]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a30:	4b17      	ldr	r3, [pc, #92]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a36:	4b16      	ldr	r3, [pc, #88]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a3c:	4b14      	ldr	r3, [pc, #80]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a42:	4b13      	ldr	r3, [pc, #76]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000a48:	4811      	ldr	r0, [pc, #68]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a4a:	f004 fbd5 	bl	80051f8 <HAL_UART_Init>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000a54:	f000 fa24 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a58:	2100      	movs	r1, #0
 8000a5a:	480d      	ldr	r0, [pc, #52]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a5c:	f005 fda1 	bl	80065a2 <HAL_UARTEx_SetTxFifoThreshold>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000a66:	f000 fa1b 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	4808      	ldr	r0, [pc, #32]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a6e:	f005 fdd6 	bl	800661e <HAL_UARTEx_SetRxFifoThreshold>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000a78:	f000 fa12 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000a7c:	4804      	ldr	r0, [pc, #16]	@ (8000a90 <MX_UART4_Init+0x90>)
 8000a7e:	f005 fd57 	bl	8006530 <HAL_UARTEx_DisableFifoMode>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000a88:	f000 fa0a 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	200001e0 	.word	0x200001e0
 8000a94:	40004c00 	.word	0x40004c00

08000a98 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000a9c:	4b22      	ldr	r3, [pc, #136]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000a9e:	4a23      	ldr	r2, [pc, #140]	@ (8000b2c <MX_UART5_Init+0x94>)
 8000aa0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000aa2:	4b21      	ldr	r3, [pc, #132]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000aa4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000aa8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000aaa:	4b1f      	ldr	r3, [pc, #124]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000ab0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000abc:	4b1a      	ldr	r3, [pc, #104]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000abe:	220c      	movs	r2, #12
 8000ac0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ac2:	4b19      	ldr	r3, [pc, #100]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ac8:	4b17      	ldr	r3, [pc, #92]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ace:	4b16      	ldr	r3, [pc, #88]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ad4:	4b14      	ldr	r3, [pc, #80]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ada:	4b13      	ldr	r3, [pc, #76]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000ae0:	4811      	ldr	r0, [pc, #68]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000ae2:	f004 fb89 	bl	80051f8 <HAL_UART_Init>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8000aec:	f000 f9d8 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000af0:	2100      	movs	r1, #0
 8000af2:	480d      	ldr	r0, [pc, #52]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000af4:	f005 fd55 	bl	80065a2 <HAL_UARTEx_SetTxFifoThreshold>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8000afe:	f000 f9cf 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b02:	2100      	movs	r1, #0
 8000b04:	4808      	ldr	r0, [pc, #32]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000b06:	f005 fd8a 	bl	800661e <HAL_UARTEx_SetRxFifoThreshold>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8000b10:	f000 f9c6 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8000b14:	4804      	ldr	r0, [pc, #16]	@ (8000b28 <MX_UART5_Init+0x90>)
 8000b16:	f005 fd0b 	bl	8006530 <HAL_UARTEx_DisableFifoMode>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8000b20:	f000 f9be 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000b24:	bf00      	nop
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	20000274 	.word	0x20000274
 8000b2c:	40005000 	.word	0x40005000

08000b30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b08c      	sub	sp, #48	@ 0x30
 8000b34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b36:	f107 031c 	add.w	r3, r7, #28
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]
 8000b3e:	605a      	str	r2, [r3, #4]
 8000b40:	609a      	str	r2, [r3, #8]
 8000b42:	60da      	str	r2, [r3, #12]
 8000b44:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b46:	4b48      	ldr	r3, [pc, #288]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4a:	4a47      	ldr	r2, [pc, #284]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000b4c:	f043 0310 	orr.w	r3, r3, #16
 8000b50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b52:	4b45      	ldr	r3, [pc, #276]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b56:	f003 0310 	and.w	r3, r3, #16
 8000b5a:	61bb      	str	r3, [r7, #24]
 8000b5c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b5e:	4b42      	ldr	r3, [pc, #264]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b62:	4a41      	ldr	r2, [pc, #260]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000b64:	f043 0320 	orr.w	r3, r3, #32
 8000b68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b6a:	4b3f      	ldr	r3, [pc, #252]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6e:	f003 0320 	and.w	r3, r3, #32
 8000b72:	617b      	str	r3, [r7, #20]
 8000b74:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b76:	4b3c      	ldr	r3, [pc, #240]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b7a:	4a3b      	ldr	r2, [pc, #236]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000b7c:	f043 0304 	orr.w	r3, r3, #4
 8000b80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b82:	4b39      	ldr	r3, [pc, #228]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b86:	f003 0304 	and.w	r3, r3, #4
 8000b8a:	613b      	str	r3, [r7, #16]
 8000b8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8e:	4b36      	ldr	r3, [pc, #216]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b92:	4a35      	ldr	r2, [pc, #212]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b9a:	4b33      	ldr	r3, [pc, #204]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ba6:	4b30      	ldr	r3, [pc, #192]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000baa:	4a2f      	ldr	r2, [pc, #188]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000bac:	f043 0308 	orr.w	r3, r3, #8
 8000bb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bb2:	4b2d      	ldr	r3, [pc, #180]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb6:	f003 0308 	and.w	r3, r3, #8
 8000bba:	60bb      	str	r3, [r7, #8]
 8000bbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bbe:	4b2a      	ldr	r3, [pc, #168]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bc2:	4a29      	ldr	r2, [pc, #164]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000bc4:	f043 0302 	orr.w	r3, r3, #2
 8000bc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bca:	4b27      	ldr	r3, [pc, #156]	@ (8000c68 <MX_GPIO_Init+0x138>)
 8000bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bce:	f003 0302 	and.w	r3, r3, #2
 8000bd2:	607b      	str	r3, [r7, #4]
 8000bd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2170      	movs	r1, #112	@ 0x70
 8000bda:	4824      	ldr	r0, [pc, #144]	@ (8000c6c <MX_GPIO_Init+0x13c>)
 8000bdc:	f001 f84a 	bl	8001c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000be0:	2201      	movs	r2, #1
 8000be2:	2108      	movs	r1, #8
 8000be4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000be8:	f001 f844 	bl	8001c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 8000bec:	2201      	movs	r2, #1
 8000bee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000bf2:	481e      	ldr	r0, [pc, #120]	@ (8000c6c <MX_GPIO_Init+0x13c>)
 8000bf4:	f001 f83e 	bl	8001c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bfe:	481c      	ldr	r0, [pc, #112]	@ (8000c70 <MX_GPIO_Init+0x140>)
 8000c00:	f001 f838 	bl	8001c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE4 PE5 PE6 PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11;
 8000c04:	f44f 6307 	mov.w	r3, #2160	@ 0x870
 8000c08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c12:	2300      	movs	r3, #0
 8000c14:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c16:	f107 031c 	add.w	r3, r7, #28
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4813      	ldr	r0, [pc, #76]	@ (8000c6c <MX_GPIO_Init+0x13c>)
 8000c1e:	f000 fe8f 	bl	8001940 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c22:	2308      	movs	r3, #8
 8000c24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c26:	2301      	movs	r3, #1
 8000c28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c32:	f107 031c 	add.w	r3, r7, #28
 8000c36:	4619      	mov	r1, r3
 8000c38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c3c:	f000 fe80 	bl	8001940 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000c40:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000c44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c46:	2301      	movs	r3, #1
 8000c48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c52:	f107 031c 	add.w	r3, r7, #28
 8000c56:	4619      	mov	r1, r3
 8000c58:	4805      	ldr	r0, [pc, #20]	@ (8000c70 <MX_GPIO_Init+0x140>)
 8000c5a:	f000 fe71 	bl	8001940 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c5e:	bf00      	nop
 8000c60:	3730      	adds	r7, #48	@ 0x30
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40021000 	.word	0x40021000
 8000c6c:	48001000 	.word	0x48001000
 8000c70:	48000c00 	.word	0x48000c00

08000c74 <fill_the_buffer>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void fill_the_buffer(void)
{
 8000c74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c78:	b085      	sub	sp, #20
 8000c7a:	af00      	add	r7, sp, #0
    uint8_t RXindex = 0;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	73fb      	strb	r3, [r7, #15]

    while(1)
    {

    // Read initial pin state
    pinstate = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 8000c80:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c88:	f000 ffdc 	bl	8001c44 <HAL_GPIO_ReadPin>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	73bb      	strb	r3, [r7, #14]
    if (!pinstate)
 8000c90:	7bbb      	ldrb	r3, [r7, #14]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d15b      	bne.n	8000d4e <fill_the_buffer+0xda>
    {
        // Clear the buffer if pin is low
        memset(buffer, 0, sizeof(buffer));
 8000c96:	2220      	movs	r2, #32
 8000c98:	2100      	movs	r1, #0
 8000c9a:	483f      	ldr	r0, [pc, #252]	@ (8000d98 <fill_the_buffer+0x124>)
 8000c9c:	f005 fd78 	bl	8006790 <memset>
    }

    while (!pinstate)
 8000ca0:	e055      	b.n	8000d4e <fill_the_buffer+0xda>
    {
        // Receive data from SPI
        HAL_SPI_Receive(&hspi1, &receivedData, 1, HAL_MAX_DELAY);
 8000ca2:	1cf9      	adds	r1, r7, #3
 8000ca4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca8:	2201      	movs	r2, #1
 8000caa:	483c      	ldr	r0, [pc, #240]	@ (8000d9c <fill_the_buffer+0x128>)
 8000cac:	f002 f8d5 	bl	8002e5a <HAL_SPI_Receive>

        // Check for buffer overflow
        if (RXindex < MAX_BUFFER_SIZE)
 8000cb0:	7bfb      	ldrb	r3, [r7, #15]
 8000cb2:	2b1f      	cmp	r3, #31
 8000cb4:	d843      	bhi.n	8000d3e <fill_the_buffer+0xca>
        {
            // Store received data in buffer
            buffer[RXindex++] = (char)receivedData;
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	1c5a      	adds	r2, r3, #1
 8000cba:	73fa      	strb	r2, [r7, #15]
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	78f9      	ldrb	r1, [r7, #3]
 8000cc0:	4b35      	ldr	r3, [pc, #212]	@ (8000d98 <fill_the_buffer+0x124>)
 8000cc2:	5499      	strb	r1, [r3, r2]

            // Check if end of message
            if ((char)receivedData == '$')
 8000cc4:	78fb      	ldrb	r3, [r7, #3]
 8000cc6:	2b24      	cmp	r3, #36	@ 0x24
 8000cc8:	d139      	bne.n	8000d3e <fill_the_buffer+0xca>
            {
 8000cca:	466b      	mov	r3, sp
 8000ccc:	461e      	mov	r6, r3
            	HAL_UART_Transmit(&huart5, (uint8_t *)buffer, RXindex, HAL_MAX_DELAY);
 8000cce:	7bfb      	ldrb	r3, [r7, #15]
 8000cd0:	b29a      	uxth	r2, r3
 8000cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd6:	4930      	ldr	r1, [pc, #192]	@ (8000d98 <fill_the_buffer+0x124>)
 8000cd8:	4831      	ldr	r0, [pc, #196]	@ (8000da0 <fill_the_buffer+0x12c>)
 8000cda:	f004 fadd 	bl	8005298 <HAL_UART_Transmit>
            	char command[RXindex];
 8000cde:	7bf9      	ldrb	r1, [r7, #15]
 8000ce0:	460b      	mov	r3, r1
 8000ce2:	3b01      	subs	r3, #1
 8000ce4:	60bb      	str	r3, [r7, #8]
 8000ce6:	b2cb      	uxtb	r3, r1
 8000ce8:	2200      	movs	r2, #0
 8000cea:	461c      	mov	r4, r3
 8000cec:	4615      	mov	r5, r2
 8000cee:	f04f 0200 	mov.w	r2, #0
 8000cf2:	f04f 0300 	mov.w	r3, #0
 8000cf6:	00eb      	lsls	r3, r5, #3
 8000cf8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000cfc:	00e2      	lsls	r2, r4, #3
 8000cfe:	b2cb      	uxtb	r3, r1
 8000d00:	2200      	movs	r2, #0
 8000d02:	4698      	mov	r8, r3
 8000d04:	4691      	mov	r9, r2
 8000d06:	f04f 0200 	mov.w	r2, #0
 8000d0a:	f04f 0300 	mov.w	r3, #0
 8000d0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000d12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000d16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	3307      	adds	r3, #7
 8000d1e:	08db      	lsrs	r3, r3, #3
 8000d20:	00db      	lsls	r3, r3, #3
 8000d22:	ebad 0d03 	sub.w	sp, sp, r3
 8000d26:	466b      	mov	r3, sp
 8000d28:	3300      	adds	r3, #0
 8000d2a:	607b      	str	r3, [r7, #4]
            	strncpy(command, buffer, RXindex);
 8000d2c:	7bfb      	ldrb	r3, [r7, #15]
 8000d2e:	461a      	mov	r2, r3
 8000d30:	4919      	ldr	r1, [pc, #100]	@ (8000d98 <fill_the_buffer+0x124>)
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f005 fd46 	bl	80067c4 <strncpy>


                RXindex = 0; // Reset buffer index
 8000d38:	2300      	movs	r3, #0
 8000d3a:	73fb      	strb	r3, [r7, #15]
 8000d3c:	46b5      	mov	sp, r6
            }
            */
        }

        // Update pin state
        pinstate = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 8000d3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d46:	f000 ff7d 	bl	8001c44 <HAL_GPIO_ReadPin>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	73bb      	strb	r3, [r7, #14]
    while (!pinstate)
 8000d4e:	7bbb      	ldrb	r3, [r7, #14]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d0a6      	beq.n	8000ca2 <fill_the_buffer+0x2e>
    }
    if(strncmp(buffer, "ROTANG", 6) == 0)
 8000d54:	2206      	movs	r2, #6
 8000d56:	4913      	ldr	r1, [pc, #76]	@ (8000da4 <fill_the_buffer+0x130>)
 8000d58:	480f      	ldr	r0, [pc, #60]	@ (8000d98 <fill_the_buffer+0x124>)
 8000d5a:	f005 fd21 	bl	80067a0 <strncmp>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d107      	bne.n	8000d74 <fill_the_buffer+0x100>
              {
            	rotang(extractValueFromCommand(buffer));
 8000d64:	480c      	ldr	r0, [pc, #48]	@ (8000d98 <fill_the_buffer+0x124>)
 8000d66:	f000 f883 	bl	8000e70 <extractValueFromCommand>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f000 f84f 	bl	8000e10 <rotang>
 8000d72:	e785      	b.n	8000c80 <fill_the_buffer+0xc>
                  //else if(buffer[4]=='1'){rot(1);}
                 // else{rot(0);}

               }

    else if(strncmp(buffer, "ROT", 3) == 0)
 8000d74:	2203      	movs	r2, #3
 8000d76:	490c      	ldr	r1, [pc, #48]	@ (8000da8 <fill_the_buffer+0x134>)
 8000d78:	4807      	ldr	r0, [pc, #28]	@ (8000d98 <fill_the_buffer+0x124>)
 8000d7a:	f005 fd11 	bl	80067a0 <strncmp>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	f47f af7d 	bne.w	8000c80 <fill_the_buffer+0xc>
      {
    	rot(extractValueFromCommand(buffer));
 8000d86:	4804      	ldr	r0, [pc, #16]	@ (8000d98 <fill_the_buffer+0x124>)
 8000d88:	f000 f872 	bl	8000e70 <extractValueFromCommand>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f000 f80c 	bl	8000dac <rot>
    pinstate = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 8000d94:	e774      	b.n	8000c80 <fill_the_buffer+0xc>
 8000d96:	bf00      	nop
 8000d98:	20000078 	.word	0x20000078
 8000d9c:	20000098 	.word	0x20000098
 8000da0:	20000274 	.word	0x20000274
 8000da4:	080073e8 	.word	0x080073e8
 8000da8:	080073f0 	.word	0x080073f0

08000dac <rot>:


}

void rot(int32_t motor_speed)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
    // Ustawienie odpowiednich wartości wypełnienia PWM
    // aby obrócić silnik zgodnie z ruchem wskazówek zegara


	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000db4:	2108      	movs	r1, #8
 8000db6:	4813      	ldr	r0, [pc, #76]	@ (8000e04 <rot+0x58>)
 8000db8:	f002 fe1c 	bl	80039f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000dbc:	210c      	movs	r1, #12
 8000dbe:	4811      	ldr	r0, [pc, #68]	@ (8000e04 <rot+0x58>)
 8000dc0:	f002 fe18 	bl	80039f4 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000dc4:	213c      	movs	r1, #60	@ 0x3c
 8000dc6:	4810      	ldr	r0, [pc, #64]	@ (8000e08 <rot+0x5c>)
 8000dc8:	f002 ffcc 	bl	8003d64 <HAL_TIM_Encoder_Start>




	TIM1->CCR3 = 1000;
 8000dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8000e0c <rot+0x60>)
 8000dce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000dd2:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM1->CCR4 = 0;
 8000dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8000e0c <rot+0x60>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	641a      	str	r2, [r3, #64]	@ 0x40
	if(motor_speed >= 0)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	db06      	blt.n	8000dee <rot+0x42>
	{

		TIM1->CCR3 = motor_speed;
 8000de0:	4a0a      	ldr	r2, [pc, #40]	@ (8000e0c <rot+0x60>)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	63d3      	str	r3, [r2, #60]	@ 0x3c
		TIM1->CCR4 = 0;
 8000de6:	4b09      	ldr	r3, [pc, #36]	@ (8000e0c <rot+0x60>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	641a      	str	r2, [r3, #64]	@ 0x40





}
 8000dec:	e006      	b.n	8000dfc <rot+0x50>
		TIM1->CCR3 = 0;
 8000dee:	4b07      	ldr	r3, [pc, #28]	@ (8000e0c <rot+0x60>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM1->CCR4 = -motor_speed;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	425a      	negs	r2, r3
 8000df8:	4b04      	ldr	r3, [pc, #16]	@ (8000e0c <rot+0x60>)
 8000dfa:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000dfc:	bf00      	nop
 8000dfe:	3708      	adds	r7, #8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	200000fc 	.word	0x200000fc
 8000e08:	20000148 	.word	0x20000148
 8000e0c:	40012c00 	.word	0x40012c00

08000e10 <rotang>:

void rotang(int32_t angle)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]

		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000e18:	2108      	movs	r1, #8
 8000e1a:	4811      	ldr	r0, [pc, #68]	@ (8000e60 <rotang+0x50>)
 8000e1c:	f002 fdea 	bl	80039f4 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000e20:	210c      	movs	r1, #12
 8000e22:	480f      	ldr	r0, [pc, #60]	@ (8000e60 <rotang+0x50>)
 8000e24:	f002 fde6 	bl	80039f4 <HAL_TIM_PWM_Start>
		HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000e28:	213c      	movs	r1, #60	@ 0x3c
 8000e2a:	480e      	ldr	r0, [pc, #56]	@ (8000e64 <rotang+0x54>)
 8000e2c:	f002 ff9a 	bl	8003d64 <HAL_TIM_Encoder_Start>
		int32_t encoderValue = TIM3->CNT;
 8000e30:	4b0d      	ldr	r3, [pc, #52]	@ (8000e68 <rotang+0x58>)
 8000e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e34:	60fb      	str	r3, [r7, #12]


		if(encoderValue > angle)
 8000e36:	68fa      	ldr	r2, [r7, #12]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	dd06      	ble.n	8000e4c <rotang+0x3c>
		{
			TIM1->CCR3 = 0;
 8000e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e6c <rotang+0x5c>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	63da      	str	r2, [r3, #60]	@ 0x3c
			TIM1->CCR4 = 0;
 8000e44:	4b09      	ldr	r3, [pc, #36]	@ (8000e6c <rotang+0x5c>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	641a      	str	r2, [r3, #64]	@ 0x40
			TIM1->CCR4 = 0;


		}

}
 8000e4a:	e005      	b.n	8000e58 <rotang+0x48>
			TIM1->CCR3 = 50;
 8000e4c:	4b07      	ldr	r3, [pc, #28]	@ (8000e6c <rotang+0x5c>)
 8000e4e:	2232      	movs	r2, #50	@ 0x32
 8000e50:	63da      	str	r2, [r3, #60]	@ 0x3c
			TIM1->CCR4 = 0;
 8000e52:	4b06      	ldr	r3, [pc, #24]	@ (8000e6c <rotang+0x5c>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000e58:	bf00      	nop
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	200000fc 	.word	0x200000fc
 8000e64:	20000148 	.word	0x20000148
 8000e68:	40000400 	.word	0x40000400
 8000e6c:	40012c00 	.word	0x40012c00

08000e70 <extractValueFromCommand>:
int32_t extractValueFromCommand(const char* command)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
    int32_t value;
    if (sscanf(command, "ROTANG#%d#$", &value) == 1)
 8000e78:	f107 030c 	add.w	r3, r7, #12
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	4907      	ldr	r1, [pc, #28]	@ (8000e9c <extractValueFromCommand+0x2c>)
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f005 fc59 	bl	8006738 <siscanf>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d101      	bne.n	8000e90 <extractValueFromCommand+0x20>
    {
        return value;
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	e000      	b.n	8000e92 <extractValueFromCommand+0x22>
    }
    else
    {
        // Handle the case where the command format is incorrect

        return 0; // or some other error indicator
 8000e90:	2300      	movs	r3, #0
    }
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3710      	adds	r7, #16
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	080073f4 	.word	0x080073f4

08000ea0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea4:	b672      	cpsid	i
}
 8000ea6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea8:	bf00      	nop
 8000eaa:	e7fd      	b.n	8000ea8 <Error_Handler+0x8>

08000eac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef0 <HAL_MspInit+0x44>)
 8000eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eb6:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef0 <HAL_MspInit+0x44>)
 8000eb8:	f043 0301 	orr.w	r3, r3, #1
 8000ebc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef0 <HAL_MspInit+0x44>)
 8000ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ec2:	f003 0301 	and.w	r3, r3, #1
 8000ec6:	607b      	str	r3, [r7, #4]
 8000ec8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eca:	4b09      	ldr	r3, [pc, #36]	@ (8000ef0 <HAL_MspInit+0x44>)
 8000ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ece:	4a08      	ldr	r2, [pc, #32]	@ (8000ef0 <HAL_MspInit+0x44>)
 8000ed0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ed4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ed6:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <HAL_MspInit+0x44>)
 8000ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ede:	603b      	str	r3, [r7, #0]
 8000ee0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ee2:	f000 ff83 	bl	8001dec <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40021000 	.word	0x40021000

08000ef4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b08a      	sub	sp, #40	@ 0x28
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efc:	f107 0314 	add.w	r3, r7, #20
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	609a      	str	r2, [r3, #8]
 8000f08:	60da      	str	r2, [r3, #12]
 8000f0a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a26      	ldr	r2, [pc, #152]	@ (8000fac <HAL_SPI_MspInit+0xb8>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d145      	bne.n	8000fa2 <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f16:	4b26      	ldr	r3, [pc, #152]	@ (8000fb0 <HAL_SPI_MspInit+0xbc>)
 8000f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f1a:	4a25      	ldr	r2, [pc, #148]	@ (8000fb0 <HAL_SPI_MspInit+0xbc>)
 8000f1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f20:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f22:	4b23      	ldr	r3, [pc, #140]	@ (8000fb0 <HAL_SPI_MspInit+0xbc>)
 8000f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f2a:	613b      	str	r3, [r7, #16]
 8000f2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2e:	4b20      	ldr	r3, [pc, #128]	@ (8000fb0 <HAL_SPI_MspInit+0xbc>)
 8000f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f32:	4a1f      	ldr	r2, [pc, #124]	@ (8000fb0 <HAL_SPI_MspInit+0xbc>)
 8000f34:	f043 0301 	orr.w	r3, r3, #1
 8000f38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f3a:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb0 <HAL_SPI_MspInit+0xbc>)
 8000f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	60fb      	str	r3, [r7, #12]
 8000f44:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f46:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb0 <HAL_SPI_MspInit+0xbc>)
 8000f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f4a:	4a19      	ldr	r2, [pc, #100]	@ (8000fb0 <HAL_SPI_MspInit+0xbc>)
 8000f4c:	f043 0302 	orr.w	r3, r3, #2
 8000f50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f52:	4b17      	ldr	r3, [pc, #92]	@ (8000fb0 <HAL_SPI_MspInit+0xbc>)
 8000f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f56:	f003 0302 	and.w	r3, r3, #2
 8000f5a:	60bb      	str	r3, [r7, #8]
 8000f5c:	68bb      	ldr	r3, [r7, #8]
    PA15     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000f5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f64:	2302      	movs	r3, #2
 8000f66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f6c:	2303      	movs	r3, #3
 8000f6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f70:	2305      	movs	r3, #5
 8000f72:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f74:	f107 0314 	add.w	r3, r7, #20
 8000f78:	4619      	mov	r1, r3
 8000f7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f7e:	f000 fcdf 	bl	8001940 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000f82:	2338      	movs	r3, #56	@ 0x38
 8000f84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f86:	2302      	movs	r3, #2
 8000f88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f92:	2305      	movs	r3, #5
 8000f94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f96:	f107 0314 	add.w	r3, r7, #20
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4805      	ldr	r0, [pc, #20]	@ (8000fb4 <HAL_SPI_MspInit+0xc0>)
 8000f9e:	f000 fccf 	bl	8001940 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000fa2:	bf00      	nop
 8000fa4:	3728      	adds	r7, #40	@ 0x28
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40013000 	.word	0x40013000
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	48000400 	.word	0x48000400

08000fb8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff0 <HAL_TIM_Base_MspInit+0x38>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d10b      	bne.n	8000fe2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000fca:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff4 <HAL_TIM_Base_MspInit+0x3c>)
 8000fcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fce:	4a09      	ldr	r2, [pc, #36]	@ (8000ff4 <HAL_TIM_Base_MspInit+0x3c>)
 8000fd0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000fd4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000fd6:	4b07      	ldr	r3, [pc, #28]	@ (8000ff4 <HAL_TIM_Base_MspInit+0x3c>)
 8000fd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000fe2:	bf00      	nop
 8000fe4:	3714      	adds	r7, #20
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	40012c00 	.word	0x40012c00
 8000ff4:	40021000 	.word	0x40021000

08000ff8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08c      	sub	sp, #48	@ 0x30
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001000:	f107 031c 	add.w	r3, r7, #28
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a33      	ldr	r2, [pc, #204]	@ (80010e4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d128      	bne.n	800106c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800101a:	4b33      	ldr	r3, [pc, #204]	@ (80010e8 <HAL_TIM_Encoder_MspInit+0xf0>)
 800101c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800101e:	4a32      	ldr	r2, [pc, #200]	@ (80010e8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001020:	f043 0302 	orr.w	r3, r3, #2
 8001024:	6593      	str	r3, [r2, #88]	@ 0x58
 8001026:	4b30      	ldr	r3, [pc, #192]	@ (80010e8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800102a:	f003 0302 	and.w	r3, r3, #2
 800102e:	61bb      	str	r3, [r7, #24]
 8001030:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001032:	4b2d      	ldr	r3, [pc, #180]	@ (80010e8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001036:	4a2c      	ldr	r2, [pc, #176]	@ (80010e8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001038:	f043 0304 	orr.w	r3, r3, #4
 800103c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800103e:	4b2a      	ldr	r3, [pc, #168]	@ (80010e8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001042:	f003 0304 	and.w	r3, r3, #4
 8001046:	617b      	str	r3, [r7, #20]
 8001048:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Motor_B_EN_CH1_Pin|Motor_B_EN_CH2_Pin;
 800104a:	23c0      	movs	r3, #192	@ 0xc0
 800104c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104e:	2302      	movs	r3, #2
 8001050:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001056:	2300      	movs	r3, #0
 8001058:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800105a:	2302      	movs	r3, #2
 800105c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800105e:	f107 031c 	add.w	r3, r7, #28
 8001062:	4619      	mov	r1, r3
 8001064:	4821      	ldr	r0, [pc, #132]	@ (80010ec <HAL_TIM_Encoder_MspInit+0xf4>)
 8001066:	f000 fc6b 	bl	8001940 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800106a:	e036      	b.n	80010da <HAL_TIM_Encoder_MspInit+0xe2>
  else if(htim_encoder->Instance==TIM4)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a1f      	ldr	r2, [pc, #124]	@ (80010f0 <HAL_TIM_Encoder_MspInit+0xf8>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d131      	bne.n	80010da <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001076:	4b1c      	ldr	r3, [pc, #112]	@ (80010e8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800107a:	4a1b      	ldr	r2, [pc, #108]	@ (80010e8 <HAL_TIM_Encoder_MspInit+0xf0>)
 800107c:	f043 0304 	orr.w	r3, r3, #4
 8001080:	6593      	str	r3, [r2, #88]	@ 0x58
 8001082:	4b19      	ldr	r3, [pc, #100]	@ (80010e8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001086:	f003 0304 	and.w	r3, r3, #4
 800108a:	613b      	str	r3, [r7, #16]
 800108c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108e:	4b16      	ldr	r3, [pc, #88]	@ (80010e8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001092:	4a15      	ldr	r2, [pc, #84]	@ (80010e8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001094:	f043 0301 	orr.w	r3, r3, #1
 8001098:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800109a:	4b13      	ldr	r3, [pc, #76]	@ (80010e8 <HAL_TIM_Encoder_MspInit+0xf0>)
 800109c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Motor_A_EN_CH2_Pin|Motor_A_EN_CH1_Pin;
 80010a6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80010aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ac:	2302      	movs	r3, #2
 80010ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b4:	2300      	movs	r3, #0
 80010b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80010b8:	230a      	movs	r3, #10
 80010ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010bc:	f107 031c 	add.w	r3, r7, #28
 80010c0:	4619      	mov	r1, r3
 80010c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c6:	f000 fc3b 	bl	8001940 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80010ca:	2200      	movs	r2, #0
 80010cc:	2100      	movs	r1, #0
 80010ce:	201e      	movs	r0, #30
 80010d0:	f000 fb41 	bl	8001756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80010d4:	201e      	movs	r0, #30
 80010d6:	f000 fb58 	bl	800178a <HAL_NVIC_EnableIRQ>
}
 80010da:	bf00      	nop
 80010dc:	3730      	adds	r7, #48	@ 0x30
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40000400 	.word	0x40000400
 80010e8:	40021000 	.word	0x40021000
 80010ec:	48000800 	.word	0x48000800
 80010f0:	40000800 	.word	0x40000800

080010f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fc:	f107 030c 	add.w	r3, r7, #12
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]
 800110a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a11      	ldr	r2, [pc, #68]	@ (8001158 <HAL_TIM_MspPostInit+0x64>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d11b      	bne.n	800114e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001116:	4b11      	ldr	r3, [pc, #68]	@ (800115c <HAL_TIM_MspPostInit+0x68>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111a:	4a10      	ldr	r2, [pc, #64]	@ (800115c <HAL_TIM_MspPostInit+0x68>)
 800111c:	f043 0304 	orr.w	r3, r3, #4
 8001120:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001122:	4b0e      	ldr	r3, [pc, #56]	@ (800115c <HAL_TIM_MspPostInit+0x68>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	f003 0304 	and.w	r3, r3, #4
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Motor_A_CH1_Pin|Motor_A_CH2_Pin|Motor_B_CH3_Pin|Motor_A_CH4_Pin;
 800112e:	230f      	movs	r3, #15
 8001130:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001132:	2302      	movs	r3, #2
 8001134:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113a:	2300      	movs	r3, #0
 800113c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800113e:	2302      	movs	r3, #2
 8001140:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001142:	f107 030c 	add.w	r3, r7, #12
 8001146:	4619      	mov	r1, r3
 8001148:	4805      	ldr	r0, [pc, #20]	@ (8001160 <HAL_TIM_MspPostInit+0x6c>)
 800114a:	f000 fbf9 	bl	8001940 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800114e:	bf00      	nop
 8001150:	3720      	adds	r7, #32
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40012c00 	.word	0x40012c00
 800115c:	40021000 	.word	0x40021000
 8001160:	48000800 	.word	0x48000800

08001164 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b0a2      	sub	sp, #136	@ 0x88
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800117c:	f107 0320 	add.w	r3, r7, #32
 8001180:	2254      	movs	r2, #84	@ 0x54
 8001182:	2100      	movs	r1, #0
 8001184:	4618      	mov	r0, r3
 8001186:	f005 fb03 	bl	8006790 <memset>
  if(huart->Instance==UART4)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a56      	ldr	r2, [pc, #344]	@ (80012e8 <HAL_UART_MspInit+0x184>)
 8001190:	4293      	cmp	r3, r2
 8001192:	d141      	bne.n	8001218 <HAL_UART_MspInit+0xb4>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001194:	2308      	movs	r3, #8
 8001196:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001198:	2300      	movs	r3, #0
 800119a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800119c:	f107 0320 	add.w	r3, r7, #32
 80011a0:	4618      	mov	r0, r3
 80011a2:	f001 fb61 	bl	8002868 <HAL_RCCEx_PeriphCLKConfig>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80011ac:	f7ff fe78 	bl	8000ea0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80011b0:	4b4e      	ldr	r3, [pc, #312]	@ (80012ec <HAL_UART_MspInit+0x188>)
 80011b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011b4:	4a4d      	ldr	r2, [pc, #308]	@ (80012ec <HAL_UART_MspInit+0x188>)
 80011b6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80011ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80011bc:	4b4b      	ldr	r3, [pc, #300]	@ (80012ec <HAL_UART_MspInit+0x188>)
 80011be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80011c4:	61fb      	str	r3, [r7, #28]
 80011c6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c8:	4b48      	ldr	r3, [pc, #288]	@ (80012ec <HAL_UART_MspInit+0x188>)
 80011ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011cc:	4a47      	ldr	r2, [pc, #284]	@ (80012ec <HAL_UART_MspInit+0x188>)
 80011ce:	f043 0304 	orr.w	r3, r3, #4
 80011d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d4:	4b45      	ldr	r3, [pc, #276]	@ (80012ec <HAL_UART_MspInit+0x188>)
 80011d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d8:	f003 0304 	and.w	r3, r3, #4
 80011dc:	61bb      	str	r3, [r7, #24]
 80011de:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80011e0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80011e4:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e6:	2302      	movs	r3, #2
 80011e8:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ee:	2300      	movs	r3, #0
 80011f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80011f4:	2305      	movs	r3, #5
 80011f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011fa:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80011fe:	4619      	mov	r1, r3
 8001200:	483b      	ldr	r0, [pc, #236]	@ (80012f0 <HAL_UART_MspInit+0x18c>)
 8001202:	f000 fb9d 	bl	8001940 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001206:	2200      	movs	r2, #0
 8001208:	2100      	movs	r1, #0
 800120a:	2034      	movs	r0, #52	@ 0x34
 800120c:	f000 faa3 	bl	8001756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001210:	2034      	movs	r0, #52	@ 0x34
 8001212:	f000 faba 	bl	800178a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8001216:	e063      	b.n	80012e0 <HAL_UART_MspInit+0x17c>
  else if(huart->Instance==UART5)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a35      	ldr	r2, [pc, #212]	@ (80012f4 <HAL_UART_MspInit+0x190>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d15e      	bne.n	80012e0 <HAL_UART_MspInit+0x17c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8001222:	2310      	movs	r3, #16
 8001224:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8001226:	2300      	movs	r3, #0
 8001228:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800122a:	f107 0320 	add.w	r3, r7, #32
 800122e:	4618      	mov	r0, r3
 8001230:	f001 fb1a 	bl	8002868 <HAL_RCCEx_PeriphCLKConfig>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <HAL_UART_MspInit+0xda>
      Error_Handler();
 800123a:	f7ff fe31 	bl	8000ea0 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 800123e:	4b2b      	ldr	r3, [pc, #172]	@ (80012ec <HAL_UART_MspInit+0x188>)
 8001240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001242:	4a2a      	ldr	r2, [pc, #168]	@ (80012ec <HAL_UART_MspInit+0x188>)
 8001244:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001248:	6593      	str	r3, [r2, #88]	@ 0x58
 800124a:	4b28      	ldr	r3, [pc, #160]	@ (80012ec <HAL_UART_MspInit+0x188>)
 800124c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800124e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001252:	617b      	str	r3, [r7, #20]
 8001254:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001256:	4b25      	ldr	r3, [pc, #148]	@ (80012ec <HAL_UART_MspInit+0x188>)
 8001258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125a:	4a24      	ldr	r2, [pc, #144]	@ (80012ec <HAL_UART_MspInit+0x188>)
 800125c:	f043 0304 	orr.w	r3, r3, #4
 8001260:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001262:	4b22      	ldr	r3, [pc, #136]	@ (80012ec <HAL_UART_MspInit+0x188>)
 8001264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001266:	f003 0304 	and.w	r3, r3, #4
 800126a:	613b      	str	r3, [r7, #16]
 800126c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800126e:	4b1f      	ldr	r3, [pc, #124]	@ (80012ec <HAL_UART_MspInit+0x188>)
 8001270:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001272:	4a1e      	ldr	r2, [pc, #120]	@ (80012ec <HAL_UART_MspInit+0x188>)
 8001274:	f043 0308 	orr.w	r3, r3, #8
 8001278:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800127a:	4b1c      	ldr	r3, [pc, #112]	@ (80012ec <HAL_UART_MspInit+0x188>)
 800127c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127e:	f003 0308 	and.w	r3, r3, #8
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001286:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800128a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128c:	2302      	movs	r3, #2
 800128e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001294:	2300      	movs	r3, #0
 8001296:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800129a:	2305      	movs	r3, #5
 800129c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80012a4:	4619      	mov	r1, r3
 80012a6:	4812      	ldr	r0, [pc, #72]	@ (80012f0 <HAL_UART_MspInit+0x18c>)
 80012a8:	f000 fb4a 	bl	8001940 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012ac:	2304      	movs	r3, #4
 80012ae:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b0:	2302      	movs	r3, #2
 80012b2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b8:	2300      	movs	r3, #0
 80012ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 80012be:	2305      	movs	r3, #5
 80012c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012c4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80012c8:	4619      	mov	r1, r3
 80012ca:	480b      	ldr	r0, [pc, #44]	@ (80012f8 <HAL_UART_MspInit+0x194>)
 80012cc:	f000 fb38 	bl	8001940 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80012d0:	2200      	movs	r2, #0
 80012d2:	2100      	movs	r1, #0
 80012d4:	2035      	movs	r0, #53	@ 0x35
 80012d6:	f000 fa3e 	bl	8001756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80012da:	2035      	movs	r0, #53	@ 0x35
 80012dc:	f000 fa55 	bl	800178a <HAL_NVIC_EnableIRQ>
}
 80012e0:	bf00      	nop
 80012e2:	3788      	adds	r7, #136	@ 0x88
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40004c00 	.word	0x40004c00
 80012ec:	40021000 	.word	0x40021000
 80012f0:	48000800 	.word	0x48000800
 80012f4:	40005000 	.word	0x40005000
 80012f8:	48000c00 	.word	0x48000c00

080012fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001300:	bf00      	nop
 8001302:	e7fd      	b.n	8001300 <NMI_Handler+0x4>

08001304 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001308:	bf00      	nop
 800130a:	e7fd      	b.n	8001308 <HardFault_Handler+0x4>

0800130c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001310:	bf00      	nop
 8001312:	e7fd      	b.n	8001310 <MemManage_Handler+0x4>

08001314 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001318:	bf00      	nop
 800131a:	e7fd      	b.n	8001318 <BusFault_Handler+0x4>

0800131c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001320:	bf00      	nop
 8001322:	e7fd      	b.n	8001320 <UsageFault_Handler+0x4>

08001324 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001328:	bf00      	nop
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr

08001332 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001332:	b480      	push	{r7}
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001336:	bf00      	nop
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr

0800134e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001352:	f000 f8e5 	bl	8001520 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
	...

0800135c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001360:	4802      	ldr	r0, [pc, #8]	@ (800136c <TIM4_IRQHandler+0x10>)
 8001362:	f002 fd8d 	bl	8003e80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	20000194 	.word	0x20000194

08001370 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001374:	4802      	ldr	r0, [pc, #8]	@ (8001380 <UART4_IRQHandler+0x10>)
 8001376:	f004 f81d 	bl	80053b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	200001e0 	.word	0x200001e0

08001384 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt / UART5 wake-up interrupt through EXTI line 35.
  */
void UART5_IRQHandler(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001388:	4802      	ldr	r0, [pc, #8]	@ (8001394 <UART5_IRQHandler+0x10>)
 800138a:	f004 f813 	bl	80053b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000274 	.word	0x20000274

08001398 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013a0:	4a14      	ldr	r2, [pc, #80]	@ (80013f4 <_sbrk+0x5c>)
 80013a2:	4b15      	ldr	r3, [pc, #84]	@ (80013f8 <_sbrk+0x60>)
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013ac:	4b13      	ldr	r3, [pc, #76]	@ (80013fc <_sbrk+0x64>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d102      	bne.n	80013ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013b4:	4b11      	ldr	r3, [pc, #68]	@ (80013fc <_sbrk+0x64>)
 80013b6:	4a12      	ldr	r2, [pc, #72]	@ (8001400 <_sbrk+0x68>)
 80013b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ba:	4b10      	ldr	r3, [pc, #64]	@ (80013fc <_sbrk+0x64>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4413      	add	r3, r2
 80013c2:	693a      	ldr	r2, [r7, #16]
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d207      	bcs.n	80013d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013c8:	f005 fa10 	bl	80067ec <__errno>
 80013cc:	4603      	mov	r3, r0
 80013ce:	220c      	movs	r2, #12
 80013d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013d2:	f04f 33ff 	mov.w	r3, #4294967295
 80013d6:	e009      	b.n	80013ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013d8:	4b08      	ldr	r3, [pc, #32]	@ (80013fc <_sbrk+0x64>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013de:	4b07      	ldr	r3, [pc, #28]	@ (80013fc <_sbrk+0x64>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4413      	add	r3, r2
 80013e6:	4a05      	ldr	r2, [pc, #20]	@ (80013fc <_sbrk+0x64>)
 80013e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013ea:	68fb      	ldr	r3, [r7, #12]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3718      	adds	r7, #24
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20020000 	.word	0x20020000
 80013f8:	00000400 	.word	0x00000400
 80013fc:	20000308 	.word	0x20000308
 8001400:	20000458 	.word	0x20000458

08001404 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001408:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <SystemInit+0x20>)
 800140a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800140e:	4a05      	ldr	r2, [pc, #20]	@ (8001424 <SystemInit+0x20>)
 8001410:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001414:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	e000ed00 	.word	0xe000ed00

08001428 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001428:	480d      	ldr	r0, [pc, #52]	@ (8001460 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800142a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800142c:	f7ff ffea 	bl	8001404 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001430:	480c      	ldr	r0, [pc, #48]	@ (8001464 <LoopForever+0x6>)
  ldr r1, =_edata
 8001432:	490d      	ldr	r1, [pc, #52]	@ (8001468 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001434:	4a0d      	ldr	r2, [pc, #52]	@ (800146c <LoopForever+0xe>)
  movs r3, #0
 8001436:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001438:	e002      	b.n	8001440 <LoopCopyDataInit>

0800143a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800143a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800143c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800143e:	3304      	adds	r3, #4

08001440 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001440:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001442:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001444:	d3f9      	bcc.n	800143a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001446:	4a0a      	ldr	r2, [pc, #40]	@ (8001470 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001448:	4c0a      	ldr	r4, [pc, #40]	@ (8001474 <LoopForever+0x16>)
  movs r3, #0
 800144a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800144c:	e001      	b.n	8001452 <LoopFillZerobss>

0800144e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800144e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001450:	3204      	adds	r2, #4

08001452 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001452:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001454:	d3fb      	bcc.n	800144e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001456:	f005 f9cf 	bl	80067f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800145a:	f7ff f8b1 	bl	80005c0 <main>

0800145e <LoopForever>:

LoopForever:
    b LoopForever
 800145e:	e7fe      	b.n	800145e <LoopForever>
  ldr   r0, =_estack
 8001460:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001464:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001468:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800146c:	0800757c 	.word	0x0800757c
  ldr r2, =_sbss
 8001470:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001474:	20000458 	.word	0x20000458

08001478 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001478:	e7fe      	b.n	8001478 <ADC1_2_IRQHandler>

0800147a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	b082      	sub	sp, #8
 800147e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001480:	2300      	movs	r3, #0
 8001482:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001484:	2003      	movs	r0, #3
 8001486:	f000 f95b 	bl	8001740 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800148a:	200f      	movs	r0, #15
 800148c:	f000 f80e 	bl	80014ac <HAL_InitTick>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d002      	beq.n	800149c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	71fb      	strb	r3, [r7, #7]
 800149a:	e001      	b.n	80014a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800149c:	f7ff fd06 	bl	8000eac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80014a0:	79fb      	ldrb	r3, [r7, #7]

}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
	...

080014ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80014b4:	2300      	movs	r3, #0
 80014b6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80014b8:	4b16      	ldr	r3, [pc, #88]	@ (8001514 <HAL_InitTick+0x68>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d022      	beq.n	8001506 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80014c0:	4b15      	ldr	r3, [pc, #84]	@ (8001518 <HAL_InitTick+0x6c>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	4b13      	ldr	r3, [pc, #76]	@ (8001514 <HAL_InitTick+0x68>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80014cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80014d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d4:	4618      	mov	r0, r3
 80014d6:	f000 f966 	bl	80017a6 <HAL_SYSTICK_Config>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d10f      	bne.n	8001500 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2b0f      	cmp	r3, #15
 80014e4:	d809      	bhi.n	80014fa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014e6:	2200      	movs	r2, #0
 80014e8:	6879      	ldr	r1, [r7, #4]
 80014ea:	f04f 30ff 	mov.w	r0, #4294967295
 80014ee:	f000 f932 	bl	8001756 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014f2:	4a0a      	ldr	r2, [pc, #40]	@ (800151c <HAL_InitTick+0x70>)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6013      	str	r3, [r2, #0]
 80014f8:	e007      	b.n	800150a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	73fb      	strb	r3, [r7, #15]
 80014fe:	e004      	b.n	800150a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	73fb      	strb	r3, [r7, #15]
 8001504:	e001      	b.n	800150a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800150a:	7bfb      	ldrb	r3, [r7, #15]
}
 800150c:	4618      	mov	r0, r3
 800150e:	3710      	adds	r7, #16
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	20000008 	.word	0x20000008
 8001518:	20000000 	.word	0x20000000
 800151c:	20000004 	.word	0x20000004

08001520 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001524:	4b05      	ldr	r3, [pc, #20]	@ (800153c <HAL_IncTick+0x1c>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4b05      	ldr	r3, [pc, #20]	@ (8001540 <HAL_IncTick+0x20>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4413      	add	r3, r2
 800152e:	4a03      	ldr	r2, [pc, #12]	@ (800153c <HAL_IncTick+0x1c>)
 8001530:	6013      	str	r3, [r2, #0]
}
 8001532:	bf00      	nop
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	2000030c 	.word	0x2000030c
 8001540:	20000008 	.word	0x20000008

08001544 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  return uwTick;
 8001548:	4b03      	ldr	r3, [pc, #12]	@ (8001558 <HAL_GetTick+0x14>)
 800154a:	681b      	ldr	r3, [r3, #0]
}
 800154c:	4618      	mov	r0, r3
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	2000030c 	.word	0x2000030c

0800155c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001564:	f7ff ffee 	bl	8001544 <HAL_GetTick>
 8001568:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001574:	d004      	beq.n	8001580 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001576:	4b09      	ldr	r3, [pc, #36]	@ (800159c <HAL_Delay+0x40>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	68fa      	ldr	r2, [r7, #12]
 800157c:	4413      	add	r3, r2
 800157e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001580:	bf00      	nop
 8001582:	f7ff ffdf 	bl	8001544 <HAL_GetTick>
 8001586:	4602      	mov	r2, r0
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	68fa      	ldr	r2, [r7, #12]
 800158e:	429a      	cmp	r2, r3
 8001590:	d8f7      	bhi.n	8001582 <HAL_Delay+0x26>
  {
  }
}
 8001592:	bf00      	nop
 8001594:	bf00      	nop
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20000008 	.word	0x20000008

080015a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f003 0307 	and.w	r3, r3, #7
 80015ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015b0:	4b0c      	ldr	r3, [pc, #48]	@ (80015e4 <__NVIC_SetPriorityGrouping+0x44>)
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015b6:	68ba      	ldr	r2, [r7, #8]
 80015b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015bc:	4013      	ands	r3, r2
 80015be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015d2:	4a04      	ldr	r2, [pc, #16]	@ (80015e4 <__NVIC_SetPriorityGrouping+0x44>)
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	60d3      	str	r3, [r2, #12]
}
 80015d8:	bf00      	nop
 80015da:	3714      	adds	r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015ec:	4b04      	ldr	r3, [pc, #16]	@ (8001600 <__NVIC_GetPriorityGrouping+0x18>)
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	0a1b      	lsrs	r3, r3, #8
 80015f2:	f003 0307 	and.w	r3, r3, #7
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	e000ed00 	.word	0xe000ed00

08001604 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800160e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001612:	2b00      	cmp	r3, #0
 8001614:	db0b      	blt.n	800162e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	f003 021f 	and.w	r2, r3, #31
 800161c:	4907      	ldr	r1, [pc, #28]	@ (800163c <__NVIC_EnableIRQ+0x38>)
 800161e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001622:	095b      	lsrs	r3, r3, #5
 8001624:	2001      	movs	r0, #1
 8001626:	fa00 f202 	lsl.w	r2, r0, r2
 800162a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800162e:	bf00      	nop
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	e000e100 	.word	0xe000e100

08001640 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	6039      	str	r1, [r7, #0]
 800164a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800164c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001650:	2b00      	cmp	r3, #0
 8001652:	db0a      	blt.n	800166a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	b2da      	uxtb	r2, r3
 8001658:	490c      	ldr	r1, [pc, #48]	@ (800168c <__NVIC_SetPriority+0x4c>)
 800165a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800165e:	0112      	lsls	r2, r2, #4
 8001660:	b2d2      	uxtb	r2, r2
 8001662:	440b      	add	r3, r1
 8001664:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001668:	e00a      	b.n	8001680 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	b2da      	uxtb	r2, r3
 800166e:	4908      	ldr	r1, [pc, #32]	@ (8001690 <__NVIC_SetPriority+0x50>)
 8001670:	79fb      	ldrb	r3, [r7, #7]
 8001672:	f003 030f 	and.w	r3, r3, #15
 8001676:	3b04      	subs	r3, #4
 8001678:	0112      	lsls	r2, r2, #4
 800167a:	b2d2      	uxtb	r2, r2
 800167c:	440b      	add	r3, r1
 800167e:	761a      	strb	r2, [r3, #24]
}
 8001680:	bf00      	nop
 8001682:	370c      	adds	r7, #12
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	e000e100 	.word	0xe000e100
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001694:	b480      	push	{r7}
 8001696:	b089      	sub	sp, #36	@ 0x24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f003 0307 	and.w	r3, r3, #7
 80016a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	f1c3 0307 	rsb	r3, r3, #7
 80016ae:	2b04      	cmp	r3, #4
 80016b0:	bf28      	it	cs
 80016b2:	2304      	movcs	r3, #4
 80016b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	3304      	adds	r3, #4
 80016ba:	2b06      	cmp	r3, #6
 80016bc:	d902      	bls.n	80016c4 <NVIC_EncodePriority+0x30>
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	3b03      	subs	r3, #3
 80016c2:	e000      	b.n	80016c6 <NVIC_EncodePriority+0x32>
 80016c4:	2300      	movs	r3, #0
 80016c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c8:	f04f 32ff 	mov.w	r2, #4294967295
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	43da      	mvns	r2, r3
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	401a      	ands	r2, r3
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016dc:	f04f 31ff 	mov.w	r1, #4294967295
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	fa01 f303 	lsl.w	r3, r1, r3
 80016e6:	43d9      	mvns	r1, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ec:	4313      	orrs	r3, r2
         );
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3724      	adds	r7, #36	@ 0x24
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
	...

080016fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	3b01      	subs	r3, #1
 8001708:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800170c:	d301      	bcc.n	8001712 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800170e:	2301      	movs	r3, #1
 8001710:	e00f      	b.n	8001732 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001712:	4a0a      	ldr	r2, [pc, #40]	@ (800173c <SysTick_Config+0x40>)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	3b01      	subs	r3, #1
 8001718:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800171a:	210f      	movs	r1, #15
 800171c:	f04f 30ff 	mov.w	r0, #4294967295
 8001720:	f7ff ff8e 	bl	8001640 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001724:	4b05      	ldr	r3, [pc, #20]	@ (800173c <SysTick_Config+0x40>)
 8001726:	2200      	movs	r2, #0
 8001728:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800172a:	4b04      	ldr	r3, [pc, #16]	@ (800173c <SysTick_Config+0x40>)
 800172c:	2207      	movs	r2, #7
 800172e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	e000e010 	.word	0xe000e010

08001740 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7ff ff29 	bl	80015a0 <__NVIC_SetPriorityGrouping>
}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b086      	sub	sp, #24
 800175a:	af00      	add	r7, sp, #0
 800175c:	4603      	mov	r3, r0
 800175e:	60b9      	str	r1, [r7, #8]
 8001760:	607a      	str	r2, [r7, #4]
 8001762:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001764:	f7ff ff40 	bl	80015e8 <__NVIC_GetPriorityGrouping>
 8001768:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	68b9      	ldr	r1, [r7, #8]
 800176e:	6978      	ldr	r0, [r7, #20]
 8001770:	f7ff ff90 	bl	8001694 <NVIC_EncodePriority>
 8001774:	4602      	mov	r2, r0
 8001776:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800177a:	4611      	mov	r1, r2
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff ff5f 	bl	8001640 <__NVIC_SetPriority>
}
 8001782:	bf00      	nop
 8001784:	3718      	adds	r7, #24
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b082      	sub	sp, #8
 800178e:	af00      	add	r7, sp, #0
 8001790:	4603      	mov	r3, r0
 8001792:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff ff33 	bl	8001604 <__NVIC_EnableIRQ>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b082      	sub	sp, #8
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f7ff ffa4 	bl	80016fc <SysTick_Config>
 80017b4:	4603      	mov	r3, r0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80017be:	b480      	push	{r7}
 80017c0:	b085      	sub	sp, #20
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d005      	beq.n	80017e2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2204      	movs	r2, #4
 80017da:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	73fb      	strb	r3, [r7, #15]
 80017e0:	e037      	b.n	8001852 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f022 020e 	bic.w	r2, r2, #14
 80017f0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001800:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f022 0201 	bic.w	r2, r2, #1
 8001810:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001816:	f003 021f 	and.w	r2, r3, #31
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181e:	2101      	movs	r1, #1
 8001820:	fa01 f202 	lsl.w	r2, r1, r2
 8001824:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800182e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001834:	2b00      	cmp	r3, #0
 8001836:	d00c      	beq.n	8001852 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001842:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001846:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001850:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2201      	movs	r2, #1
 8001856:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2200      	movs	r2, #0
 800185e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001862:	7bfb      	ldrb	r3, [r7, #15]
}
 8001864:	4618      	mov	r0, r3
 8001866:	3714      	adds	r7, #20
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001878:	2300      	movs	r3, #0
 800187a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001882:	b2db      	uxtb	r3, r3
 8001884:	2b02      	cmp	r3, #2
 8001886:	d00d      	beq.n	80018a4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2204      	movs	r2, #4
 800188c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2201      	movs	r2, #1
 8001892:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2200      	movs	r2, #0
 800189a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	73fb      	strb	r3, [r7, #15]
 80018a2:	e047      	b.n	8001934 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f022 020e 	bic.w	r2, r2, #14
 80018b2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f022 0201 	bic.w	r2, r2, #1
 80018c2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80018d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d8:	f003 021f 	and.w	r2, r3, #31
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e0:	2101      	movs	r1, #1
 80018e2:	fa01 f202 	lsl.w	r2, r1, r2
 80018e6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80018f0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d00c      	beq.n	8001914 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001904:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001908:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190e:	687a      	ldr	r2, [r7, #4]
 8001910:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001912:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2201      	movs	r2, #1
 8001918:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001928:	2b00      	cmp	r3, #0
 800192a:	d003      	beq.n	8001934 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	4798      	blx	r3
    }
  }
  return status;
 8001934:	7bfb      	ldrb	r3, [r7, #15]
}
 8001936:	4618      	mov	r0, r3
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
	...

08001940 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001940:	b480      	push	{r7}
 8001942:	b087      	sub	sp, #28
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800194a:	2300      	movs	r3, #0
 800194c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800194e:	e15a      	b.n	8001c06 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	2101      	movs	r1, #1
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	fa01 f303 	lsl.w	r3, r1, r3
 800195c:	4013      	ands	r3, r2
 800195e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	2b00      	cmp	r3, #0
 8001964:	f000 814c 	beq.w	8001c00 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f003 0303 	and.w	r3, r3, #3
 8001970:	2b01      	cmp	r3, #1
 8001972:	d005      	beq.n	8001980 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800197c:	2b02      	cmp	r3, #2
 800197e:	d130      	bne.n	80019e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	2203      	movs	r2, #3
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	43db      	mvns	r3, r3
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	4013      	ands	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	68da      	ldr	r2, [r3, #12]
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	005b      	lsls	r3, r3, #1
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	693a      	ldr	r2, [r7, #16]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019b6:	2201      	movs	r2, #1
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	fa02 f303 	lsl.w	r3, r2, r3
 80019be:	43db      	mvns	r3, r3
 80019c0:	693a      	ldr	r2, [r7, #16]
 80019c2:	4013      	ands	r3, r2
 80019c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	091b      	lsrs	r3, r3, #4
 80019cc:	f003 0201 	and.w	r2, r3, #1
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	fa02 f303 	lsl.w	r3, r2, r3
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	4313      	orrs	r3, r2
 80019da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f003 0303 	and.w	r3, r3, #3
 80019ea:	2b03      	cmp	r3, #3
 80019ec:	d017      	beq.n	8001a1e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	68db      	ldr	r3, [r3, #12]
 80019f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	2203      	movs	r2, #3
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	43db      	mvns	r3, r3
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	4013      	ands	r3, r2
 8001a04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	689a      	ldr	r2, [r3, #8]
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	005b      	lsls	r3, r3, #1
 8001a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f003 0303 	and.w	r3, r3, #3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d123      	bne.n	8001a72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	08da      	lsrs	r2, r3, #3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	3208      	adds	r2, #8
 8001a32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	f003 0307 	and.w	r3, r3, #7
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	220f      	movs	r2, #15
 8001a42:	fa02 f303 	lsl.w	r3, r2, r3
 8001a46:	43db      	mvns	r3, r3
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	691a      	ldr	r2, [r3, #16]
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	f003 0307 	and.w	r3, r3, #7
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	693a      	ldr	r2, [r7, #16]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	08da      	lsrs	r2, r3, #3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3208      	adds	r2, #8
 8001a6c:	6939      	ldr	r1, [r7, #16]
 8001a6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	2203      	movs	r2, #3
 8001a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a82:	43db      	mvns	r3, r3
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	4013      	ands	r3, r2
 8001a88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f003 0203 	and.w	r2, r3, #3
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	693a      	ldr	r2, [r7, #16]
 8001aa4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	f000 80a6 	beq.w	8001c00 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ab4:	4b5b      	ldr	r3, [pc, #364]	@ (8001c24 <HAL_GPIO_Init+0x2e4>)
 8001ab6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ab8:	4a5a      	ldr	r2, [pc, #360]	@ (8001c24 <HAL_GPIO_Init+0x2e4>)
 8001aba:	f043 0301 	orr.w	r3, r3, #1
 8001abe:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ac0:	4b58      	ldr	r3, [pc, #352]	@ (8001c24 <HAL_GPIO_Init+0x2e4>)
 8001ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ac4:	f003 0301 	and.w	r3, r3, #1
 8001ac8:	60bb      	str	r3, [r7, #8]
 8001aca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001acc:	4a56      	ldr	r2, [pc, #344]	@ (8001c28 <HAL_GPIO_Init+0x2e8>)
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	089b      	lsrs	r3, r3, #2
 8001ad2:	3302      	adds	r3, #2
 8001ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ad8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	f003 0303 	and.w	r3, r3, #3
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	220f      	movs	r2, #15
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	4013      	ands	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001af6:	d01f      	beq.n	8001b38 <HAL_GPIO_Init+0x1f8>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4a4c      	ldr	r2, [pc, #304]	@ (8001c2c <HAL_GPIO_Init+0x2ec>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d019      	beq.n	8001b34 <HAL_GPIO_Init+0x1f4>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4a4b      	ldr	r2, [pc, #300]	@ (8001c30 <HAL_GPIO_Init+0x2f0>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d013      	beq.n	8001b30 <HAL_GPIO_Init+0x1f0>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	4a4a      	ldr	r2, [pc, #296]	@ (8001c34 <HAL_GPIO_Init+0x2f4>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d00d      	beq.n	8001b2c <HAL_GPIO_Init+0x1ec>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	4a49      	ldr	r2, [pc, #292]	@ (8001c38 <HAL_GPIO_Init+0x2f8>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d007      	beq.n	8001b28 <HAL_GPIO_Init+0x1e8>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4a48      	ldr	r2, [pc, #288]	@ (8001c3c <HAL_GPIO_Init+0x2fc>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d101      	bne.n	8001b24 <HAL_GPIO_Init+0x1e4>
 8001b20:	2305      	movs	r3, #5
 8001b22:	e00a      	b.n	8001b3a <HAL_GPIO_Init+0x1fa>
 8001b24:	2306      	movs	r3, #6
 8001b26:	e008      	b.n	8001b3a <HAL_GPIO_Init+0x1fa>
 8001b28:	2304      	movs	r3, #4
 8001b2a:	e006      	b.n	8001b3a <HAL_GPIO_Init+0x1fa>
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e004      	b.n	8001b3a <HAL_GPIO_Init+0x1fa>
 8001b30:	2302      	movs	r3, #2
 8001b32:	e002      	b.n	8001b3a <HAL_GPIO_Init+0x1fa>
 8001b34:	2301      	movs	r3, #1
 8001b36:	e000      	b.n	8001b3a <HAL_GPIO_Init+0x1fa>
 8001b38:	2300      	movs	r3, #0
 8001b3a:	697a      	ldr	r2, [r7, #20]
 8001b3c:	f002 0203 	and.w	r2, r2, #3
 8001b40:	0092      	lsls	r2, r2, #2
 8001b42:	4093      	lsls	r3, r2
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b4a:	4937      	ldr	r1, [pc, #220]	@ (8001c28 <HAL_GPIO_Init+0x2e8>)
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	089b      	lsrs	r3, r3, #2
 8001b50:	3302      	adds	r3, #2
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b58:	4b39      	ldr	r3, [pc, #228]	@ (8001c40 <HAL_GPIO_Init+0x300>)
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	43db      	mvns	r3, r3
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	4013      	ands	r3, r2
 8001b66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d003      	beq.n	8001b7c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001b74:	693a      	ldr	r2, [r7, #16]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b7c:	4a30      	ldr	r2, [pc, #192]	@ (8001c40 <HAL_GPIO_Init+0x300>)
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b82:	4b2f      	ldr	r3, [pc, #188]	@ (8001c40 <HAL_GPIO_Init+0x300>)
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	43db      	mvns	r3, r3
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d003      	beq.n	8001ba6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ba6:	4a26      	ldr	r2, [pc, #152]	@ (8001c40 <HAL_GPIO_Init+0x300>)
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001bac:	4b24      	ldr	r3, [pc, #144]	@ (8001c40 <HAL_GPIO_Init+0x300>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d003      	beq.n	8001bd0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bd0:	4a1b      	ldr	r2, [pc, #108]	@ (8001c40 <HAL_GPIO_Init+0x300>)
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c40 <HAL_GPIO_Init+0x300>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	43db      	mvns	r3, r3
 8001be0:	693a      	ldr	r2, [r7, #16]
 8001be2:	4013      	ands	r3, r2
 8001be4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d003      	beq.n	8001bfa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bfa:	4a11      	ldr	r2, [pc, #68]	@ (8001c40 <HAL_GPIO_Init+0x300>)
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	3301      	adds	r3, #1
 8001c04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	f47f ae9d 	bne.w	8001950 <HAL_GPIO_Init+0x10>
  }
}
 8001c16:	bf00      	nop
 8001c18:	bf00      	nop
 8001c1a:	371c      	adds	r7, #28
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr
 8001c24:	40021000 	.word	0x40021000
 8001c28:	40010000 	.word	0x40010000
 8001c2c:	48000400 	.word	0x48000400
 8001c30:	48000800 	.word	0x48000800
 8001c34:	48000c00 	.word	0x48000c00
 8001c38:	48001000 	.word	0x48001000
 8001c3c:	48001400 	.word	0x48001400
 8001c40:	40010400 	.word	0x40010400

08001c44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b085      	sub	sp, #20
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	691a      	ldr	r2, [r3, #16]
 8001c54:	887b      	ldrh	r3, [r7, #2]
 8001c56:	4013      	ands	r3, r2
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d002      	beq.n	8001c62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	73fb      	strb	r3, [r7, #15]
 8001c60:	e001      	b.n	8001c66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c62:	2300      	movs	r3, #0
 8001c64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3714      	adds	r7, #20
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	807b      	strh	r3, [r7, #2]
 8001c80:	4613      	mov	r3, r2
 8001c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c84:	787b      	ldrb	r3, [r7, #1]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d003      	beq.n	8001c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c8a:	887a      	ldrh	r2, [r7, #2]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c90:	e002      	b.n	8001c98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c92:	887a      	ldrh	r2, [r7, #2]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c98:	bf00      	nop
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b085      	sub	sp, #20
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d141      	bne.n	8001d36 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cb2:	4b4b      	ldr	r3, [pc, #300]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cbe:	d131      	bne.n	8001d24 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001cc0:	4b47      	ldr	r3, [pc, #284]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cc6:	4a46      	ldr	r2, [pc, #280]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001ccc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cd0:	4b43      	ldr	r3, [pc, #268]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001cd8:	4a41      	ldr	r2, [pc, #260]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cde:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ce0:	4b40      	ldr	r3, [pc, #256]	@ (8001de4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2232      	movs	r2, #50	@ 0x32
 8001ce6:	fb02 f303 	mul.w	r3, r2, r3
 8001cea:	4a3f      	ldr	r2, [pc, #252]	@ (8001de8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001cec:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf0:	0c9b      	lsrs	r3, r3, #18
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cf6:	e002      	b.n	8001cfe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cfe:	4b38      	ldr	r3, [pc, #224]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d00:	695b      	ldr	r3, [r3, #20]
 8001d02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d0a:	d102      	bne.n	8001d12 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1f2      	bne.n	8001cf8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d12:	4b33      	ldr	r3, [pc, #204]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d14:	695b      	ldr	r3, [r3, #20]
 8001d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d1e:	d158      	bne.n	8001dd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e057      	b.n	8001dd4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d24:	4b2e      	ldr	r3, [pc, #184]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d2a:	4a2d      	ldr	r2, [pc, #180]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001d34:	e04d      	b.n	8001dd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d3c:	d141      	bne.n	8001dc2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d3e:	4b28      	ldr	r3, [pc, #160]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d4a:	d131      	bne.n	8001db0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d4c:	4b24      	ldr	r3, [pc, #144]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d52:	4a23      	ldr	r2, [pc, #140]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d5c:	4b20      	ldr	r3, [pc, #128]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d64:	4a1e      	ldr	r2, [pc, #120]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d6a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8001de4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2232      	movs	r2, #50	@ 0x32
 8001d72:	fb02 f303 	mul.w	r3, r2, r3
 8001d76:	4a1c      	ldr	r2, [pc, #112]	@ (8001de8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001d78:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7c:	0c9b      	lsrs	r3, r3, #18
 8001d7e:	3301      	adds	r3, #1
 8001d80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d82:	e002      	b.n	8001d8a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	3b01      	subs	r3, #1
 8001d88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d8a:	4b15      	ldr	r3, [pc, #84]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d8c:	695b      	ldr	r3, [r3, #20]
 8001d8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d96:	d102      	bne.n	8001d9e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d1f2      	bne.n	8001d84 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d9e:	4b10      	ldr	r3, [pc, #64]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001da0:	695b      	ldr	r3, [r3, #20]
 8001da2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001da6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001daa:	d112      	bne.n	8001dd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001dac:	2303      	movs	r3, #3
 8001dae:	e011      	b.n	8001dd4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001db0:	4b0b      	ldr	r3, [pc, #44]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001db6:	4a0a      	ldr	r2, [pc, #40]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001db8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dbc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001dc0:	e007      	b.n	8001dd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001dc2:	4b07      	ldr	r3, [pc, #28]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001dca:	4a05      	ldr	r2, [pc, #20]	@ (8001de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dcc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dd0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001dd2:	2300      	movs	r3, #0
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3714      	adds	r7, #20
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	40007000 	.word	0x40007000
 8001de4:	20000000 	.word	0x20000000
 8001de8:	431bde83 	.word	0x431bde83

08001dec <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001df0:	4b05      	ldr	r3, [pc, #20]	@ (8001e08 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	4a04      	ldr	r2, [pc, #16]	@ (8001e08 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001df6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dfa:	6093      	str	r3, [r2, #8]
}
 8001dfc:	bf00      	nop
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	40007000 	.word	0x40007000

08001e0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b088      	sub	sp, #32
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d101      	bne.n	8001e1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e2fe      	b.n	800241c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d075      	beq.n	8001f16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e2a:	4b97      	ldr	r3, [pc, #604]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f003 030c 	and.w	r3, r3, #12
 8001e32:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e34:	4b94      	ldr	r3, [pc, #592]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	f003 0303 	and.w	r3, r3, #3
 8001e3c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	2b0c      	cmp	r3, #12
 8001e42:	d102      	bne.n	8001e4a <HAL_RCC_OscConfig+0x3e>
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	2b03      	cmp	r3, #3
 8001e48:	d002      	beq.n	8001e50 <HAL_RCC_OscConfig+0x44>
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	2b08      	cmp	r3, #8
 8001e4e:	d10b      	bne.n	8001e68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e50:	4b8d      	ldr	r3, [pc, #564]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d05b      	beq.n	8001f14 <HAL_RCC_OscConfig+0x108>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d157      	bne.n	8001f14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e2d9      	b.n	800241c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e70:	d106      	bne.n	8001e80 <HAL_RCC_OscConfig+0x74>
 8001e72:	4b85      	ldr	r3, [pc, #532]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a84      	ldr	r2, [pc, #528]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e7c:	6013      	str	r3, [r2, #0]
 8001e7e:	e01d      	b.n	8001ebc <HAL_RCC_OscConfig+0xb0>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e88:	d10c      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x98>
 8001e8a:	4b7f      	ldr	r3, [pc, #508]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a7e      	ldr	r2, [pc, #504]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001e90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e94:	6013      	str	r3, [r2, #0]
 8001e96:	4b7c      	ldr	r3, [pc, #496]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a7b      	ldr	r2, [pc, #492]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ea0:	6013      	str	r3, [r2, #0]
 8001ea2:	e00b      	b.n	8001ebc <HAL_RCC_OscConfig+0xb0>
 8001ea4:	4b78      	ldr	r3, [pc, #480]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a77      	ldr	r2, [pc, #476]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001eaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001eae:	6013      	str	r3, [r2, #0]
 8001eb0:	4b75      	ldr	r3, [pc, #468]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a74      	ldr	r2, [pc, #464]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001eb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001eba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d013      	beq.n	8001eec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec4:	f7ff fb3e 	bl	8001544 <HAL_GetTick>
 8001ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ecc:	f7ff fb3a 	bl	8001544 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b64      	cmp	r3, #100	@ 0x64
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e29e      	b.n	800241c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ede:	4b6a      	ldr	r3, [pc, #424]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d0f0      	beq.n	8001ecc <HAL_RCC_OscConfig+0xc0>
 8001eea:	e014      	b.n	8001f16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eec:	f7ff fb2a 	bl	8001544 <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef4:	f7ff fb26 	bl	8001544 <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b64      	cmp	r3, #100	@ 0x64
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e28a      	b.n	800241c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f06:	4b60      	ldr	r3, [pc, #384]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1f0      	bne.n	8001ef4 <HAL_RCC_OscConfig+0xe8>
 8001f12:	e000      	b.n	8001f16 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0302 	and.w	r3, r3, #2
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d075      	beq.n	800200e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f22:	4b59      	ldr	r3, [pc, #356]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	f003 030c 	and.w	r3, r3, #12
 8001f2a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f2c:	4b56      	ldr	r3, [pc, #344]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	f003 0303 	and.w	r3, r3, #3
 8001f34:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	2b0c      	cmp	r3, #12
 8001f3a:	d102      	bne.n	8001f42 <HAL_RCC_OscConfig+0x136>
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d002      	beq.n	8001f48 <HAL_RCC_OscConfig+0x13c>
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	2b04      	cmp	r3, #4
 8001f46:	d11f      	bne.n	8001f88 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f48:	4b4f      	ldr	r3, [pc, #316]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d005      	beq.n	8001f60 <HAL_RCC_OscConfig+0x154>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d101      	bne.n	8001f60 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e25d      	b.n	800241c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f60:	4b49      	ldr	r3, [pc, #292]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	061b      	lsls	r3, r3, #24
 8001f6e:	4946      	ldr	r1, [pc, #280]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001f70:	4313      	orrs	r3, r2
 8001f72:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001f74:	4b45      	ldr	r3, [pc, #276]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff fa97 	bl	80014ac <HAL_InitTick>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d043      	beq.n	800200c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e249      	b.n	800241c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d023      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f90:	4b3d      	ldr	r3, [pc, #244]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a3c      	ldr	r2, [pc, #240]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001f96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f9c:	f7ff fad2 	bl	8001544 <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fa2:	e008      	b.n	8001fb6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fa4:	f7ff face 	bl	8001544 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e232      	b.n	800241c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fb6:	4b34      	ldr	r3, [pc, #208]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d0f0      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fc2:	4b31      	ldr	r3, [pc, #196]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	691b      	ldr	r3, [r3, #16]
 8001fce:	061b      	lsls	r3, r3, #24
 8001fd0:	492d      	ldr	r1, [pc, #180]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	604b      	str	r3, [r1, #4]
 8001fd6:	e01a      	b.n	800200e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fd8:	4b2b      	ldr	r3, [pc, #172]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a2a      	ldr	r2, [pc, #168]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8001fde:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001fe2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe4:	f7ff faae 	bl	8001544 <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fec:	f7ff faaa 	bl	8001544 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e20e      	b.n	800241c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ffe:	4b22      	ldr	r3, [pc, #136]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1f0      	bne.n	8001fec <HAL_RCC_OscConfig+0x1e0>
 800200a:	e000      	b.n	800200e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800200c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0308 	and.w	r3, r3, #8
 8002016:	2b00      	cmp	r3, #0
 8002018:	d041      	beq.n	800209e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	695b      	ldr	r3, [r3, #20]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d01c      	beq.n	800205c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002022:	4b19      	ldr	r3, [pc, #100]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8002024:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002028:	4a17      	ldr	r2, [pc, #92]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 800202a:	f043 0301 	orr.w	r3, r3, #1
 800202e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002032:	f7ff fa87 	bl	8001544 <HAL_GetTick>
 8002036:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002038:	e008      	b.n	800204c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800203a:	f7ff fa83 	bl	8001544 <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	2b02      	cmp	r3, #2
 8002046:	d901      	bls.n	800204c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e1e7      	b.n	800241c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800204c:	4b0e      	ldr	r3, [pc, #56]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 800204e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d0ef      	beq.n	800203a <HAL_RCC_OscConfig+0x22e>
 800205a:	e020      	b.n	800209e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800205c:	4b0a      	ldr	r3, [pc, #40]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 800205e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002062:	4a09      	ldr	r2, [pc, #36]	@ (8002088 <HAL_RCC_OscConfig+0x27c>)
 8002064:	f023 0301 	bic.w	r3, r3, #1
 8002068:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800206c:	f7ff fa6a 	bl	8001544 <HAL_GetTick>
 8002070:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002072:	e00d      	b.n	8002090 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002074:	f7ff fa66 	bl	8001544 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b02      	cmp	r3, #2
 8002080:	d906      	bls.n	8002090 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e1ca      	b.n	800241c <HAL_RCC_OscConfig+0x610>
 8002086:	bf00      	nop
 8002088:	40021000 	.word	0x40021000
 800208c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002090:	4b8c      	ldr	r3, [pc, #560]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 8002092:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	2b00      	cmp	r3, #0
 800209c:	d1ea      	bne.n	8002074 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0304 	and.w	r3, r3, #4
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	f000 80a6 	beq.w	80021f8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ac:	2300      	movs	r3, #0
 80020ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80020b0:	4b84      	ldr	r3, [pc, #528]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 80020b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d101      	bne.n	80020c0 <HAL_RCC_OscConfig+0x2b4>
 80020bc:	2301      	movs	r3, #1
 80020be:	e000      	b.n	80020c2 <HAL_RCC_OscConfig+0x2b6>
 80020c0:	2300      	movs	r3, #0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d00d      	beq.n	80020e2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020c6:	4b7f      	ldr	r3, [pc, #508]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 80020c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ca:	4a7e      	ldr	r2, [pc, #504]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 80020cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80020d2:	4b7c      	ldr	r3, [pc, #496]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 80020d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80020de:	2301      	movs	r3, #1
 80020e0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020e2:	4b79      	ldr	r3, [pc, #484]	@ (80022c8 <HAL_RCC_OscConfig+0x4bc>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d118      	bne.n	8002120 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020ee:	4b76      	ldr	r3, [pc, #472]	@ (80022c8 <HAL_RCC_OscConfig+0x4bc>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a75      	ldr	r2, [pc, #468]	@ (80022c8 <HAL_RCC_OscConfig+0x4bc>)
 80020f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020fa:	f7ff fa23 	bl	8001544 <HAL_GetTick>
 80020fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002100:	e008      	b.n	8002114 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002102:	f7ff fa1f 	bl	8001544 <HAL_GetTick>
 8002106:	4602      	mov	r2, r0
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	2b02      	cmp	r3, #2
 800210e:	d901      	bls.n	8002114 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002110:	2303      	movs	r3, #3
 8002112:	e183      	b.n	800241c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002114:	4b6c      	ldr	r3, [pc, #432]	@ (80022c8 <HAL_RCC_OscConfig+0x4bc>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800211c:	2b00      	cmp	r3, #0
 800211e:	d0f0      	beq.n	8002102 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d108      	bne.n	800213a <HAL_RCC_OscConfig+0x32e>
 8002128:	4b66      	ldr	r3, [pc, #408]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 800212a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800212e:	4a65      	ldr	r2, [pc, #404]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 8002130:	f043 0301 	orr.w	r3, r3, #1
 8002134:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002138:	e024      	b.n	8002184 <HAL_RCC_OscConfig+0x378>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	2b05      	cmp	r3, #5
 8002140:	d110      	bne.n	8002164 <HAL_RCC_OscConfig+0x358>
 8002142:	4b60      	ldr	r3, [pc, #384]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 8002144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002148:	4a5e      	ldr	r2, [pc, #376]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 800214a:	f043 0304 	orr.w	r3, r3, #4
 800214e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002152:	4b5c      	ldr	r3, [pc, #368]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 8002154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002158:	4a5a      	ldr	r2, [pc, #360]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 800215a:	f043 0301 	orr.w	r3, r3, #1
 800215e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002162:	e00f      	b.n	8002184 <HAL_RCC_OscConfig+0x378>
 8002164:	4b57      	ldr	r3, [pc, #348]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 8002166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800216a:	4a56      	ldr	r2, [pc, #344]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 800216c:	f023 0301 	bic.w	r3, r3, #1
 8002170:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002174:	4b53      	ldr	r3, [pc, #332]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 8002176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800217a:	4a52      	ldr	r2, [pc, #328]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 800217c:	f023 0304 	bic.w	r3, r3, #4
 8002180:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d016      	beq.n	80021ba <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800218c:	f7ff f9da 	bl	8001544 <HAL_GetTick>
 8002190:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002192:	e00a      	b.n	80021aa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002194:	f7ff f9d6 	bl	8001544 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d901      	bls.n	80021aa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e138      	b.n	800241c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021aa:	4b46      	ldr	r3, [pc, #280]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 80021ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d0ed      	beq.n	8002194 <HAL_RCC_OscConfig+0x388>
 80021b8:	e015      	b.n	80021e6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021ba:	f7ff f9c3 	bl	8001544 <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021c0:	e00a      	b.n	80021d8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c2:	f7ff f9bf 	bl	8001544 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e121      	b.n	800241c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021d8:	4b3a      	ldr	r3, [pc, #232]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 80021da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021de:	f003 0302 	and.w	r3, r3, #2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1ed      	bne.n	80021c2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021e6:	7ffb      	ldrb	r3, [r7, #31]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d105      	bne.n	80021f8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ec:	4b35      	ldr	r3, [pc, #212]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 80021ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f0:	4a34      	ldr	r2, [pc, #208]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 80021f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021f6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0320 	and.w	r3, r3, #32
 8002200:	2b00      	cmp	r3, #0
 8002202:	d03c      	beq.n	800227e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	699b      	ldr	r3, [r3, #24]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d01c      	beq.n	8002246 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800220c:	4b2d      	ldr	r3, [pc, #180]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 800220e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002212:	4a2c      	ldr	r2, [pc, #176]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 8002214:	f043 0301 	orr.w	r3, r3, #1
 8002218:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800221c:	f7ff f992 	bl	8001544 <HAL_GetTick>
 8002220:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002222:	e008      	b.n	8002236 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002224:	f7ff f98e 	bl	8001544 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b02      	cmp	r3, #2
 8002230:	d901      	bls.n	8002236 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e0f2      	b.n	800241c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002236:	4b23      	ldr	r3, [pc, #140]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 8002238:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	2b00      	cmp	r3, #0
 8002242:	d0ef      	beq.n	8002224 <HAL_RCC_OscConfig+0x418>
 8002244:	e01b      	b.n	800227e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002246:	4b1f      	ldr	r3, [pc, #124]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 8002248:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800224c:	4a1d      	ldr	r2, [pc, #116]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 800224e:	f023 0301 	bic.w	r3, r3, #1
 8002252:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002256:	f7ff f975 	bl	8001544 <HAL_GetTick>
 800225a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800225c:	e008      	b.n	8002270 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800225e:	f7ff f971 	bl	8001544 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	2b02      	cmp	r3, #2
 800226a:	d901      	bls.n	8002270 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e0d5      	b.n	800241c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002270:	4b14      	ldr	r3, [pc, #80]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 8002272:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1ef      	bne.n	800225e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	69db      	ldr	r3, [r3, #28]
 8002282:	2b00      	cmp	r3, #0
 8002284:	f000 80c9 	beq.w	800241a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002288:	4b0e      	ldr	r3, [pc, #56]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f003 030c 	and.w	r3, r3, #12
 8002290:	2b0c      	cmp	r3, #12
 8002292:	f000 8083 	beq.w	800239c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	2b02      	cmp	r3, #2
 800229c:	d15e      	bne.n	800235c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800229e:	4b09      	ldr	r3, [pc, #36]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a08      	ldr	r2, [pc, #32]	@ (80022c4 <HAL_RCC_OscConfig+0x4b8>)
 80022a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022aa:	f7ff f94b 	bl	8001544 <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022b0:	e00c      	b.n	80022cc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b2:	f7ff f947 	bl	8001544 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d905      	bls.n	80022cc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e0ab      	b.n	800241c <HAL_RCC_OscConfig+0x610>
 80022c4:	40021000 	.word	0x40021000
 80022c8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022cc:	4b55      	ldr	r3, [pc, #340]	@ (8002424 <HAL_RCC_OscConfig+0x618>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d1ec      	bne.n	80022b2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022d8:	4b52      	ldr	r3, [pc, #328]	@ (8002424 <HAL_RCC_OscConfig+0x618>)
 80022da:	68da      	ldr	r2, [r3, #12]
 80022dc:	4b52      	ldr	r3, [pc, #328]	@ (8002428 <HAL_RCC_OscConfig+0x61c>)
 80022de:	4013      	ands	r3, r2
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	6a11      	ldr	r1, [r2, #32]
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80022e8:	3a01      	subs	r2, #1
 80022ea:	0112      	lsls	r2, r2, #4
 80022ec:	4311      	orrs	r1, r2
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80022f2:	0212      	lsls	r2, r2, #8
 80022f4:	4311      	orrs	r1, r2
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80022fa:	0852      	lsrs	r2, r2, #1
 80022fc:	3a01      	subs	r2, #1
 80022fe:	0552      	lsls	r2, r2, #21
 8002300:	4311      	orrs	r1, r2
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002306:	0852      	lsrs	r2, r2, #1
 8002308:	3a01      	subs	r2, #1
 800230a:	0652      	lsls	r2, r2, #25
 800230c:	4311      	orrs	r1, r2
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002312:	06d2      	lsls	r2, r2, #27
 8002314:	430a      	orrs	r2, r1
 8002316:	4943      	ldr	r1, [pc, #268]	@ (8002424 <HAL_RCC_OscConfig+0x618>)
 8002318:	4313      	orrs	r3, r2
 800231a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800231c:	4b41      	ldr	r3, [pc, #260]	@ (8002424 <HAL_RCC_OscConfig+0x618>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a40      	ldr	r2, [pc, #256]	@ (8002424 <HAL_RCC_OscConfig+0x618>)
 8002322:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002326:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002328:	4b3e      	ldr	r3, [pc, #248]	@ (8002424 <HAL_RCC_OscConfig+0x618>)
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	4a3d      	ldr	r2, [pc, #244]	@ (8002424 <HAL_RCC_OscConfig+0x618>)
 800232e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002332:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002334:	f7ff f906 	bl	8001544 <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800233a:	e008      	b.n	800234e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800233c:	f7ff f902 	bl	8001544 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d901      	bls.n	800234e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e066      	b.n	800241c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800234e:	4b35      	ldr	r3, [pc, #212]	@ (8002424 <HAL_RCC_OscConfig+0x618>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d0f0      	beq.n	800233c <HAL_RCC_OscConfig+0x530>
 800235a:	e05e      	b.n	800241a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800235c:	4b31      	ldr	r3, [pc, #196]	@ (8002424 <HAL_RCC_OscConfig+0x618>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a30      	ldr	r2, [pc, #192]	@ (8002424 <HAL_RCC_OscConfig+0x618>)
 8002362:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002366:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002368:	f7ff f8ec 	bl	8001544 <HAL_GetTick>
 800236c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800236e:	e008      	b.n	8002382 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002370:	f7ff f8e8 	bl	8001544 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	2b02      	cmp	r3, #2
 800237c:	d901      	bls.n	8002382 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e04c      	b.n	800241c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002382:	4b28      	ldr	r3, [pc, #160]	@ (8002424 <HAL_RCC_OscConfig+0x618>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1f0      	bne.n	8002370 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800238e:	4b25      	ldr	r3, [pc, #148]	@ (8002424 <HAL_RCC_OscConfig+0x618>)
 8002390:	68da      	ldr	r2, [r3, #12]
 8002392:	4924      	ldr	r1, [pc, #144]	@ (8002424 <HAL_RCC_OscConfig+0x618>)
 8002394:	4b25      	ldr	r3, [pc, #148]	@ (800242c <HAL_RCC_OscConfig+0x620>)
 8002396:	4013      	ands	r3, r2
 8002398:	60cb      	str	r3, [r1, #12]
 800239a:	e03e      	b.n	800241a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d101      	bne.n	80023a8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e039      	b.n	800241c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80023a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002424 <HAL_RCC_OscConfig+0x618>)
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	f003 0203 	and.w	r2, r3, #3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a1b      	ldr	r3, [r3, #32]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d12c      	bne.n	8002416 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c6:	3b01      	subs	r3, #1
 80023c8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d123      	bne.n	8002416 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80023da:	429a      	cmp	r2, r3
 80023dc:	d11b      	bne.n	8002416 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d113      	bne.n	8002416 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f8:	085b      	lsrs	r3, r3, #1
 80023fa:	3b01      	subs	r3, #1
 80023fc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80023fe:	429a      	cmp	r2, r3
 8002400:	d109      	bne.n	8002416 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800240c:	085b      	lsrs	r3, r3, #1
 800240e:	3b01      	subs	r3, #1
 8002410:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002412:	429a      	cmp	r2, r3
 8002414:	d001      	beq.n	800241a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e000      	b.n	800241c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3720      	adds	r7, #32
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40021000 	.word	0x40021000
 8002428:	019f800c 	.word	0x019f800c
 800242c:	feeefffc 	.word	0xfeeefffc

08002430 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b086      	sub	sp, #24
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800243a:	2300      	movs	r3, #0
 800243c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e11e      	b.n	8002686 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002448:	4b91      	ldr	r3, [pc, #580]	@ (8002690 <HAL_RCC_ClockConfig+0x260>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 030f 	and.w	r3, r3, #15
 8002450:	683a      	ldr	r2, [r7, #0]
 8002452:	429a      	cmp	r2, r3
 8002454:	d910      	bls.n	8002478 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002456:	4b8e      	ldr	r3, [pc, #568]	@ (8002690 <HAL_RCC_ClockConfig+0x260>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f023 020f 	bic.w	r2, r3, #15
 800245e:	498c      	ldr	r1, [pc, #560]	@ (8002690 <HAL_RCC_ClockConfig+0x260>)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	4313      	orrs	r3, r2
 8002464:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002466:	4b8a      	ldr	r3, [pc, #552]	@ (8002690 <HAL_RCC_ClockConfig+0x260>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 030f 	and.w	r3, r3, #15
 800246e:	683a      	ldr	r2, [r7, #0]
 8002470:	429a      	cmp	r2, r3
 8002472:	d001      	beq.n	8002478 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e106      	b.n	8002686 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	2b00      	cmp	r3, #0
 8002482:	d073      	beq.n	800256c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	2b03      	cmp	r3, #3
 800248a:	d129      	bne.n	80024e0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800248c:	4b81      	ldr	r3, [pc, #516]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002494:	2b00      	cmp	r3, #0
 8002496:	d101      	bne.n	800249c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e0f4      	b.n	8002686 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800249c:	f000 f99e 	bl	80027dc <RCC_GetSysClockFreqFromPLLSource>
 80024a0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	4a7c      	ldr	r2, [pc, #496]	@ (8002698 <HAL_RCC_ClockConfig+0x268>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d93f      	bls.n	800252a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80024aa:	4b7a      	ldr	r3, [pc, #488]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d009      	beq.n	80024ca <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d033      	beq.n	800252a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d12f      	bne.n	800252a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80024ca:	4b72      	ldr	r3, [pc, #456]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80024d2:	4a70      	ldr	r2, [pc, #448]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 80024d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024d8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80024da:	2380      	movs	r3, #128	@ 0x80
 80024dc:	617b      	str	r3, [r7, #20]
 80024de:	e024      	b.n	800252a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d107      	bne.n	80024f8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024e8:	4b6a      	ldr	r3, [pc, #424]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d109      	bne.n	8002508 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e0c6      	b.n	8002686 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024f8:	4b66      	ldr	r3, [pc, #408]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002500:	2b00      	cmp	r3, #0
 8002502:	d101      	bne.n	8002508 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e0be      	b.n	8002686 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002508:	f000 f8ce 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 800250c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	4a61      	ldr	r2, [pc, #388]	@ (8002698 <HAL_RCC_ClockConfig+0x268>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d909      	bls.n	800252a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002516:	4b5f      	ldr	r3, [pc, #380]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800251e:	4a5d      	ldr	r2, [pc, #372]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 8002520:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002524:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002526:	2380      	movs	r3, #128	@ 0x80
 8002528:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800252a:	4b5a      	ldr	r3, [pc, #360]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f023 0203 	bic.w	r2, r3, #3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	4957      	ldr	r1, [pc, #348]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 8002538:	4313      	orrs	r3, r2
 800253a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800253c:	f7ff f802 	bl	8001544 <HAL_GetTick>
 8002540:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002542:	e00a      	b.n	800255a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002544:	f7fe fffe 	bl	8001544 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002552:	4293      	cmp	r3, r2
 8002554:	d901      	bls.n	800255a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e095      	b.n	8002686 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800255a:	4b4e      	ldr	r3, [pc, #312]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f003 020c 	and.w	r2, r3, #12
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	429a      	cmp	r2, r3
 800256a:	d1eb      	bne.n	8002544 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	2b00      	cmp	r3, #0
 8002576:	d023      	beq.n	80025c0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0304 	and.w	r3, r3, #4
 8002580:	2b00      	cmp	r3, #0
 8002582:	d005      	beq.n	8002590 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002584:	4b43      	ldr	r3, [pc, #268]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	4a42      	ldr	r2, [pc, #264]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 800258a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800258e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0308 	and.w	r3, r3, #8
 8002598:	2b00      	cmp	r3, #0
 800259a:	d007      	beq.n	80025ac <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800259c:	4b3d      	ldr	r3, [pc, #244]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80025a4:	4a3b      	ldr	r2, [pc, #236]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 80025a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80025aa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025ac:	4b39      	ldr	r3, [pc, #228]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	4936      	ldr	r1, [pc, #216]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	608b      	str	r3, [r1, #8]
 80025be:	e008      	b.n	80025d2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	2b80      	cmp	r3, #128	@ 0x80
 80025c4:	d105      	bne.n	80025d2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80025c6:	4b33      	ldr	r3, [pc, #204]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	4a32      	ldr	r2, [pc, #200]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 80025cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025d0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002690 <HAL_RCC_ClockConfig+0x260>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 030f 	and.w	r3, r3, #15
 80025da:	683a      	ldr	r2, [r7, #0]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d21d      	bcs.n	800261c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e0:	4b2b      	ldr	r3, [pc, #172]	@ (8002690 <HAL_RCC_ClockConfig+0x260>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f023 020f 	bic.w	r2, r3, #15
 80025e8:	4929      	ldr	r1, [pc, #164]	@ (8002690 <HAL_RCC_ClockConfig+0x260>)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80025f0:	f7fe ffa8 	bl	8001544 <HAL_GetTick>
 80025f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025f6:	e00a      	b.n	800260e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025f8:	f7fe ffa4 	bl	8001544 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002606:	4293      	cmp	r3, r2
 8002608:	d901      	bls.n	800260e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e03b      	b.n	8002686 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800260e:	4b20      	ldr	r3, [pc, #128]	@ (8002690 <HAL_RCC_ClockConfig+0x260>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 030f 	and.w	r3, r3, #15
 8002616:	683a      	ldr	r2, [r7, #0]
 8002618:	429a      	cmp	r2, r3
 800261a:	d1ed      	bne.n	80025f8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0304 	and.w	r3, r3, #4
 8002624:	2b00      	cmp	r3, #0
 8002626:	d008      	beq.n	800263a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002628:	4b1a      	ldr	r3, [pc, #104]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	4917      	ldr	r1, [pc, #92]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 8002636:	4313      	orrs	r3, r2
 8002638:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0308 	and.w	r3, r3, #8
 8002642:	2b00      	cmp	r3, #0
 8002644:	d009      	beq.n	800265a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002646:	4b13      	ldr	r3, [pc, #76]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	490f      	ldr	r1, [pc, #60]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 8002656:	4313      	orrs	r3, r2
 8002658:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800265a:	f000 f825 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 800265e:	4602      	mov	r2, r0
 8002660:	4b0c      	ldr	r3, [pc, #48]	@ (8002694 <HAL_RCC_ClockConfig+0x264>)
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	091b      	lsrs	r3, r3, #4
 8002666:	f003 030f 	and.w	r3, r3, #15
 800266a:	490c      	ldr	r1, [pc, #48]	@ (800269c <HAL_RCC_ClockConfig+0x26c>)
 800266c:	5ccb      	ldrb	r3, [r1, r3]
 800266e:	f003 031f 	and.w	r3, r3, #31
 8002672:	fa22 f303 	lsr.w	r3, r2, r3
 8002676:	4a0a      	ldr	r2, [pc, #40]	@ (80026a0 <HAL_RCC_ClockConfig+0x270>)
 8002678:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800267a:	4b0a      	ldr	r3, [pc, #40]	@ (80026a4 <HAL_RCC_ClockConfig+0x274>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4618      	mov	r0, r3
 8002680:	f7fe ff14 	bl	80014ac <HAL_InitTick>
 8002684:	4603      	mov	r3, r0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3718      	adds	r7, #24
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	40022000 	.word	0x40022000
 8002694:	40021000 	.word	0x40021000
 8002698:	04c4b400 	.word	0x04c4b400
 800269c:	0800740c 	.word	0x0800740c
 80026a0:	20000000 	.word	0x20000000
 80026a4:	20000004 	.word	0x20000004

080026a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b087      	sub	sp, #28
 80026ac:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80026ae:	4b2c      	ldr	r3, [pc, #176]	@ (8002760 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 030c 	and.w	r3, r3, #12
 80026b6:	2b04      	cmp	r3, #4
 80026b8:	d102      	bne.n	80026c0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80026ba:	4b2a      	ldr	r3, [pc, #168]	@ (8002764 <HAL_RCC_GetSysClockFreq+0xbc>)
 80026bc:	613b      	str	r3, [r7, #16]
 80026be:	e047      	b.n	8002750 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80026c0:	4b27      	ldr	r3, [pc, #156]	@ (8002760 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f003 030c 	and.w	r3, r3, #12
 80026c8:	2b08      	cmp	r3, #8
 80026ca:	d102      	bne.n	80026d2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80026cc:	4b26      	ldr	r3, [pc, #152]	@ (8002768 <HAL_RCC_GetSysClockFreq+0xc0>)
 80026ce:	613b      	str	r3, [r7, #16]
 80026d0:	e03e      	b.n	8002750 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80026d2:	4b23      	ldr	r3, [pc, #140]	@ (8002760 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f003 030c 	and.w	r3, r3, #12
 80026da:	2b0c      	cmp	r3, #12
 80026dc:	d136      	bne.n	800274c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80026de:	4b20      	ldr	r3, [pc, #128]	@ (8002760 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	f003 0303 	and.w	r3, r3, #3
 80026e6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80026e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002760 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	091b      	lsrs	r3, r3, #4
 80026ee:	f003 030f 	and.w	r3, r3, #15
 80026f2:	3301      	adds	r3, #1
 80026f4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2b03      	cmp	r3, #3
 80026fa:	d10c      	bne.n	8002716 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80026fc:	4a1a      	ldr	r2, [pc, #104]	@ (8002768 <HAL_RCC_GetSysClockFreq+0xc0>)
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	fbb2 f3f3 	udiv	r3, r2, r3
 8002704:	4a16      	ldr	r2, [pc, #88]	@ (8002760 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002706:	68d2      	ldr	r2, [r2, #12]
 8002708:	0a12      	lsrs	r2, r2, #8
 800270a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800270e:	fb02 f303 	mul.w	r3, r2, r3
 8002712:	617b      	str	r3, [r7, #20]
      break;
 8002714:	e00c      	b.n	8002730 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002716:	4a13      	ldr	r2, [pc, #76]	@ (8002764 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	fbb2 f3f3 	udiv	r3, r2, r3
 800271e:	4a10      	ldr	r2, [pc, #64]	@ (8002760 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002720:	68d2      	ldr	r2, [r2, #12]
 8002722:	0a12      	lsrs	r2, r2, #8
 8002724:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002728:	fb02 f303 	mul.w	r3, r2, r3
 800272c:	617b      	str	r3, [r7, #20]
      break;
 800272e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002730:	4b0b      	ldr	r3, [pc, #44]	@ (8002760 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	0e5b      	lsrs	r3, r3, #25
 8002736:	f003 0303 	and.w	r3, r3, #3
 800273a:	3301      	adds	r3, #1
 800273c:	005b      	lsls	r3, r3, #1
 800273e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002740:	697a      	ldr	r2, [r7, #20]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	fbb2 f3f3 	udiv	r3, r2, r3
 8002748:	613b      	str	r3, [r7, #16]
 800274a:	e001      	b.n	8002750 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800274c:	2300      	movs	r3, #0
 800274e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002750:	693b      	ldr	r3, [r7, #16]
}
 8002752:	4618      	mov	r0, r3
 8002754:	371c      	adds	r7, #28
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	40021000 	.word	0x40021000
 8002764:	00f42400 	.word	0x00f42400
 8002768:	016e3600 	.word	0x016e3600

0800276c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002770:	4b03      	ldr	r3, [pc, #12]	@ (8002780 <HAL_RCC_GetHCLKFreq+0x14>)
 8002772:	681b      	ldr	r3, [r3, #0]
}
 8002774:	4618      	mov	r0, r3
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	20000000 	.word	0x20000000

08002784 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002788:	f7ff fff0 	bl	800276c <HAL_RCC_GetHCLKFreq>
 800278c:	4602      	mov	r2, r0
 800278e:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	0a1b      	lsrs	r3, r3, #8
 8002794:	f003 0307 	and.w	r3, r3, #7
 8002798:	4904      	ldr	r1, [pc, #16]	@ (80027ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800279a:	5ccb      	ldrb	r3, [r1, r3]
 800279c:	f003 031f 	and.w	r3, r3, #31
 80027a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	40021000 	.word	0x40021000
 80027ac:	0800741c 	.word	0x0800741c

080027b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80027b4:	f7ff ffda 	bl	800276c <HAL_RCC_GetHCLKFreq>
 80027b8:	4602      	mov	r2, r0
 80027ba:	4b06      	ldr	r3, [pc, #24]	@ (80027d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	0adb      	lsrs	r3, r3, #11
 80027c0:	f003 0307 	and.w	r3, r3, #7
 80027c4:	4904      	ldr	r1, [pc, #16]	@ (80027d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80027c6:	5ccb      	ldrb	r3, [r1, r3]
 80027c8:	f003 031f 	and.w	r3, r3, #31
 80027cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40021000 	.word	0x40021000
 80027d8:	0800741c 	.word	0x0800741c

080027dc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	b087      	sub	sp, #28
 80027e0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80027e2:	4b1e      	ldr	r3, [pc, #120]	@ (800285c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	f003 0303 	and.w	r3, r3, #3
 80027ea:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80027ec:	4b1b      	ldr	r3, [pc, #108]	@ (800285c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	091b      	lsrs	r3, r3, #4
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	3301      	adds	r3, #1
 80027f8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	2b03      	cmp	r3, #3
 80027fe:	d10c      	bne.n	800281a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002800:	4a17      	ldr	r2, [pc, #92]	@ (8002860 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	fbb2 f3f3 	udiv	r3, r2, r3
 8002808:	4a14      	ldr	r2, [pc, #80]	@ (800285c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800280a:	68d2      	ldr	r2, [r2, #12]
 800280c:	0a12      	lsrs	r2, r2, #8
 800280e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002812:	fb02 f303 	mul.w	r3, r2, r3
 8002816:	617b      	str	r3, [r7, #20]
    break;
 8002818:	e00c      	b.n	8002834 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800281a:	4a12      	ldr	r2, [pc, #72]	@ (8002864 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002822:	4a0e      	ldr	r2, [pc, #56]	@ (800285c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002824:	68d2      	ldr	r2, [r2, #12]
 8002826:	0a12      	lsrs	r2, r2, #8
 8002828:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800282c:	fb02 f303 	mul.w	r3, r2, r3
 8002830:	617b      	str	r3, [r7, #20]
    break;
 8002832:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002834:	4b09      	ldr	r3, [pc, #36]	@ (800285c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	0e5b      	lsrs	r3, r3, #25
 800283a:	f003 0303 	and.w	r3, r3, #3
 800283e:	3301      	adds	r3, #1
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002844:	697a      	ldr	r2, [r7, #20]
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	fbb2 f3f3 	udiv	r3, r2, r3
 800284c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800284e:	687b      	ldr	r3, [r7, #4]
}
 8002850:	4618      	mov	r0, r3
 8002852:	371c      	adds	r7, #28
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr
 800285c:	40021000 	.word	0x40021000
 8002860:	016e3600 	.word	0x016e3600
 8002864:	00f42400 	.word	0x00f42400

08002868 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002870:	2300      	movs	r3, #0
 8002872:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002874:	2300      	movs	r3, #0
 8002876:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002880:	2b00      	cmp	r3, #0
 8002882:	f000 8098 	beq.w	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002886:	2300      	movs	r3, #0
 8002888:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800288a:	4b43      	ldr	r3, [pc, #268]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800288c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800288e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d10d      	bne.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002896:	4b40      	ldr	r3, [pc, #256]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800289a:	4a3f      	ldr	r2, [pc, #252]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800289c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80028a2:	4b3d      	ldr	r3, [pc, #244]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028aa:	60bb      	str	r3, [r7, #8]
 80028ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028ae:	2301      	movs	r3, #1
 80028b0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028b2:	4b3a      	ldr	r3, [pc, #232]	@ (800299c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a39      	ldr	r2, [pc, #228]	@ (800299c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80028b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028bc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028be:	f7fe fe41 	bl	8001544 <HAL_GetTick>
 80028c2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028c4:	e009      	b.n	80028da <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028c6:	f7fe fe3d 	bl	8001544 <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d902      	bls.n	80028da <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	74fb      	strb	r3, [r7, #19]
        break;
 80028d8:	e005      	b.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028da:	4b30      	ldr	r3, [pc, #192]	@ (800299c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d0ef      	beq.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80028e6:	7cfb      	ldrb	r3, [r7, #19]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d159      	bne.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80028ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028f6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d01e      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	429a      	cmp	r2, r3
 8002906:	d019      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002908:	4b23      	ldr	r3, [pc, #140]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800290a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800290e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002912:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002914:	4b20      	ldr	r3, [pc, #128]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800291a:	4a1f      	ldr	r2, [pc, #124]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800291c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002920:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002924:	4b1c      	ldr	r3, [pc, #112]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800292a:	4a1b      	ldr	r2, [pc, #108]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800292c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002930:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002934:	4a18      	ldr	r2, [pc, #96]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b00      	cmp	r3, #0
 8002944:	d016      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002946:	f7fe fdfd 	bl	8001544 <HAL_GetTick>
 800294a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800294c:	e00b      	b.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800294e:	f7fe fdf9 	bl	8001544 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	f241 3288 	movw	r2, #5000	@ 0x1388
 800295c:	4293      	cmp	r3, r2
 800295e:	d902      	bls.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	74fb      	strb	r3, [r7, #19]
            break;
 8002964:	e006      	b.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002966:	4b0c      	ldr	r3, [pc, #48]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d0ec      	beq.n	800294e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002974:	7cfb      	ldrb	r3, [r7, #19]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d10b      	bne.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800297a:	4b07      	ldr	r3, [pc, #28]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800297c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002980:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002988:	4903      	ldr	r1, [pc, #12]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800298a:	4313      	orrs	r3, r2
 800298c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002990:	e008      	b.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002992:	7cfb      	ldrb	r3, [r7, #19]
 8002994:	74bb      	strb	r3, [r7, #18]
 8002996:	e005      	b.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002998:	40021000 	.word	0x40021000
 800299c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029a0:	7cfb      	ldrb	r3, [r7, #19]
 80029a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029a4:	7c7b      	ldrb	r3, [r7, #17]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d105      	bne.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029aa:	4ba7      	ldr	r3, [pc, #668]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ae:	4aa6      	ldr	r2, [pc, #664]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029b4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d00a      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029c2:	4ba1      	ldr	r3, [pc, #644]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029c8:	f023 0203 	bic.w	r2, r3, #3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	499d      	ldr	r1, [pc, #628]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029d2:	4313      	orrs	r3, r2
 80029d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0302 	and.w	r3, r3, #2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d00a      	beq.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029e4:	4b98      	ldr	r3, [pc, #608]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ea:	f023 020c 	bic.w	r2, r3, #12
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	4995      	ldr	r1, [pc, #596]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0304 	and.w	r3, r3, #4
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00a      	beq.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a06:	4b90      	ldr	r3, [pc, #576]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a0c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	498c      	ldr	r1, [pc, #560]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a16:	4313      	orrs	r3, r2
 8002a18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0308 	and.w	r3, r3, #8
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d00a      	beq.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002a28:	4b87      	ldr	r3, [pc, #540]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a2e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	4984      	ldr	r1, [pc, #528]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0310 	and.w	r3, r3, #16
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00a      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002a4a:	4b7f      	ldr	r3, [pc, #508]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	695b      	ldr	r3, [r3, #20]
 8002a58:	497b      	ldr	r1, [pc, #492]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0320 	and.w	r3, r3, #32
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d00a      	beq.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a6c:	4b76      	ldr	r3, [pc, #472]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a72:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	699b      	ldr	r3, [r3, #24]
 8002a7a:	4973      	ldr	r1, [pc, #460]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00a      	beq.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a8e:	4b6e      	ldr	r3, [pc, #440]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a94:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	69db      	ldr	r3, [r3, #28]
 8002a9c:	496a      	ldr	r1, [pc, #424]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00a      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ab0:	4b65      	ldr	r3, [pc, #404]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ab6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a1b      	ldr	r3, [r3, #32]
 8002abe:	4962      	ldr	r1, [pc, #392]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d00a      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ad2:	4b5d      	ldr	r3, [pc, #372]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ad8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae0:	4959      	ldr	r1, [pc, #356]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d00a      	beq.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002af4:	4b54      	ldr	r3, [pc, #336]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002af6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002afa:	f023 0203 	bic.w	r2, r3, #3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b02:	4951      	ldr	r1, [pc, #324]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00a      	beq.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002b16:	4b4c      	ldr	r3, [pc, #304]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b1c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b24:	4948      	ldr	r1, [pc, #288]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d015      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b38:	4b43      	ldr	r3, [pc, #268]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b46:	4940      	ldr	r1, [pc, #256]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b56:	d105      	bne.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b58:	4b3b      	ldr	r3, [pc, #236]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	4a3a      	ldr	r2, [pc, #232]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b62:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d015      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002b70:	4b35      	ldr	r3, [pc, #212]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b76:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b7e:	4932      	ldr	r1, [pc, #200]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b8e:	d105      	bne.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b90:	4b2d      	ldr	r3, [pc, #180]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	4a2c      	ldr	r2, [pc, #176]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b9a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d015      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002ba8:	4b27      	ldr	r3, [pc, #156]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bae:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bb6:	4924      	ldr	r1, [pc, #144]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bc6:	d105      	bne.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bc8:	4b1f      	ldr	r3, [pc, #124]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	4a1e      	ldr	r2, [pc, #120]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002bd2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d015      	beq.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002be0:	4b19      	ldr	r3, [pc, #100]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002be6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bee:	4916      	ldr	r1, [pc, #88]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002bfe:	d105      	bne.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c00:	4b11      	ldr	r3, [pc, #68]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	4a10      	ldr	r2, [pc, #64]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c0a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d019      	beq.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002c18:	4b0b      	ldr	r3, [pc, #44]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c1e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c26:	4908      	ldr	r1, [pc, #32]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c36:	d109      	bne.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c38:	4b03      	ldr	r3, [pc, #12]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	4a02      	ldr	r2, [pc, #8]	@ (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c42:	60d3      	str	r3, [r2, #12]
 8002c44:	e002      	b.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002c46:	bf00      	nop
 8002c48:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d015      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002c58:	4b29      	ldr	r3, [pc, #164]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c5e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c66:	4926      	ldr	r1, [pc, #152]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c76:	d105      	bne.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002c78:	4b21      	ldr	r3, [pc, #132]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	4a20      	ldr	r2, [pc, #128]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c82:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d015      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002c90:	4b1b      	ldr	r3, [pc, #108]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c96:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c9e:	4918      	ldr	r1, [pc, #96]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002caa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cae:	d105      	bne.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002cb0:	4b13      	ldr	r3, [pc, #76]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	4a12      	ldr	r2, [pc, #72]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002cb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cba:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d015      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002cc8:	4b0d      	ldr	r3, [pc, #52]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002cca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002cce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd6:	490a      	ldr	r1, [pc, #40]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ce2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002ce6:	d105      	bne.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ce8:	4b05      	ldr	r3, [pc, #20]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	4a04      	ldr	r2, [pc, #16]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002cee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002cf2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002cf4:	7cbb      	ldrb	r3, [r7, #18]
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3718      	adds	r7, #24
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	40021000 	.word	0x40021000

08002d04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d101      	bne.n	8002d16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e09d      	b.n	8002e52 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d108      	bne.n	8002d30 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d26:	d009      	beq.n	8002d3c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	61da      	str	r2, [r3, #28]
 8002d2e:	e005      	b.n	8002d3c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d106      	bne.n	8002d5c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f7fe f8cc 	bl	8000ef4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2202      	movs	r2, #2
 8002d60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d72:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002d7c:	d902      	bls.n	8002d84 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60fb      	str	r3, [r7, #12]
 8002d82:	e002      	b.n	8002d8a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002d84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d88:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	68db      	ldr	r3, [r3, #12]
 8002d8e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002d92:	d007      	beq.n	8002da4 <HAL_SPI_Init+0xa0>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002d9c:	d002      	beq.n	8002da4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002db4:	431a      	orrs	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	431a      	orrs	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	695b      	ldr	r3, [r3, #20]
 8002dc4:	f003 0301 	and.w	r3, r3, #1
 8002dc8:	431a      	orrs	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	699b      	ldr	r3, [r3, #24]
 8002dce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dd2:	431a      	orrs	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	69db      	ldr	r3, [r3, #28]
 8002dd8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a1b      	ldr	r3, [r3, #32]
 8002de2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002de6:	ea42 0103 	orr.w	r1, r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dee:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	430a      	orrs	r2, r1
 8002df8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	0c1b      	lsrs	r3, r3, #16
 8002e00:	f003 0204 	and.w	r2, r3, #4
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e08:	f003 0310 	and.w	r3, r3, #16
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e12:	f003 0308 	and.w	r3, r3, #8
 8002e16:	431a      	orrs	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002e20:	ea42 0103 	orr.w	r1, r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	69da      	ldr	r2, [r3, #28]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e40:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b088      	sub	sp, #32
 8002e5e:	af02      	add	r7, sp, #8
 8002e60:	60f8      	str	r0, [r7, #12]
 8002e62:	60b9      	str	r1, [r7, #8]
 8002e64:	603b      	str	r3, [r7, #0]
 8002e66:	4613      	mov	r3, r2
 8002e68:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d002      	beq.n	8002e80 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002e7e:	e11a      	b.n	80030b6 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e88:	d112      	bne.n	8002eb0 <HAL_SPI_Receive+0x56>
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d10e      	bne.n	8002eb0 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2204      	movs	r2, #4
 8002e96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002e9a:	88fa      	ldrh	r2, [r7, #6]
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	9300      	str	r3, [sp, #0]
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	68ba      	ldr	r2, [r7, #8]
 8002ea4:	68b9      	ldr	r1, [r7, #8]
 8002ea6:	68f8      	ldr	r0, [r7, #12]
 8002ea8:	f000 f90e 	bl	80030c8 <HAL_SPI_TransmitReceive>
 8002eac:	4603      	mov	r3, r0
 8002eae:	e107      	b.n	80030c0 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d101      	bne.n	8002ebe <HAL_SPI_Receive+0x64>
 8002eba:	2302      	movs	r3, #2
 8002ebc:	e100      	b.n	80030c0 <HAL_SPI_Receive+0x266>
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002ec6:	f7fe fb3d 	bl	8001544 <HAL_GetTick>
 8002eca:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d002      	beq.n	8002ed8 <HAL_SPI_Receive+0x7e>
 8002ed2:	88fb      	ldrh	r3, [r7, #6]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d102      	bne.n	8002ede <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002edc:	e0eb      	b.n	80030b6 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2204      	movs	r2, #4
 8002ee2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	68ba      	ldr	r2, [r7, #8]
 8002ef0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	88fa      	ldrh	r2, [r7, #6]
 8002ef6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	88fa      	ldrh	r2, [r7, #6]
 8002efe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2200      	movs	r2, #0
 8002f06:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002f28:	d908      	bls.n	8002f3c <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	685a      	ldr	r2, [r3, #4]
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f38:	605a      	str	r2, [r3, #4]
 8002f3a:	e007      	b.n	8002f4c <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	685a      	ldr	r2, [r3, #4]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002f4a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f54:	d10f      	bne.n	8002f76 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f64:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002f74:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f80:	2b40      	cmp	r3, #64	@ 0x40
 8002f82:	d007      	beq.n	8002f94 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f92:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002f9c:	d86f      	bhi.n	800307e <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002f9e:	e034      	b.n	800300a <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d117      	bne.n	8002fde <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f103 020c 	add.w	r2, r3, #12
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fba:	7812      	ldrb	r2, [r2, #0]
 8002fbc:	b2d2      	uxtb	r2, r2
 8002fbe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc4:	1c5a      	adds	r2, r3, #1
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	b29a      	uxth	r2, r3
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8002fdc:	e015      	b.n	800300a <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fde:	f7fe fab1 	bl	8001544 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	683a      	ldr	r2, [r7, #0]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d803      	bhi.n	8002ff6 <HAL_SPI_Receive+0x19c>
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ff4:	d102      	bne.n	8002ffc <HAL_SPI_Receive+0x1a2>
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d106      	bne.n	800300a <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003008:	e055      	b.n	80030b6 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003010:	b29b      	uxth	r3, r3
 8003012:	2b00      	cmp	r3, #0
 8003014:	d1c4      	bne.n	8002fa0 <HAL_SPI_Receive+0x146>
 8003016:	e038      	b.n	800308a <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b01      	cmp	r3, #1
 8003024:	d115      	bne.n	8003052 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68da      	ldr	r2, [r3, #12]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003030:	b292      	uxth	r2, r2
 8003032:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003038:	1c9a      	adds	r2, r3, #2
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003044:	b29b      	uxth	r3, r3
 8003046:	3b01      	subs	r3, #1
 8003048:	b29a      	uxth	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003050:	e015      	b.n	800307e <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003052:	f7fe fa77 	bl	8001544 <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	683a      	ldr	r2, [r7, #0]
 800305e:	429a      	cmp	r2, r3
 8003060:	d803      	bhi.n	800306a <HAL_SPI_Receive+0x210>
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003068:	d102      	bne.n	8003070 <HAL_SPI_Receive+0x216>
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d106      	bne.n	800307e <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800307c:	e01b      	b.n	80030b6 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003084:	b29b      	uxth	r3, r3
 8003086:	2b00      	cmp	r3, #0
 8003088:	d1c6      	bne.n	8003018 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800308a:	693a      	ldr	r2, [r7, #16]
 800308c:	6839      	ldr	r1, [r7, #0]
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	f000 fb5a 	bl	8003748 <SPI_EndRxTransaction>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d002      	beq.n	80030a0 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2220      	movs	r2, #32
 800309e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d002      	beq.n	80030ae <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	75fb      	strb	r3, [r7, #23]
 80030ac:	e003      	b.n	80030b6 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2201      	movs	r2, #1
 80030b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80030be:	7dfb      	ldrb	r3, [r7, #23]
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3718      	adds	r7, #24
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b08a      	sub	sp, #40	@ 0x28
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
 80030d4:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80030d6:	2301      	movs	r3, #1
 80030d8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80030da:	2300      	movs	r3, #0
 80030dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d101      	bne.n	80030ee <HAL_SPI_TransmitReceive+0x26>
 80030ea:	2302      	movs	r3, #2
 80030ec:	e20a      	b.n	8003504 <HAL_SPI_TransmitReceive+0x43c>
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80030f6:	f7fe fa25 	bl	8001544 <HAL_GetTick>
 80030fa:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003102:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800310a:	887b      	ldrh	r3, [r7, #2]
 800310c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800310e:	887b      	ldrh	r3, [r7, #2]
 8003110:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003112:	7efb      	ldrb	r3, [r7, #27]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d00e      	beq.n	8003136 <HAL_SPI_TransmitReceive+0x6e>
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800311e:	d106      	bne.n	800312e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d102      	bne.n	800312e <HAL_SPI_TransmitReceive+0x66>
 8003128:	7efb      	ldrb	r3, [r7, #27]
 800312a:	2b04      	cmp	r3, #4
 800312c:	d003      	beq.n	8003136 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800312e:	2302      	movs	r3, #2
 8003130:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003134:	e1e0      	b.n	80034f8 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d005      	beq.n	8003148 <HAL_SPI_TransmitReceive+0x80>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d002      	beq.n	8003148 <HAL_SPI_TransmitReceive+0x80>
 8003142:	887b      	ldrh	r3, [r7, #2]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d103      	bne.n	8003150 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800314e:	e1d3      	b.n	80034f8 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2b04      	cmp	r3, #4
 800315a:	d003      	beq.n	8003164 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2205      	movs	r2, #5
 8003160:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2200      	movs	r2, #0
 8003168:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	887a      	ldrh	r2, [r7, #2]
 8003174:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	887a      	ldrh	r2, [r7, #2]
 800317c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	68ba      	ldr	r2, [r7, #8]
 8003184:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	887a      	ldrh	r2, [r7, #2]
 800318a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	887a      	ldrh	r2, [r7, #2]
 8003190:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80031a6:	d802      	bhi.n	80031ae <HAL_SPI_TransmitReceive+0xe6>
 80031a8:	8a3b      	ldrh	r3, [r7, #16]
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d908      	bls.n	80031c0 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80031bc:	605a      	str	r2, [r3, #4]
 80031be:	e007      	b.n	80031d0 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80031ce:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031da:	2b40      	cmp	r3, #64	@ 0x40
 80031dc:	d007      	beq.n	80031ee <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80031f6:	f240 8081 	bls.w	80032fc <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d002      	beq.n	8003208 <HAL_SPI_TransmitReceive+0x140>
 8003202:	8a7b      	ldrh	r3, [r7, #18]
 8003204:	2b01      	cmp	r3, #1
 8003206:	d16d      	bne.n	80032e4 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800320c:	881a      	ldrh	r2, [r3, #0]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003218:	1c9a      	adds	r2, r3, #2
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003222:	b29b      	uxth	r3, r3
 8003224:	3b01      	subs	r3, #1
 8003226:	b29a      	uxth	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800322c:	e05a      	b.n	80032e4 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 0302 	and.w	r3, r3, #2
 8003238:	2b02      	cmp	r3, #2
 800323a:	d11b      	bne.n	8003274 <HAL_SPI_TransmitReceive+0x1ac>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003240:	b29b      	uxth	r3, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d016      	beq.n	8003274 <HAL_SPI_TransmitReceive+0x1ac>
 8003246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003248:	2b01      	cmp	r3, #1
 800324a:	d113      	bne.n	8003274 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003250:	881a      	ldrh	r2, [r3, #0]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800325c:	1c9a      	adds	r2, r3, #2
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003266:	b29b      	uxth	r3, r3
 8003268:	3b01      	subs	r3, #1
 800326a:	b29a      	uxth	r2, r3
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003270:	2300      	movs	r3, #0
 8003272:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b01      	cmp	r3, #1
 8003280:	d11c      	bne.n	80032bc <HAL_SPI_TransmitReceive+0x1f4>
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003288:	b29b      	uxth	r3, r3
 800328a:	2b00      	cmp	r3, #0
 800328c:	d016      	beq.n	80032bc <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68da      	ldr	r2, [r3, #12]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003298:	b292      	uxth	r2, r2
 800329a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a0:	1c9a      	adds	r2, r3, #2
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	3b01      	subs	r3, #1
 80032b0:	b29a      	uxth	r2, r3
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80032b8:	2301      	movs	r3, #1
 80032ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80032bc:	f7fe f942 	bl	8001544 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d80b      	bhi.n	80032e4 <HAL_SPI_TransmitReceive+0x21c>
 80032cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d2:	d007      	beq.n	80032e4 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2201      	movs	r2, #1
 80032de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80032e2:	e109      	b.n	80034f8 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032e8:	b29b      	uxth	r3, r3
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d19f      	bne.n	800322e <HAL_SPI_TransmitReceive+0x166>
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d199      	bne.n	800322e <HAL_SPI_TransmitReceive+0x166>
 80032fa:	e0e3      	b.n	80034c4 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d003      	beq.n	800330c <HAL_SPI_TransmitReceive+0x244>
 8003304:	8a7b      	ldrh	r3, [r7, #18]
 8003306:	2b01      	cmp	r3, #1
 8003308:	f040 80cf 	bne.w	80034aa <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003310:	b29b      	uxth	r3, r3
 8003312:	2b01      	cmp	r3, #1
 8003314:	d912      	bls.n	800333c <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800331a:	881a      	ldrh	r2, [r3, #0]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003326:	1c9a      	adds	r2, r3, #2
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003330:	b29b      	uxth	r3, r3
 8003332:	3b02      	subs	r3, #2
 8003334:	b29a      	uxth	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800333a:	e0b6      	b.n	80034aa <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	330c      	adds	r3, #12
 8003346:	7812      	ldrb	r2, [r2, #0]
 8003348:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800334e:	1c5a      	adds	r2, r3, #1
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003358:	b29b      	uxth	r3, r3
 800335a:	3b01      	subs	r3, #1
 800335c:	b29a      	uxth	r2, r3
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003362:	e0a2      	b.n	80034aa <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	f003 0302 	and.w	r3, r3, #2
 800336e:	2b02      	cmp	r3, #2
 8003370:	d134      	bne.n	80033dc <HAL_SPI_TransmitReceive+0x314>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003376:	b29b      	uxth	r3, r3
 8003378:	2b00      	cmp	r3, #0
 800337a:	d02f      	beq.n	80033dc <HAL_SPI_TransmitReceive+0x314>
 800337c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337e:	2b01      	cmp	r3, #1
 8003380:	d12c      	bne.n	80033dc <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003386:	b29b      	uxth	r3, r3
 8003388:	2b01      	cmp	r3, #1
 800338a:	d912      	bls.n	80033b2 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003390:	881a      	ldrh	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800339c:	1c9a      	adds	r2, r3, #2
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	3b02      	subs	r3, #2
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80033b0:	e012      	b.n	80033d8 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	330c      	adds	r3, #12
 80033bc:	7812      	ldrb	r2, [r2, #0]
 80033be:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033c4:	1c5a      	adds	r2, r3, #1
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	3b01      	subs	r3, #1
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80033d8:	2300      	movs	r3, #0
 80033da:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d148      	bne.n	800347c <HAL_SPI_TransmitReceive+0x3b4>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d042      	beq.n	800347c <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d923      	bls.n	800344a <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	68da      	ldr	r2, [r3, #12]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340c:	b292      	uxth	r2, r2
 800340e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003414:	1c9a      	adds	r2, r3, #2
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003420:	b29b      	uxth	r3, r3
 8003422:	3b02      	subs	r3, #2
 8003424:	b29a      	uxth	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003432:	b29b      	uxth	r3, r3
 8003434:	2b01      	cmp	r3, #1
 8003436:	d81f      	bhi.n	8003478 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003446:	605a      	str	r2, [r3, #4]
 8003448:	e016      	b.n	8003478 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f103 020c 	add.w	r2, r3, #12
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003456:	7812      	ldrb	r2, [r2, #0]
 8003458:	b2d2      	uxtb	r2, r2
 800345a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003460:	1c5a      	adds	r2, r3, #1
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800346c:	b29b      	uxth	r3, r3
 800346e:	3b01      	subs	r3, #1
 8003470:	b29a      	uxth	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003478:	2301      	movs	r3, #1
 800347a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800347c:	f7fe f862 	bl	8001544 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003488:	429a      	cmp	r2, r3
 800348a:	d803      	bhi.n	8003494 <HAL_SPI_TransmitReceive+0x3cc>
 800348c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800348e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003492:	d102      	bne.n	800349a <HAL_SPI_TransmitReceive+0x3d2>
 8003494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003496:	2b00      	cmp	r3, #0
 8003498:	d107      	bne.n	80034aa <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80034a8:	e026      	b.n	80034f8 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	f47f af57 	bne.w	8003364 <HAL_SPI_TransmitReceive+0x29c>
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80034bc:	b29b      	uxth	r3, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	f47f af50 	bne.w	8003364 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80034c4:	69fa      	ldr	r2, [r7, #28]
 80034c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80034c8:	68f8      	ldr	r0, [r7, #12]
 80034ca:	f000 f995 	bl	80037f8 <SPI_EndRxTxTransaction>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d005      	beq.n	80034e0 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2220      	movs	r2, #32
 80034de:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d003      	beq.n	80034f0 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034ee:	e003      	b.n	80034f8 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003500:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003504:	4618      	mov	r0, r3
 8003506:	3728      	adds	r7, #40	@ 0x28
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b088      	sub	sp, #32
 8003510:	af00      	add	r7, sp, #0
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	60b9      	str	r1, [r7, #8]
 8003516:	603b      	str	r3, [r7, #0]
 8003518:	4613      	mov	r3, r2
 800351a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800351c:	f7fe f812 	bl	8001544 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003524:	1a9b      	subs	r3, r3, r2
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	4413      	add	r3, r2
 800352a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800352c:	f7fe f80a 	bl	8001544 <HAL_GetTick>
 8003530:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003532:	4b39      	ldr	r3, [pc, #228]	@ (8003618 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	015b      	lsls	r3, r3, #5
 8003538:	0d1b      	lsrs	r3, r3, #20
 800353a:	69fa      	ldr	r2, [r7, #28]
 800353c:	fb02 f303 	mul.w	r3, r2, r3
 8003540:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003542:	e054      	b.n	80035ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800354a:	d050      	beq.n	80035ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800354c:	f7fd fffa 	bl	8001544 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	69fa      	ldr	r2, [r7, #28]
 8003558:	429a      	cmp	r2, r3
 800355a:	d902      	bls.n	8003562 <SPI_WaitFlagStateUntilTimeout+0x56>
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d13d      	bne.n	80035de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	685a      	ldr	r2, [r3, #4]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003570:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800357a:	d111      	bne.n	80035a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003584:	d004      	beq.n	8003590 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800358e:	d107      	bne.n	80035a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800359e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035a8:	d10f      	bne.n	80035ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80035b8:	601a      	str	r2, [r3, #0]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80035c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e017      	b.n	800360e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d101      	bne.n	80035e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80035e4:	2300      	movs	r3, #0
 80035e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	3b01      	subs	r3, #1
 80035ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	4013      	ands	r3, r2
 80035f8:	68ba      	ldr	r2, [r7, #8]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	bf0c      	ite	eq
 80035fe:	2301      	moveq	r3, #1
 8003600:	2300      	movne	r3, #0
 8003602:	b2db      	uxtb	r3, r3
 8003604:	461a      	mov	r2, r3
 8003606:	79fb      	ldrb	r3, [r7, #7]
 8003608:	429a      	cmp	r2, r3
 800360a:	d19b      	bne.n	8003544 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3720      	adds	r7, #32
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	20000000 	.word	0x20000000

0800361c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b08a      	sub	sp, #40	@ 0x28
 8003620:	af00      	add	r7, sp, #0
 8003622:	60f8      	str	r0, [r7, #12]
 8003624:	60b9      	str	r1, [r7, #8]
 8003626:	607a      	str	r2, [r7, #4]
 8003628:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800362a:	2300      	movs	r3, #0
 800362c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800362e:	f7fd ff89 	bl	8001544 <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003636:	1a9b      	subs	r3, r3, r2
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	4413      	add	r3, r2
 800363c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800363e:	f7fd ff81 	bl	8001544 <HAL_GetTick>
 8003642:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	330c      	adds	r3, #12
 800364a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800364c:	4b3d      	ldr	r3, [pc, #244]	@ (8003744 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	4613      	mov	r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	00da      	lsls	r2, r3, #3
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	0d1b      	lsrs	r3, r3, #20
 800365c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800365e:	fb02 f303 	mul.w	r3, r2, r3
 8003662:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003664:	e060      	b.n	8003728 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800366c:	d107      	bne.n	800367e <SPI_WaitFifoStateUntilTimeout+0x62>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d104      	bne.n	800367e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	b2db      	uxtb	r3, r3
 800367a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800367c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003684:	d050      	beq.n	8003728 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003686:	f7fd ff5d 	bl	8001544 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	6a3b      	ldr	r3, [r7, #32]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003692:	429a      	cmp	r2, r3
 8003694:	d902      	bls.n	800369c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003698:	2b00      	cmp	r3, #0
 800369a:	d13d      	bne.n	8003718 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	685a      	ldr	r2, [r3, #4]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80036aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80036b4:	d111      	bne.n	80036da <SPI_WaitFifoStateUntilTimeout+0xbe>
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036be:	d004      	beq.n	80036ca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036c8:	d107      	bne.n	80036da <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036e2:	d10f      	bne.n	8003704 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036f2:	601a      	str	r2, [r3, #0]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003702:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e010      	b.n	800373a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d101      	bne.n	8003722 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800371e:	2300      	movs	r3, #0
 8003720:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	3b01      	subs	r3, #1
 8003726:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	689a      	ldr	r2, [r3, #8]
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	4013      	ands	r3, r2
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	429a      	cmp	r2, r3
 8003736:	d196      	bne.n	8003666 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3728      	adds	r7, #40	@ 0x28
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	20000000 	.word	0x20000000

08003748 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af02      	add	r7, sp, #8
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800375c:	d111      	bne.n	8003782 <SPI_EndRxTransaction+0x3a>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003766:	d004      	beq.n	8003772 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003770:	d107      	bne.n	8003782 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003780:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	2200      	movs	r2, #0
 800378a:	2180      	movs	r1, #128	@ 0x80
 800378c:	68f8      	ldr	r0, [r7, #12]
 800378e:	f7ff febd 	bl	800350c <SPI_WaitFlagStateUntilTimeout>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d007      	beq.n	80037a8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800379c:	f043 0220 	orr.w	r2, r3, #32
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e023      	b.n	80037f0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037b0:	d11d      	bne.n	80037ee <SPI_EndRxTransaction+0xa6>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037ba:	d004      	beq.n	80037c6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037c4:	d113      	bne.n	80037ee <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	9300      	str	r3, [sp, #0]
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80037d2:	68f8      	ldr	r0, [r7, #12]
 80037d4:	f7ff ff22 	bl	800361c <SPI_WaitFifoStateUntilTimeout>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d007      	beq.n	80037ee <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037e2:	f043 0220 	orr.w	r2, r3, #32
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e000      	b.n	80037f0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3710      	adds	r7, #16
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af02      	add	r7, sp, #8
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	9300      	str	r3, [sp, #0]
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	2200      	movs	r2, #0
 800380c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003810:	68f8      	ldr	r0, [r7, #12]
 8003812:	f7ff ff03 	bl	800361c <SPI_WaitFifoStateUntilTimeout>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d007      	beq.n	800382c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003820:	f043 0220 	orr.w	r2, r3, #32
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003828:	2303      	movs	r3, #3
 800382a:	e027      	b.n	800387c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	9300      	str	r3, [sp, #0]
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	2200      	movs	r2, #0
 8003834:	2180      	movs	r1, #128	@ 0x80
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	f7ff fe68 	bl	800350c <SPI_WaitFlagStateUntilTimeout>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d007      	beq.n	8003852 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003846:	f043 0220 	orr.w	r2, r3, #32
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e014      	b.n	800387c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	2200      	movs	r2, #0
 800385a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800385e:	68f8      	ldr	r0, [r7, #12]
 8003860:	f7ff fedc 	bl	800361c <SPI_WaitFifoStateUntilTimeout>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d007      	beq.n	800387a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800386e:	f043 0220 	orr.w	r2, r3, #32
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e000      	b.n	800387c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d101      	bne.n	8003896 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e049      	b.n	800392a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d106      	bne.n	80038b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f7fd fb84 	bl	8000fb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2202      	movs	r2, #2
 80038b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	3304      	adds	r3, #4
 80038c0:	4619      	mov	r1, r3
 80038c2:	4610      	mov	r0, r2
 80038c4:	f000 fe88 	bl	80045d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2201      	movs	r2, #1
 80038cc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3708      	adds	r7, #8
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}

08003932 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003932:	b580      	push	{r7, lr}
 8003934:	b082      	sub	sp, #8
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d101      	bne.n	8003944 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e049      	b.n	80039d8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800394a:	b2db      	uxtb	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	d106      	bne.n	800395e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f000 f841 	bl	80039e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2202      	movs	r2, #2
 8003962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	3304      	adds	r3, #4
 800396e:	4619      	mov	r1, r3
 8003970:	4610      	mov	r0, r2
 8003972:	f000 fe31 	bl	80045d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2201      	movs	r2, #1
 800397a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2201      	movs	r2, #1
 8003982:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2201      	movs	r2, #1
 8003992:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2201      	movs	r2, #1
 800399a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2201      	movs	r2, #1
 80039a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2201      	movs	r2, #1
 80039ca:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2201      	movs	r2, #1
 80039d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3708      	adds	r7, #8
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80039e8:	bf00      	nop
 80039ea:	370c      	adds	r7, #12
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr

080039f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d109      	bne.n	8003a18 <HAL_TIM_PWM_Start+0x24>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	bf14      	ite	ne
 8003a10:	2301      	movne	r3, #1
 8003a12:	2300      	moveq	r3, #0
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	e03c      	b.n	8003a92 <HAL_TIM_PWM_Start+0x9e>
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	d109      	bne.n	8003a32 <HAL_TIM_PWM_Start+0x3e>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	bf14      	ite	ne
 8003a2a:	2301      	movne	r3, #1
 8003a2c:	2300      	moveq	r3, #0
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	e02f      	b.n	8003a92 <HAL_TIM_PWM_Start+0x9e>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	2b08      	cmp	r3, #8
 8003a36:	d109      	bne.n	8003a4c <HAL_TIM_PWM_Start+0x58>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	bf14      	ite	ne
 8003a44:	2301      	movne	r3, #1
 8003a46:	2300      	moveq	r3, #0
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	e022      	b.n	8003a92 <HAL_TIM_PWM_Start+0x9e>
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	2b0c      	cmp	r3, #12
 8003a50:	d109      	bne.n	8003a66 <HAL_TIM_PWM_Start+0x72>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	bf14      	ite	ne
 8003a5e:	2301      	movne	r3, #1
 8003a60:	2300      	moveq	r3, #0
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	e015      	b.n	8003a92 <HAL_TIM_PWM_Start+0x9e>
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	2b10      	cmp	r3, #16
 8003a6a:	d109      	bne.n	8003a80 <HAL_TIM_PWM_Start+0x8c>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	bf14      	ite	ne
 8003a78:	2301      	movne	r3, #1
 8003a7a:	2300      	moveq	r3, #0
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	e008      	b.n	8003a92 <HAL_TIM_PWM_Start+0x9e>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	bf14      	ite	ne
 8003a8c:	2301      	movne	r3, #1
 8003a8e:	2300      	moveq	r3, #0
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d001      	beq.n	8003a9a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e0a6      	b.n	8003be8 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d104      	bne.n	8003aaa <HAL_TIM_PWM_Start+0xb6>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003aa8:	e023      	b.n	8003af2 <HAL_TIM_PWM_Start+0xfe>
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	2b04      	cmp	r3, #4
 8003aae:	d104      	bne.n	8003aba <HAL_TIM_PWM_Start+0xc6>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2202      	movs	r2, #2
 8003ab4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ab8:	e01b      	b.n	8003af2 <HAL_TIM_PWM_Start+0xfe>
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	2b08      	cmp	r3, #8
 8003abe:	d104      	bne.n	8003aca <HAL_TIM_PWM_Start+0xd6>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2202      	movs	r2, #2
 8003ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ac8:	e013      	b.n	8003af2 <HAL_TIM_PWM_Start+0xfe>
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	2b0c      	cmp	r3, #12
 8003ace:	d104      	bne.n	8003ada <HAL_TIM_PWM_Start+0xe6>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2202      	movs	r2, #2
 8003ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ad8:	e00b      	b.n	8003af2 <HAL_TIM_PWM_Start+0xfe>
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	2b10      	cmp	r3, #16
 8003ade:	d104      	bne.n	8003aea <HAL_TIM_PWM_Start+0xf6>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2202      	movs	r2, #2
 8003ae4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ae8:	e003      	b.n	8003af2 <HAL_TIM_PWM_Start+0xfe>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2202      	movs	r2, #2
 8003aee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2201      	movs	r2, #1
 8003af8:	6839      	ldr	r1, [r7, #0]
 8003afa:	4618      	mov	r0, r3
 8003afc:	f001 f9e6 	bl	8004ecc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a3a      	ldr	r2, [pc, #232]	@ (8003bf0 <HAL_TIM_PWM_Start+0x1fc>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d018      	beq.n	8003b3c <HAL_TIM_PWM_Start+0x148>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a39      	ldr	r2, [pc, #228]	@ (8003bf4 <HAL_TIM_PWM_Start+0x200>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d013      	beq.n	8003b3c <HAL_TIM_PWM_Start+0x148>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a37      	ldr	r2, [pc, #220]	@ (8003bf8 <HAL_TIM_PWM_Start+0x204>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d00e      	beq.n	8003b3c <HAL_TIM_PWM_Start+0x148>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a36      	ldr	r2, [pc, #216]	@ (8003bfc <HAL_TIM_PWM_Start+0x208>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d009      	beq.n	8003b3c <HAL_TIM_PWM_Start+0x148>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a34      	ldr	r2, [pc, #208]	@ (8003c00 <HAL_TIM_PWM_Start+0x20c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d004      	beq.n	8003b3c <HAL_TIM_PWM_Start+0x148>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a33      	ldr	r2, [pc, #204]	@ (8003c04 <HAL_TIM_PWM_Start+0x210>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d101      	bne.n	8003b40 <HAL_TIM_PWM_Start+0x14c>
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e000      	b.n	8003b42 <HAL_TIM_PWM_Start+0x14e>
 8003b40:	2300      	movs	r3, #0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d007      	beq.n	8003b56 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b54:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a25      	ldr	r2, [pc, #148]	@ (8003bf0 <HAL_TIM_PWM_Start+0x1fc>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d022      	beq.n	8003ba6 <HAL_TIM_PWM_Start+0x1b2>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b68:	d01d      	beq.n	8003ba6 <HAL_TIM_PWM_Start+0x1b2>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a26      	ldr	r2, [pc, #152]	@ (8003c08 <HAL_TIM_PWM_Start+0x214>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d018      	beq.n	8003ba6 <HAL_TIM_PWM_Start+0x1b2>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a24      	ldr	r2, [pc, #144]	@ (8003c0c <HAL_TIM_PWM_Start+0x218>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d013      	beq.n	8003ba6 <HAL_TIM_PWM_Start+0x1b2>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a23      	ldr	r2, [pc, #140]	@ (8003c10 <HAL_TIM_PWM_Start+0x21c>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d00e      	beq.n	8003ba6 <HAL_TIM_PWM_Start+0x1b2>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a19      	ldr	r2, [pc, #100]	@ (8003bf4 <HAL_TIM_PWM_Start+0x200>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d009      	beq.n	8003ba6 <HAL_TIM_PWM_Start+0x1b2>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a18      	ldr	r2, [pc, #96]	@ (8003bf8 <HAL_TIM_PWM_Start+0x204>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d004      	beq.n	8003ba6 <HAL_TIM_PWM_Start+0x1b2>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a18      	ldr	r2, [pc, #96]	@ (8003c04 <HAL_TIM_PWM_Start+0x210>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d115      	bne.n	8003bd2 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	689a      	ldr	r2, [r3, #8]
 8003bac:	4b19      	ldr	r3, [pc, #100]	@ (8003c14 <HAL_TIM_PWM_Start+0x220>)
 8003bae:	4013      	ands	r3, r2
 8003bb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2b06      	cmp	r3, #6
 8003bb6:	d015      	beq.n	8003be4 <HAL_TIM_PWM_Start+0x1f0>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bbe:	d011      	beq.n	8003be4 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f042 0201 	orr.w	r2, r2, #1
 8003bce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bd0:	e008      	b.n	8003be4 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f042 0201 	orr.w	r2, r2, #1
 8003be0:	601a      	str	r2, [r3, #0]
 8003be2:	e000      	b.n	8003be6 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003be4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	40012c00 	.word	0x40012c00
 8003bf4:	40013400 	.word	0x40013400
 8003bf8:	40014000 	.word	0x40014000
 8003bfc:	40014400 	.word	0x40014400
 8003c00:	40014800 	.word	0x40014800
 8003c04:	40015000 	.word	0x40015000
 8003c08:	40000400 	.word	0x40000400
 8003c0c:	40000800 	.word	0x40000800
 8003c10:	40000c00 	.word	0x40000c00
 8003c14:	00010007 	.word	0x00010007

08003c18 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b086      	sub	sp, #24
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d101      	bne.n	8003c2c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e097      	b.n	8003d5c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d106      	bne.n	8003c46 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f7fd f9d9 	bl	8000ff8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2202      	movs	r2, #2
 8003c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	6812      	ldr	r2, [r2, #0]
 8003c58:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8003c5c:	f023 0307 	bic.w	r3, r3, #7
 8003c60:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	3304      	adds	r3, #4
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	4610      	mov	r0, r2
 8003c6e:	f000 fcb3 	bl	80045d8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	6a1b      	ldr	r3, [r3, #32]
 8003c88:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	697a      	ldr	r2, [r7, #20]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c9a:	f023 0303 	bic.w	r3, r3, #3
 8003c9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	689a      	ldr	r2, [r3, #8]
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	021b      	lsls	r3, r3, #8
 8003caa:	4313      	orrs	r3, r2
 8003cac:	693a      	ldr	r2, [r7, #16]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003cb8:	f023 030c 	bic.w	r3, r3, #12
 8003cbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003cc4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	68da      	ldr	r2, [r3, #12]
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	69db      	ldr	r3, [r3, #28]
 8003cd2:	021b      	lsls	r3, r3, #8
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	693a      	ldr	r2, [r7, #16]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	011a      	lsls	r2, r3, #4
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	6a1b      	ldr	r3, [r3, #32]
 8003ce6:	031b      	lsls	r3, r3, #12
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	693a      	ldr	r2, [r7, #16]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003cf6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003cfe:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	695b      	ldr	r3, [r3, #20]
 8003d08:	011b      	lsls	r3, r3, #4
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	68fa      	ldr	r2, [r7, #12]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	693a      	ldr	r2, [r7, #16]
 8003d20:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2201      	movs	r2, #1
 8003d36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3718      	adds	r7, #24
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d74:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003d7c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003d84:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003d8c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d110      	bne.n	8003db6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d94:	7bfb      	ldrb	r3, [r7, #15]
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d102      	bne.n	8003da0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003d9a:	7b7b      	ldrb	r3, [r7, #13]
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d001      	beq.n	8003da4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e069      	b.n	8003e78 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2202      	movs	r2, #2
 8003da8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2202      	movs	r2, #2
 8003db0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003db4:	e031      	b.n	8003e1a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	2b04      	cmp	r3, #4
 8003dba:	d110      	bne.n	8003dde <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003dbc:	7bbb      	ldrb	r3, [r7, #14]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d102      	bne.n	8003dc8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003dc2:	7b3b      	ldrb	r3, [r7, #12]
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d001      	beq.n	8003dcc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e055      	b.n	8003e78 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2202      	movs	r2, #2
 8003dd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ddc:	e01d      	b.n	8003e1a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003dde:	7bfb      	ldrb	r3, [r7, #15]
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d108      	bne.n	8003df6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003de4:	7bbb      	ldrb	r3, [r7, #14]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d105      	bne.n	8003df6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003dea:	7b7b      	ldrb	r3, [r7, #13]
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d102      	bne.n	8003df6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003df0:	7b3b      	ldrb	r3, [r7, #12]
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d001      	beq.n	8003dfa <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e03e      	b.n	8003e78 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2202      	movs	r2, #2
 8003dfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2202      	movs	r2, #2
 8003e06:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2202      	movs	r2, #2
 8003e0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2202      	movs	r2, #2
 8003e16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d003      	beq.n	8003e28 <HAL_TIM_Encoder_Start+0xc4>
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	2b04      	cmp	r3, #4
 8003e24:	d008      	beq.n	8003e38 <HAL_TIM_Encoder_Start+0xd4>
 8003e26:	e00f      	b.n	8003e48 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	2100      	movs	r1, #0
 8003e30:	4618      	mov	r0, r3
 8003e32:	f001 f84b 	bl	8004ecc <TIM_CCxChannelCmd>
      break;
 8003e36:	e016      	b.n	8003e66 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	2104      	movs	r1, #4
 8003e40:	4618      	mov	r0, r3
 8003e42:	f001 f843 	bl	8004ecc <TIM_CCxChannelCmd>
      break;
 8003e46:	e00e      	b.n	8003e66 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	2100      	movs	r1, #0
 8003e50:	4618      	mov	r0, r3
 8003e52:	f001 f83b 	bl	8004ecc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	2104      	movs	r1, #4
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f001 f834 	bl	8004ecc <TIM_CCxChannelCmd>
      break;
 8003e64:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f042 0201 	orr.w	r2, r2, #1
 8003e74:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3710      	adds	r7, #16
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	f003 0302 	and.w	r3, r3, #2
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d020      	beq.n	8003ee4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	f003 0302 	and.w	r3, r3, #2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d01b      	beq.n	8003ee4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f06f 0202 	mvn.w	r2, #2
 8003eb4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	f003 0303 	and.w	r3, r3, #3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d003      	beq.n	8003ed2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 fb66 	bl	800459c <HAL_TIM_IC_CaptureCallback>
 8003ed0:	e005      	b.n	8003ede <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f000 fb58 	bl	8004588 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f000 fb69 	bl	80045b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	f003 0304 	and.w	r3, r3, #4
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d020      	beq.n	8003f30 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f003 0304 	and.w	r3, r3, #4
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d01b      	beq.n	8003f30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f06f 0204 	mvn.w	r2, #4
 8003f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2202      	movs	r2, #2
 8003f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d003      	beq.n	8003f1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 fb40 	bl	800459c <HAL_TIM_IC_CaptureCallback>
 8003f1c:	e005      	b.n	8003f2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 fb32 	bl	8004588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 fb43 	bl	80045b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	f003 0308 	and.w	r3, r3, #8
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d020      	beq.n	8003f7c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	f003 0308 	and.w	r3, r3, #8
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d01b      	beq.n	8003f7c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f06f 0208 	mvn.w	r2, #8
 8003f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2204      	movs	r2, #4
 8003f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	69db      	ldr	r3, [r3, #28]
 8003f5a:	f003 0303 	and.w	r3, r3, #3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d003      	beq.n	8003f6a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 fb1a 	bl	800459c <HAL_TIM_IC_CaptureCallback>
 8003f68:	e005      	b.n	8003f76 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 fb0c 	bl	8004588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f000 fb1d 	bl	80045b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	f003 0310 	and.w	r3, r3, #16
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d020      	beq.n	8003fc8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f003 0310 	and.w	r3, r3, #16
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d01b      	beq.n	8003fc8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f06f 0210 	mvn.w	r2, #16
 8003f98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2208      	movs	r2, #8
 8003f9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	69db      	ldr	r3, [r3, #28]
 8003fa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d003      	beq.n	8003fb6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 faf4 	bl	800459c <HAL_TIM_IC_CaptureCallback>
 8003fb4:	e005      	b.n	8003fc2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 fae6 	bl	8004588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 faf7 	bl	80045b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00c      	beq.n	8003fec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f003 0301 	and.w	r3, r3, #1
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d007      	beq.n	8003fec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f06f 0201 	mvn.w	r2, #1
 8003fe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 fac4 	bl	8004574 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d104      	bne.n	8004000 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d00c      	beq.n	800401a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004006:	2b00      	cmp	r3, #0
 8004008:	d007      	beq.n	800401a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004012:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f001 f8b3 	bl	8005180 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004020:	2b00      	cmp	r3, #0
 8004022:	d00c      	beq.n	800403e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800402a:	2b00      	cmp	r3, #0
 800402c:	d007      	beq.n	800403e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004036:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f001 f8ab 	bl	8005194 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00c      	beq.n	8004062 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800404e:	2b00      	cmp	r3, #0
 8004050:	d007      	beq.n	8004062 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800405a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f000 fab1 	bl	80045c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	f003 0320 	and.w	r3, r3, #32
 8004068:	2b00      	cmp	r3, #0
 800406a:	d00c      	beq.n	8004086 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f003 0320 	and.w	r3, r3, #32
 8004072:	2b00      	cmp	r3, #0
 8004074:	d007      	beq.n	8004086 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f06f 0220 	mvn.w	r2, #32
 800407e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f001 f873 	bl	800516c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00c      	beq.n	80040aa <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d007      	beq.n	80040aa <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80040a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f001 f87f 	bl	80051a8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00c      	beq.n	80040ce <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d007      	beq.n	80040ce <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80040c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f001 f877 	bl	80051bc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00c      	beq.n	80040f2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d007      	beq.n	80040f2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80040ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f001 f86f 	bl	80051d0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d00c      	beq.n	8004116 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d007      	beq.n	8004116 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800410e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	f001 f867 	bl	80051e4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004116:	bf00      	nop
 8004118:	3710      	adds	r7, #16
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
	...

08004120 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800412c:	2300      	movs	r3, #0
 800412e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004136:	2b01      	cmp	r3, #1
 8004138:	d101      	bne.n	800413e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800413a:	2302      	movs	r3, #2
 800413c:	e0ff      	b.n	800433e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2b14      	cmp	r3, #20
 800414a:	f200 80f0 	bhi.w	800432e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800414e:	a201      	add	r2, pc, #4	@ (adr r2, 8004154 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004154:	080041a9 	.word	0x080041a9
 8004158:	0800432f 	.word	0x0800432f
 800415c:	0800432f 	.word	0x0800432f
 8004160:	0800432f 	.word	0x0800432f
 8004164:	080041e9 	.word	0x080041e9
 8004168:	0800432f 	.word	0x0800432f
 800416c:	0800432f 	.word	0x0800432f
 8004170:	0800432f 	.word	0x0800432f
 8004174:	0800422b 	.word	0x0800422b
 8004178:	0800432f 	.word	0x0800432f
 800417c:	0800432f 	.word	0x0800432f
 8004180:	0800432f 	.word	0x0800432f
 8004184:	0800426b 	.word	0x0800426b
 8004188:	0800432f 	.word	0x0800432f
 800418c:	0800432f 	.word	0x0800432f
 8004190:	0800432f 	.word	0x0800432f
 8004194:	080042ad 	.word	0x080042ad
 8004198:	0800432f 	.word	0x0800432f
 800419c:	0800432f 	.word	0x0800432f
 80041a0:	0800432f 	.word	0x0800432f
 80041a4:	080042ed 	.word	0x080042ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68b9      	ldr	r1, [r7, #8]
 80041ae:	4618      	mov	r0, r3
 80041b0:	f000 fac6 	bl	8004740 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	699a      	ldr	r2, [r3, #24]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f042 0208 	orr.w	r2, r2, #8
 80041c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	699a      	ldr	r2, [r3, #24]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f022 0204 	bic.w	r2, r2, #4
 80041d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	6999      	ldr	r1, [r3, #24]
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	691a      	ldr	r2, [r3, #16]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	619a      	str	r2, [r3, #24]
      break;
 80041e6:	e0a5      	b.n	8004334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68b9      	ldr	r1, [r7, #8]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f000 fb40 	bl	8004874 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	699a      	ldr	r2, [r3, #24]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004202:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	699a      	ldr	r2, [r3, #24]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004212:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	6999      	ldr	r1, [r3, #24]
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	021a      	lsls	r2, r3, #8
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	430a      	orrs	r2, r1
 8004226:	619a      	str	r2, [r3, #24]
      break;
 8004228:	e084      	b.n	8004334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	68b9      	ldr	r1, [r7, #8]
 8004230:	4618      	mov	r0, r3
 8004232:	f000 fbb3 	bl	800499c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	69da      	ldr	r2, [r3, #28]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f042 0208 	orr.w	r2, r2, #8
 8004244:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	69da      	ldr	r2, [r3, #28]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f022 0204 	bic.w	r2, r2, #4
 8004254:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	69d9      	ldr	r1, [r3, #28]
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	691a      	ldr	r2, [r3, #16]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	430a      	orrs	r2, r1
 8004266:	61da      	str	r2, [r3, #28]
      break;
 8004268:	e064      	b.n	8004334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68b9      	ldr	r1, [r7, #8]
 8004270:	4618      	mov	r0, r3
 8004272:	f000 fc25 	bl	8004ac0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	69da      	ldr	r2, [r3, #28]
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004284:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	69da      	ldr	r2, [r3, #28]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004294:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	69d9      	ldr	r1, [r3, #28]
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	691b      	ldr	r3, [r3, #16]
 80042a0:	021a      	lsls	r2, r3, #8
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	430a      	orrs	r2, r1
 80042a8:	61da      	str	r2, [r3, #28]
      break;
 80042aa:	e043      	b.n	8004334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68b9      	ldr	r1, [r7, #8]
 80042b2:	4618      	mov	r0, r3
 80042b4:	f000 fc98 	bl	8004be8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f042 0208 	orr.w	r2, r2, #8
 80042c6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f022 0204 	bic.w	r2, r2, #4
 80042d6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	691a      	ldr	r2, [r3, #16]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	430a      	orrs	r2, r1
 80042e8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80042ea:	e023      	b.n	8004334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	68b9      	ldr	r1, [r7, #8]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f000 fce2 	bl	8004cbc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004306:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004316:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	021a      	lsls	r2, r3, #8
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	430a      	orrs	r2, r1
 800432a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800432c:	e002      	b.n	8004334 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	75fb      	strb	r3, [r7, #23]
      break;
 8004332:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800433c:	7dfb      	ldrb	r3, [r7, #23]
}
 800433e:	4618      	mov	r0, r3
 8004340:	3718      	adds	r7, #24
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop

08004348 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004352:	2300      	movs	r3, #0
 8004354:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800435c:	2b01      	cmp	r3, #1
 800435e:	d101      	bne.n	8004364 <HAL_TIM_ConfigClockSource+0x1c>
 8004360:	2302      	movs	r3, #2
 8004362:	e0f6      	b.n	8004552 <HAL_TIM_ConfigClockSource+0x20a>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2202      	movs	r2, #2
 8004370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004382:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004386:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800438e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68ba      	ldr	r2, [r7, #8]
 8004396:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a6f      	ldr	r2, [pc, #444]	@ (800455c <HAL_TIM_ConfigClockSource+0x214>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	f000 80c1 	beq.w	8004526 <HAL_TIM_ConfigClockSource+0x1de>
 80043a4:	4a6d      	ldr	r2, [pc, #436]	@ (800455c <HAL_TIM_ConfigClockSource+0x214>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	f200 80c6 	bhi.w	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 80043ac:	4a6c      	ldr	r2, [pc, #432]	@ (8004560 <HAL_TIM_ConfigClockSource+0x218>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	f000 80b9 	beq.w	8004526 <HAL_TIM_ConfigClockSource+0x1de>
 80043b4:	4a6a      	ldr	r2, [pc, #424]	@ (8004560 <HAL_TIM_ConfigClockSource+0x218>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	f200 80be 	bhi.w	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 80043bc:	4a69      	ldr	r2, [pc, #420]	@ (8004564 <HAL_TIM_ConfigClockSource+0x21c>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	f000 80b1 	beq.w	8004526 <HAL_TIM_ConfigClockSource+0x1de>
 80043c4:	4a67      	ldr	r2, [pc, #412]	@ (8004564 <HAL_TIM_ConfigClockSource+0x21c>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	f200 80b6 	bhi.w	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 80043cc:	4a66      	ldr	r2, [pc, #408]	@ (8004568 <HAL_TIM_ConfigClockSource+0x220>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	f000 80a9 	beq.w	8004526 <HAL_TIM_ConfigClockSource+0x1de>
 80043d4:	4a64      	ldr	r2, [pc, #400]	@ (8004568 <HAL_TIM_ConfigClockSource+0x220>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	f200 80ae 	bhi.w	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 80043dc:	4a63      	ldr	r2, [pc, #396]	@ (800456c <HAL_TIM_ConfigClockSource+0x224>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	f000 80a1 	beq.w	8004526 <HAL_TIM_ConfigClockSource+0x1de>
 80043e4:	4a61      	ldr	r2, [pc, #388]	@ (800456c <HAL_TIM_ConfigClockSource+0x224>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	f200 80a6 	bhi.w	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 80043ec:	4a60      	ldr	r2, [pc, #384]	@ (8004570 <HAL_TIM_ConfigClockSource+0x228>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	f000 8099 	beq.w	8004526 <HAL_TIM_ConfigClockSource+0x1de>
 80043f4:	4a5e      	ldr	r2, [pc, #376]	@ (8004570 <HAL_TIM_ConfigClockSource+0x228>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	f200 809e 	bhi.w	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 80043fc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004400:	f000 8091 	beq.w	8004526 <HAL_TIM_ConfigClockSource+0x1de>
 8004404:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004408:	f200 8096 	bhi.w	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 800440c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004410:	f000 8089 	beq.w	8004526 <HAL_TIM_ConfigClockSource+0x1de>
 8004414:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004418:	f200 808e 	bhi.w	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 800441c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004420:	d03e      	beq.n	80044a0 <HAL_TIM_ConfigClockSource+0x158>
 8004422:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004426:	f200 8087 	bhi.w	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 800442a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800442e:	f000 8086 	beq.w	800453e <HAL_TIM_ConfigClockSource+0x1f6>
 8004432:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004436:	d87f      	bhi.n	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 8004438:	2b70      	cmp	r3, #112	@ 0x70
 800443a:	d01a      	beq.n	8004472 <HAL_TIM_ConfigClockSource+0x12a>
 800443c:	2b70      	cmp	r3, #112	@ 0x70
 800443e:	d87b      	bhi.n	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 8004440:	2b60      	cmp	r3, #96	@ 0x60
 8004442:	d050      	beq.n	80044e6 <HAL_TIM_ConfigClockSource+0x19e>
 8004444:	2b60      	cmp	r3, #96	@ 0x60
 8004446:	d877      	bhi.n	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 8004448:	2b50      	cmp	r3, #80	@ 0x50
 800444a:	d03c      	beq.n	80044c6 <HAL_TIM_ConfigClockSource+0x17e>
 800444c:	2b50      	cmp	r3, #80	@ 0x50
 800444e:	d873      	bhi.n	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 8004450:	2b40      	cmp	r3, #64	@ 0x40
 8004452:	d058      	beq.n	8004506 <HAL_TIM_ConfigClockSource+0x1be>
 8004454:	2b40      	cmp	r3, #64	@ 0x40
 8004456:	d86f      	bhi.n	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 8004458:	2b30      	cmp	r3, #48	@ 0x30
 800445a:	d064      	beq.n	8004526 <HAL_TIM_ConfigClockSource+0x1de>
 800445c:	2b30      	cmp	r3, #48	@ 0x30
 800445e:	d86b      	bhi.n	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 8004460:	2b20      	cmp	r3, #32
 8004462:	d060      	beq.n	8004526 <HAL_TIM_ConfigClockSource+0x1de>
 8004464:	2b20      	cmp	r3, #32
 8004466:	d867      	bhi.n	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
 8004468:	2b00      	cmp	r3, #0
 800446a:	d05c      	beq.n	8004526 <HAL_TIM_ConfigClockSource+0x1de>
 800446c:	2b10      	cmp	r3, #16
 800446e:	d05a      	beq.n	8004526 <HAL_TIM_ConfigClockSource+0x1de>
 8004470:	e062      	b.n	8004538 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004482:	f000 fd03 	bl	8004e8c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004494:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	68ba      	ldr	r2, [r7, #8]
 800449c:	609a      	str	r2, [r3, #8]
      break;
 800449e:	e04f      	b.n	8004540 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80044b0:	f000 fcec 	bl	8004e8c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	689a      	ldr	r2, [r3, #8]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80044c2:	609a      	str	r2, [r3, #8]
      break;
 80044c4:	e03c      	b.n	8004540 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044d2:	461a      	mov	r2, r3
 80044d4:	f000 fc5e 	bl	8004d94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	2150      	movs	r1, #80	@ 0x50
 80044de:	4618      	mov	r0, r3
 80044e0:	f000 fcb7 	bl	8004e52 <TIM_ITRx_SetConfig>
      break;
 80044e4:	e02c      	b.n	8004540 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044f2:	461a      	mov	r2, r3
 80044f4:	f000 fc7d 	bl	8004df2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2160      	movs	r1, #96	@ 0x60
 80044fe:	4618      	mov	r0, r3
 8004500:	f000 fca7 	bl	8004e52 <TIM_ITRx_SetConfig>
      break;
 8004504:	e01c      	b.n	8004540 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004512:	461a      	mov	r2, r3
 8004514:	f000 fc3e 	bl	8004d94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2140      	movs	r1, #64	@ 0x40
 800451e:	4618      	mov	r0, r3
 8004520:	f000 fc97 	bl	8004e52 <TIM_ITRx_SetConfig>
      break;
 8004524:	e00c      	b.n	8004540 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4619      	mov	r1, r3
 8004530:	4610      	mov	r0, r2
 8004532:	f000 fc8e 	bl	8004e52 <TIM_ITRx_SetConfig>
      break;
 8004536:	e003      	b.n	8004540 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	73fb      	strb	r3, [r7, #15]
      break;
 800453c:	e000      	b.n	8004540 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800453e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004550:	7bfb      	ldrb	r3, [r7, #15]
}
 8004552:	4618      	mov	r0, r3
 8004554:	3710      	adds	r7, #16
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	00100070 	.word	0x00100070
 8004560:	00100060 	.word	0x00100060
 8004564:	00100050 	.word	0x00100050
 8004568:	00100040 	.word	0x00100040
 800456c:	00100030 	.word	0x00100030
 8004570:	00100020 	.word	0x00100020

08004574 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800457c:	bf00      	nop
 800457e:	370c      	adds	r7, #12
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	4a4c      	ldr	r2, [pc, #304]	@ (800471c <TIM_Base_SetConfig+0x144>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d017      	beq.n	8004620 <TIM_Base_SetConfig+0x48>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045f6:	d013      	beq.n	8004620 <TIM_Base_SetConfig+0x48>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	4a49      	ldr	r2, [pc, #292]	@ (8004720 <TIM_Base_SetConfig+0x148>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d00f      	beq.n	8004620 <TIM_Base_SetConfig+0x48>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	4a48      	ldr	r2, [pc, #288]	@ (8004724 <TIM_Base_SetConfig+0x14c>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d00b      	beq.n	8004620 <TIM_Base_SetConfig+0x48>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	4a47      	ldr	r2, [pc, #284]	@ (8004728 <TIM_Base_SetConfig+0x150>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d007      	beq.n	8004620 <TIM_Base_SetConfig+0x48>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a46      	ldr	r2, [pc, #280]	@ (800472c <TIM_Base_SetConfig+0x154>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d003      	beq.n	8004620 <TIM_Base_SetConfig+0x48>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	4a45      	ldr	r2, [pc, #276]	@ (8004730 <TIM_Base_SetConfig+0x158>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d108      	bne.n	8004632 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004626:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	4313      	orrs	r3, r2
 8004630:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a39      	ldr	r2, [pc, #228]	@ (800471c <TIM_Base_SetConfig+0x144>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d023      	beq.n	8004682 <TIM_Base_SetConfig+0xaa>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004640:	d01f      	beq.n	8004682 <TIM_Base_SetConfig+0xaa>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a36      	ldr	r2, [pc, #216]	@ (8004720 <TIM_Base_SetConfig+0x148>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d01b      	beq.n	8004682 <TIM_Base_SetConfig+0xaa>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a35      	ldr	r2, [pc, #212]	@ (8004724 <TIM_Base_SetConfig+0x14c>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d017      	beq.n	8004682 <TIM_Base_SetConfig+0xaa>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a34      	ldr	r2, [pc, #208]	@ (8004728 <TIM_Base_SetConfig+0x150>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d013      	beq.n	8004682 <TIM_Base_SetConfig+0xaa>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a33      	ldr	r2, [pc, #204]	@ (800472c <TIM_Base_SetConfig+0x154>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d00f      	beq.n	8004682 <TIM_Base_SetConfig+0xaa>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a33      	ldr	r2, [pc, #204]	@ (8004734 <TIM_Base_SetConfig+0x15c>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d00b      	beq.n	8004682 <TIM_Base_SetConfig+0xaa>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a32      	ldr	r2, [pc, #200]	@ (8004738 <TIM_Base_SetConfig+0x160>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d007      	beq.n	8004682 <TIM_Base_SetConfig+0xaa>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a31      	ldr	r2, [pc, #196]	@ (800473c <TIM_Base_SetConfig+0x164>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d003      	beq.n	8004682 <TIM_Base_SetConfig+0xaa>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a2c      	ldr	r2, [pc, #176]	@ (8004730 <TIM_Base_SetConfig+0x158>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d108      	bne.n	8004694 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004688:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	4313      	orrs	r3, r2
 8004692:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	695b      	ldr	r3, [r3, #20]
 800469e:	4313      	orrs	r3, r2
 80046a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	68fa      	ldr	r2, [r7, #12]
 80046a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	689a      	ldr	r2, [r3, #8]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a18      	ldr	r2, [pc, #96]	@ (800471c <TIM_Base_SetConfig+0x144>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d013      	beq.n	80046e8 <TIM_Base_SetConfig+0x110>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a1a      	ldr	r2, [pc, #104]	@ (800472c <TIM_Base_SetConfig+0x154>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d00f      	beq.n	80046e8 <TIM_Base_SetConfig+0x110>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a1a      	ldr	r2, [pc, #104]	@ (8004734 <TIM_Base_SetConfig+0x15c>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d00b      	beq.n	80046e8 <TIM_Base_SetConfig+0x110>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a19      	ldr	r2, [pc, #100]	@ (8004738 <TIM_Base_SetConfig+0x160>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d007      	beq.n	80046e8 <TIM_Base_SetConfig+0x110>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a18      	ldr	r2, [pc, #96]	@ (800473c <TIM_Base_SetConfig+0x164>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d003      	beq.n	80046e8 <TIM_Base_SetConfig+0x110>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a13      	ldr	r2, [pc, #76]	@ (8004730 <TIM_Base_SetConfig+0x158>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d103      	bne.n	80046f0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	691a      	ldr	r2, [r3, #16]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d105      	bne.n	800470e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	f023 0201 	bic.w	r2, r3, #1
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	611a      	str	r2, [r3, #16]
  }
}
 800470e:	bf00      	nop
 8004710:	3714      	adds	r7, #20
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	40012c00 	.word	0x40012c00
 8004720:	40000400 	.word	0x40000400
 8004724:	40000800 	.word	0x40000800
 8004728:	40000c00 	.word	0x40000c00
 800472c:	40013400 	.word	0x40013400
 8004730:	40015000 	.word	0x40015000
 8004734:	40014000 	.word	0x40014000
 8004738:	40014400 	.word	0x40014400
 800473c:	40014800 	.word	0x40014800

08004740 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004740:	b480      	push	{r7}
 8004742:	b087      	sub	sp, #28
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a1b      	ldr	r3, [r3, #32]
 800474e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a1b      	ldr	r3, [r3, #32]
 8004754:	f023 0201 	bic.w	r2, r3, #1
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	699b      	ldr	r3, [r3, #24]
 8004766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800476e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f023 0303 	bic.w	r3, r3, #3
 800477a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68fa      	ldr	r2, [r7, #12]
 8004782:	4313      	orrs	r3, r2
 8004784:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	f023 0302 	bic.w	r3, r3, #2
 800478c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	697a      	ldr	r2, [r7, #20]
 8004794:	4313      	orrs	r3, r2
 8004796:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a30      	ldr	r2, [pc, #192]	@ (800485c <TIM_OC1_SetConfig+0x11c>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d013      	beq.n	80047c8 <TIM_OC1_SetConfig+0x88>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	4a2f      	ldr	r2, [pc, #188]	@ (8004860 <TIM_OC1_SetConfig+0x120>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d00f      	beq.n	80047c8 <TIM_OC1_SetConfig+0x88>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4a2e      	ldr	r2, [pc, #184]	@ (8004864 <TIM_OC1_SetConfig+0x124>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d00b      	beq.n	80047c8 <TIM_OC1_SetConfig+0x88>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	4a2d      	ldr	r2, [pc, #180]	@ (8004868 <TIM_OC1_SetConfig+0x128>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d007      	beq.n	80047c8 <TIM_OC1_SetConfig+0x88>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4a2c      	ldr	r2, [pc, #176]	@ (800486c <TIM_OC1_SetConfig+0x12c>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d003      	beq.n	80047c8 <TIM_OC1_SetConfig+0x88>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	4a2b      	ldr	r2, [pc, #172]	@ (8004870 <TIM_OC1_SetConfig+0x130>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d10c      	bne.n	80047e2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	f023 0308 	bic.w	r3, r3, #8
 80047ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	697a      	ldr	r2, [r7, #20]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	f023 0304 	bic.w	r3, r3, #4
 80047e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a1d      	ldr	r2, [pc, #116]	@ (800485c <TIM_OC1_SetConfig+0x11c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d013      	beq.n	8004812 <TIM_OC1_SetConfig+0xd2>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a1c      	ldr	r2, [pc, #112]	@ (8004860 <TIM_OC1_SetConfig+0x120>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d00f      	beq.n	8004812 <TIM_OC1_SetConfig+0xd2>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a1b      	ldr	r2, [pc, #108]	@ (8004864 <TIM_OC1_SetConfig+0x124>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d00b      	beq.n	8004812 <TIM_OC1_SetConfig+0xd2>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a1a      	ldr	r2, [pc, #104]	@ (8004868 <TIM_OC1_SetConfig+0x128>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d007      	beq.n	8004812 <TIM_OC1_SetConfig+0xd2>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a19      	ldr	r2, [pc, #100]	@ (800486c <TIM_OC1_SetConfig+0x12c>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d003      	beq.n	8004812 <TIM_OC1_SetConfig+0xd2>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a18      	ldr	r2, [pc, #96]	@ (8004870 <TIM_OC1_SetConfig+0x130>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d111      	bne.n	8004836 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004818:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004820:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	693a      	ldr	r2, [r7, #16]
 8004828:	4313      	orrs	r3, r2
 800482a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	699b      	ldr	r3, [r3, #24]
 8004830:	693a      	ldr	r2, [r7, #16]
 8004832:	4313      	orrs	r3, r2
 8004834:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	68fa      	ldr	r2, [r7, #12]
 8004840:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	685a      	ldr	r2, [r3, #4]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	697a      	ldr	r2, [r7, #20]
 800484e:	621a      	str	r2, [r3, #32]
}
 8004850:	bf00      	nop
 8004852:	371c      	adds	r7, #28
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr
 800485c:	40012c00 	.word	0x40012c00
 8004860:	40013400 	.word	0x40013400
 8004864:	40014000 	.word	0x40014000
 8004868:	40014400 	.word	0x40014400
 800486c:	40014800 	.word	0x40014800
 8004870:	40015000 	.word	0x40015000

08004874 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004874:	b480      	push	{r7}
 8004876:	b087      	sub	sp, #28
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a1b      	ldr	r3, [r3, #32]
 8004882:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	f023 0210 	bic.w	r2, r3, #16
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	699b      	ldr	r3, [r3, #24]
 800489a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	021b      	lsls	r3, r3, #8
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	f023 0320 	bic.w	r3, r3, #32
 80048c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	011b      	lsls	r3, r3, #4
 80048ca:	697a      	ldr	r2, [r7, #20]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	4a2c      	ldr	r2, [pc, #176]	@ (8004984 <TIM_OC2_SetConfig+0x110>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d007      	beq.n	80048e8 <TIM_OC2_SetConfig+0x74>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a2b      	ldr	r2, [pc, #172]	@ (8004988 <TIM_OC2_SetConfig+0x114>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d003      	beq.n	80048e8 <TIM_OC2_SetConfig+0x74>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	4a2a      	ldr	r2, [pc, #168]	@ (800498c <TIM_OC2_SetConfig+0x118>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d10d      	bne.n	8004904 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	011b      	lsls	r3, r3, #4
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004902:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a1f      	ldr	r2, [pc, #124]	@ (8004984 <TIM_OC2_SetConfig+0x110>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d013      	beq.n	8004934 <TIM_OC2_SetConfig+0xc0>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a1e      	ldr	r2, [pc, #120]	@ (8004988 <TIM_OC2_SetConfig+0x114>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d00f      	beq.n	8004934 <TIM_OC2_SetConfig+0xc0>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a1e      	ldr	r2, [pc, #120]	@ (8004990 <TIM_OC2_SetConfig+0x11c>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d00b      	beq.n	8004934 <TIM_OC2_SetConfig+0xc0>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a1d      	ldr	r2, [pc, #116]	@ (8004994 <TIM_OC2_SetConfig+0x120>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d007      	beq.n	8004934 <TIM_OC2_SetConfig+0xc0>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a1c      	ldr	r2, [pc, #112]	@ (8004998 <TIM_OC2_SetConfig+0x124>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d003      	beq.n	8004934 <TIM_OC2_SetConfig+0xc0>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a17      	ldr	r2, [pc, #92]	@ (800498c <TIM_OC2_SetConfig+0x118>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d113      	bne.n	800495c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800493a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004942:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	695b      	ldr	r3, [r3, #20]
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	4313      	orrs	r3, r2
 800494e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	693a      	ldr	r2, [r7, #16]
 8004958:	4313      	orrs	r3, r2
 800495a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	693a      	ldr	r2, [r7, #16]
 8004960:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	685a      	ldr	r2, [r3, #4]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	697a      	ldr	r2, [r7, #20]
 8004974:	621a      	str	r2, [r3, #32]
}
 8004976:	bf00      	nop
 8004978:	371c      	adds	r7, #28
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	40012c00 	.word	0x40012c00
 8004988:	40013400 	.word	0x40013400
 800498c:	40015000 	.word	0x40015000
 8004990:	40014000 	.word	0x40014000
 8004994:	40014400 	.word	0x40014400
 8004998:	40014800 	.word	0x40014800

0800499c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800499c:	b480      	push	{r7}
 800499e:	b087      	sub	sp, #28
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a1b      	ldr	r3, [r3, #32]
 80049aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a1b      	ldr	r3, [r3, #32]
 80049b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	69db      	ldr	r3, [r3, #28]
 80049c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f023 0303 	bic.w	r3, r3, #3
 80049d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	68fa      	ldr	r2, [r7, #12]
 80049de:	4313      	orrs	r3, r2
 80049e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	021b      	lsls	r3, r3, #8
 80049f0:	697a      	ldr	r2, [r7, #20]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a2b      	ldr	r2, [pc, #172]	@ (8004aa8 <TIM_OC3_SetConfig+0x10c>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d007      	beq.n	8004a0e <TIM_OC3_SetConfig+0x72>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a2a      	ldr	r2, [pc, #168]	@ (8004aac <TIM_OC3_SetConfig+0x110>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d003      	beq.n	8004a0e <TIM_OC3_SetConfig+0x72>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a29      	ldr	r2, [pc, #164]	@ (8004ab0 <TIM_OC3_SetConfig+0x114>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d10d      	bne.n	8004a2a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	021b      	lsls	r3, r3, #8
 8004a1c:	697a      	ldr	r2, [r7, #20]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a1e      	ldr	r2, [pc, #120]	@ (8004aa8 <TIM_OC3_SetConfig+0x10c>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d013      	beq.n	8004a5a <TIM_OC3_SetConfig+0xbe>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a1d      	ldr	r2, [pc, #116]	@ (8004aac <TIM_OC3_SetConfig+0x110>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d00f      	beq.n	8004a5a <TIM_OC3_SetConfig+0xbe>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a1d      	ldr	r2, [pc, #116]	@ (8004ab4 <TIM_OC3_SetConfig+0x118>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d00b      	beq.n	8004a5a <TIM_OC3_SetConfig+0xbe>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a1c      	ldr	r2, [pc, #112]	@ (8004ab8 <TIM_OC3_SetConfig+0x11c>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d007      	beq.n	8004a5a <TIM_OC3_SetConfig+0xbe>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a1b      	ldr	r2, [pc, #108]	@ (8004abc <TIM_OC3_SetConfig+0x120>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d003      	beq.n	8004a5a <TIM_OC3_SetConfig+0xbe>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a16      	ldr	r2, [pc, #88]	@ (8004ab0 <TIM_OC3_SetConfig+0x114>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d113      	bne.n	8004a82 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	695b      	ldr	r3, [r3, #20]
 8004a6e:	011b      	lsls	r3, r3, #4
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	699b      	ldr	r3, [r3, #24]
 8004a7a:	011b      	lsls	r3, r3, #4
 8004a7c:	693a      	ldr	r2, [r7, #16]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	693a      	ldr	r2, [r7, #16]
 8004a86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	685a      	ldr	r2, [r3, #4]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	697a      	ldr	r2, [r7, #20]
 8004a9a:	621a      	str	r2, [r3, #32]
}
 8004a9c:	bf00      	nop
 8004a9e:	371c      	adds	r7, #28
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr
 8004aa8:	40012c00 	.word	0x40012c00
 8004aac:	40013400 	.word	0x40013400
 8004ab0:	40015000 	.word	0x40015000
 8004ab4:	40014000 	.word	0x40014000
 8004ab8:	40014400 	.word	0x40014400
 8004abc:	40014800 	.word	0x40014800

08004ac0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b087      	sub	sp, #28
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a1b      	ldr	r3, [r3, #32]
 8004ace:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a1b      	ldr	r3, [r3, #32]
 8004ad4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	69db      	ldr	r3, [r3, #28]
 8004ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004aee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004af2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004afa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	021b      	lsls	r3, r3, #8
 8004b02:	68fa      	ldr	r2, [r7, #12]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	031b      	lsls	r3, r3, #12
 8004b16:	697a      	ldr	r2, [r7, #20]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4a2c      	ldr	r2, [pc, #176]	@ (8004bd0 <TIM_OC4_SetConfig+0x110>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d007      	beq.n	8004b34 <TIM_OC4_SetConfig+0x74>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a2b      	ldr	r2, [pc, #172]	@ (8004bd4 <TIM_OC4_SetConfig+0x114>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d003      	beq.n	8004b34 <TIM_OC4_SetConfig+0x74>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	4a2a      	ldr	r2, [pc, #168]	@ (8004bd8 <TIM_OC4_SetConfig+0x118>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d10d      	bne.n	8004b50 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004b3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	031b      	lsls	r3, r3, #12
 8004b42:	697a      	ldr	r2, [r7, #20]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b4e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a1f      	ldr	r2, [pc, #124]	@ (8004bd0 <TIM_OC4_SetConfig+0x110>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d013      	beq.n	8004b80 <TIM_OC4_SetConfig+0xc0>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4a1e      	ldr	r2, [pc, #120]	@ (8004bd4 <TIM_OC4_SetConfig+0x114>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d00f      	beq.n	8004b80 <TIM_OC4_SetConfig+0xc0>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a1e      	ldr	r2, [pc, #120]	@ (8004bdc <TIM_OC4_SetConfig+0x11c>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d00b      	beq.n	8004b80 <TIM_OC4_SetConfig+0xc0>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a1d      	ldr	r2, [pc, #116]	@ (8004be0 <TIM_OC4_SetConfig+0x120>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d007      	beq.n	8004b80 <TIM_OC4_SetConfig+0xc0>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	4a1c      	ldr	r2, [pc, #112]	@ (8004be4 <TIM_OC4_SetConfig+0x124>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d003      	beq.n	8004b80 <TIM_OC4_SetConfig+0xc0>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	4a17      	ldr	r2, [pc, #92]	@ (8004bd8 <TIM_OC4_SetConfig+0x118>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d113      	bne.n	8004ba8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b86:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004b8e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	695b      	ldr	r3, [r3, #20]
 8004b94:	019b      	lsls	r3, r3, #6
 8004b96:	693a      	ldr	r2, [r7, #16]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	699b      	ldr	r3, [r3, #24]
 8004ba0:	019b      	lsls	r3, r3, #6
 8004ba2:	693a      	ldr	r2, [r7, #16]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	693a      	ldr	r2, [r7, #16]
 8004bac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	68fa      	ldr	r2, [r7, #12]
 8004bb2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	621a      	str	r2, [r3, #32]
}
 8004bc2:	bf00      	nop
 8004bc4:	371c      	adds	r7, #28
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop
 8004bd0:	40012c00 	.word	0x40012c00
 8004bd4:	40013400 	.word	0x40013400
 8004bd8:	40015000 	.word	0x40015000
 8004bdc:	40014000 	.word	0x40014000
 8004be0:	40014400 	.word	0x40014400
 8004be4:	40014800 	.word	0x40014800

08004be8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b087      	sub	sp, #28
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6a1b      	ldr	r3, [r3, #32]
 8004bf6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a1b      	ldr	r3, [r3, #32]
 8004bfc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	68fa      	ldr	r2, [r7, #12]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004c2c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	041b      	lsls	r3, r3, #16
 8004c34:	693a      	ldr	r2, [r7, #16]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a19      	ldr	r2, [pc, #100]	@ (8004ca4 <TIM_OC5_SetConfig+0xbc>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d013      	beq.n	8004c6a <TIM_OC5_SetConfig+0x82>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a18      	ldr	r2, [pc, #96]	@ (8004ca8 <TIM_OC5_SetConfig+0xc0>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d00f      	beq.n	8004c6a <TIM_OC5_SetConfig+0x82>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a17      	ldr	r2, [pc, #92]	@ (8004cac <TIM_OC5_SetConfig+0xc4>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d00b      	beq.n	8004c6a <TIM_OC5_SetConfig+0x82>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a16      	ldr	r2, [pc, #88]	@ (8004cb0 <TIM_OC5_SetConfig+0xc8>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d007      	beq.n	8004c6a <TIM_OC5_SetConfig+0x82>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a15      	ldr	r2, [pc, #84]	@ (8004cb4 <TIM_OC5_SetConfig+0xcc>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d003      	beq.n	8004c6a <TIM_OC5_SetConfig+0x82>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a14      	ldr	r2, [pc, #80]	@ (8004cb8 <TIM_OC5_SetConfig+0xd0>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d109      	bne.n	8004c7e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c70:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	021b      	lsls	r3, r3, #8
 8004c78:	697a      	ldr	r2, [r7, #20]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	697a      	ldr	r2, [r7, #20]
 8004c82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	685a      	ldr	r2, [r3, #4]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	621a      	str	r2, [r3, #32]
}
 8004c98:	bf00      	nop
 8004c9a:	371c      	adds	r7, #28
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr
 8004ca4:	40012c00 	.word	0x40012c00
 8004ca8:	40013400 	.word	0x40013400
 8004cac:	40014000 	.word	0x40014000
 8004cb0:	40014400 	.word	0x40014400
 8004cb4:	40014800 	.word	0x40014800
 8004cb8:	40015000 	.word	0x40015000

08004cbc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b087      	sub	sp, #28
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a1b      	ldr	r3, [r3, #32]
 8004cca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a1b      	ldr	r3, [r3, #32]
 8004cd0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	021b      	lsls	r3, r3, #8
 8004cf6:	68fa      	ldr	r2, [r7, #12]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004d02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	051b      	lsls	r3, r3, #20
 8004d0a:	693a      	ldr	r2, [r7, #16]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4a1a      	ldr	r2, [pc, #104]	@ (8004d7c <TIM_OC6_SetConfig+0xc0>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d013      	beq.n	8004d40 <TIM_OC6_SetConfig+0x84>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a19      	ldr	r2, [pc, #100]	@ (8004d80 <TIM_OC6_SetConfig+0xc4>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d00f      	beq.n	8004d40 <TIM_OC6_SetConfig+0x84>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4a18      	ldr	r2, [pc, #96]	@ (8004d84 <TIM_OC6_SetConfig+0xc8>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d00b      	beq.n	8004d40 <TIM_OC6_SetConfig+0x84>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a17      	ldr	r2, [pc, #92]	@ (8004d88 <TIM_OC6_SetConfig+0xcc>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d007      	beq.n	8004d40 <TIM_OC6_SetConfig+0x84>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a16      	ldr	r2, [pc, #88]	@ (8004d8c <TIM_OC6_SetConfig+0xd0>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d003      	beq.n	8004d40 <TIM_OC6_SetConfig+0x84>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a15      	ldr	r2, [pc, #84]	@ (8004d90 <TIM_OC6_SetConfig+0xd4>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d109      	bne.n	8004d54 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d46:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	695b      	ldr	r3, [r3, #20]
 8004d4c:	029b      	lsls	r3, r3, #10
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	697a      	ldr	r2, [r7, #20]
 8004d58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	685a      	ldr	r2, [r3, #4]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	693a      	ldr	r2, [r7, #16]
 8004d6c:	621a      	str	r2, [r3, #32]
}
 8004d6e:	bf00      	nop
 8004d70:	371c      	adds	r7, #28
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	40012c00 	.word	0x40012c00
 8004d80:	40013400 	.word	0x40013400
 8004d84:	40014000 	.word	0x40014000
 8004d88:	40014400 	.word	0x40014400
 8004d8c:	40014800 	.word	0x40014800
 8004d90:	40015000 	.word	0x40015000

08004d94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b087      	sub	sp, #28
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	60f8      	str	r0, [r7, #12]
 8004d9c:	60b9      	str	r1, [r7, #8]
 8004d9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6a1b      	ldr	r3, [r3, #32]
 8004da4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	f023 0201 	bic.w	r2, r3, #1
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	011b      	lsls	r3, r3, #4
 8004dc4:	693a      	ldr	r2, [r7, #16]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	f023 030a 	bic.w	r3, r3, #10
 8004dd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	621a      	str	r2, [r3, #32]
}
 8004de6:	bf00      	nop
 8004de8:	371c      	adds	r7, #28
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr

08004df2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004df2:	b480      	push	{r7}
 8004df4:	b087      	sub	sp, #28
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	60f8      	str	r0, [r7, #12]
 8004dfa:	60b9      	str	r1, [r7, #8]
 8004dfc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6a1b      	ldr	r3, [r3, #32]
 8004e02:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6a1b      	ldr	r3, [r3, #32]
 8004e08:	f023 0210 	bic.w	r2, r3, #16
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	699b      	ldr	r3, [r3, #24]
 8004e14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	031b      	lsls	r3, r3, #12
 8004e22:	693a      	ldr	r2, [r7, #16]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e2e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	011b      	lsls	r3, r3, #4
 8004e34:	697a      	ldr	r2, [r7, #20]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	693a      	ldr	r2, [r7, #16]
 8004e3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	697a      	ldr	r2, [r7, #20]
 8004e44:	621a      	str	r2, [r3, #32]
}
 8004e46:	bf00      	nop
 8004e48:	371c      	adds	r7, #28
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr

08004e52 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e52:	b480      	push	{r7}
 8004e54:	b085      	sub	sp, #20
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
 8004e5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004e68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e6e:	683a      	ldr	r2, [r7, #0]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	f043 0307 	orr.w	r3, r3, #7
 8004e78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	609a      	str	r2, [r3, #8]
}
 8004e80:	bf00      	nop
 8004e82:	3714      	adds	r7, #20
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr

08004e8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b087      	sub	sp, #28
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
 8004e98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ea6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	021a      	lsls	r2, r3, #8
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	431a      	orrs	r2, r3
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	697a      	ldr	r2, [r7, #20]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	697a      	ldr	r2, [r7, #20]
 8004ebe:	609a      	str	r2, [r3, #8]
}
 8004ec0:	bf00      	nop
 8004ec2:	371c      	adds	r7, #28
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr

08004ecc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b087      	sub	sp, #28
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	f003 031f 	and.w	r3, r3, #31
 8004ede:	2201      	movs	r2, #1
 8004ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6a1a      	ldr	r2, [r3, #32]
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	43db      	mvns	r3, r3
 8004eee:	401a      	ands	r2, r3
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6a1a      	ldr	r2, [r3, #32]
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	f003 031f 	and.w	r3, r3, #31
 8004efe:	6879      	ldr	r1, [r7, #4]
 8004f00:	fa01 f303 	lsl.w	r3, r1, r3
 8004f04:	431a      	orrs	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	621a      	str	r2, [r3, #32]
}
 8004f0a:	bf00      	nop
 8004f0c:	371c      	adds	r7, #28
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr
	...

08004f18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b085      	sub	sp, #20
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d101      	bne.n	8004f30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	e074      	b.n	800501a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a34      	ldr	r2, [pc, #208]	@ (8005028 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d009      	beq.n	8004f6e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a33      	ldr	r2, [pc, #204]	@ (800502c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d004      	beq.n	8004f6e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a31      	ldr	r2, [pc, #196]	@ (8005030 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d108      	bne.n	8004f80 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004f74:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	68fa      	ldr	r2, [r7, #12]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68fa      	ldr	r2, [r7, #12]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68fa      	ldr	r2, [r7, #12]
 8004f9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a21      	ldr	r2, [pc, #132]	@ (8005028 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d022      	beq.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fb0:	d01d      	beq.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a1f      	ldr	r2, [pc, #124]	@ (8005034 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d018      	beq.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a1d      	ldr	r2, [pc, #116]	@ (8005038 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d013      	beq.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a1c      	ldr	r2, [pc, #112]	@ (800503c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d00e      	beq.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a15      	ldr	r2, [pc, #84]	@ (800502c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d009      	beq.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a18      	ldr	r2, [pc, #96]	@ (8005040 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d004      	beq.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a11      	ldr	r2, [pc, #68]	@ (8005030 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d10c      	bne.n	8005008 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ff4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	68ba      	ldr	r2, [r7, #8]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68ba      	ldr	r2, [r7, #8]
 8005006:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3714      	adds	r7, #20
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	40012c00 	.word	0x40012c00
 800502c:	40013400 	.word	0x40013400
 8005030:	40015000 	.word	0x40015000
 8005034:	40000400 	.word	0x40000400
 8005038:	40000800 	.word	0x40000800
 800503c:	40000c00 	.word	0x40000c00
 8005040:	40014000 	.word	0x40014000

08005044 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005044:	b480      	push	{r7}
 8005046:	b085      	sub	sp, #20
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800504e:	2300      	movs	r3, #0
 8005050:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005058:	2b01      	cmp	r3, #1
 800505a:	d101      	bne.n	8005060 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800505c:	2302      	movs	r3, #2
 800505e:	e078      	b.n	8005152 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2201      	movs	r2, #1
 8005064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	68db      	ldr	r3, [r3, #12]
 8005072:	4313      	orrs	r3, r2
 8005074:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	4313      	orrs	r3, r2
 8005082:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	4313      	orrs	r3, r2
 8005090:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4313      	orrs	r3, r2
 800509e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	691b      	ldr	r3, [r3, #16]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	695b      	ldr	r3, [r3, #20]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050c6:	4313      	orrs	r3, r2
 80050c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	699b      	ldr	r3, [r3, #24]
 80050d4:	041b      	lsls	r3, r3, #16
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	69db      	ldr	r3, [r3, #28]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a1c      	ldr	r2, [pc, #112]	@ (8005160 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d009      	beq.n	8005106 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a1b      	ldr	r2, [pc, #108]	@ (8005164 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d004      	beq.n	8005106 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a19      	ldr	r2, [pc, #100]	@ (8005168 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d11c      	bne.n	8005140 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005110:	051b      	lsls	r3, r3, #20
 8005112:	4313      	orrs	r3, r2
 8005114:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	6a1b      	ldr	r3, [r3, #32]
 8005120:	4313      	orrs	r3, r2
 8005122:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512e:	4313      	orrs	r3, r2
 8005130:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800513c:	4313      	orrs	r3, r2
 800513e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68fa      	ldr	r2, [r7, #12]
 8005146:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	3714      	adds	r7, #20
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	40012c00 	.word	0x40012c00
 8005164:	40013400 	.word	0x40013400
 8005168:	40015000 	.word	0x40015000

0800516c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005174:	bf00      	nop
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005188:	bf00      	nop
 800518a:	370c      	adds	r7, #12
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800519c:	bf00      	nop
 800519e:	370c      	adds	r7, #12
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr

080051a8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80051c4:	bf00      	nop
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80051d8:	bf00      	nop
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr

080051e4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80051ec:	bf00      	nop
 80051ee:	370c      	adds	r7, #12
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d101      	bne.n	800520a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e042      	b.n	8005290 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005210:	2b00      	cmp	r3, #0
 8005212:	d106      	bne.n	8005222 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2200      	movs	r2, #0
 8005218:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f7fb ffa1 	bl	8001164 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2224      	movs	r2, #36	@ 0x24
 8005226:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f022 0201 	bic.w	r2, r2, #1
 8005238:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800523e:	2b00      	cmp	r3, #0
 8005240:	d002      	beq.n	8005248 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f000 fef6 	bl	8006034 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f000 fbf7 	bl	8005a3c <UART_SetConfig>
 800524e:	4603      	mov	r3, r0
 8005250:	2b01      	cmp	r3, #1
 8005252:	d101      	bne.n	8005258 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e01b      	b.n	8005290 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	685a      	ldr	r2, [r3, #4]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005266:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	689a      	ldr	r2, [r3, #8]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005276:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f042 0201 	orr.w	r2, r2, #1
 8005286:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f000 ff75 	bl	8006178 <UART_CheckIdleState>
 800528e:	4603      	mov	r3, r0
}
 8005290:	4618      	mov	r0, r3
 8005292:	3708      	adds	r7, #8
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b08a      	sub	sp, #40	@ 0x28
 800529c:	af02      	add	r7, sp, #8
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	603b      	str	r3, [r7, #0]
 80052a4:	4613      	mov	r3, r2
 80052a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ae:	2b20      	cmp	r3, #32
 80052b0:	d17b      	bne.n	80053aa <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d002      	beq.n	80052be <HAL_UART_Transmit+0x26>
 80052b8:	88fb      	ldrh	r3, [r7, #6]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d101      	bne.n	80052c2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e074      	b.n	80053ac <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2221      	movs	r2, #33	@ 0x21
 80052ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052d2:	f7fc f937 	bl	8001544 <HAL_GetTick>
 80052d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	88fa      	ldrh	r2, [r7, #6]
 80052dc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	88fa      	ldrh	r2, [r7, #6]
 80052e4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052f0:	d108      	bne.n	8005304 <HAL_UART_Transmit+0x6c>
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d104      	bne.n	8005304 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052fa:	2300      	movs	r3, #0
 80052fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	61bb      	str	r3, [r7, #24]
 8005302:	e003      	b.n	800530c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005308:	2300      	movs	r3, #0
 800530a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800530c:	e030      	b.n	8005370 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	9300      	str	r3, [sp, #0]
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	2200      	movs	r2, #0
 8005316:	2180      	movs	r1, #128	@ 0x80
 8005318:	68f8      	ldr	r0, [r7, #12]
 800531a:	f000 ffd7 	bl	80062cc <UART_WaitOnFlagUntilTimeout>
 800531e:	4603      	mov	r3, r0
 8005320:	2b00      	cmp	r3, #0
 8005322:	d005      	beq.n	8005330 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2220      	movs	r2, #32
 8005328:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e03d      	b.n	80053ac <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10b      	bne.n	800534e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	881b      	ldrh	r3, [r3, #0]
 800533a:	461a      	mov	r2, r3
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005344:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	3302      	adds	r3, #2
 800534a:	61bb      	str	r3, [r7, #24]
 800534c:	e007      	b.n	800535e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800534e:	69fb      	ldr	r3, [r7, #28]
 8005350:	781a      	ldrb	r2, [r3, #0]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005358:	69fb      	ldr	r3, [r7, #28]
 800535a:	3301      	adds	r3, #1
 800535c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005364:	b29b      	uxth	r3, r3
 8005366:	3b01      	subs	r3, #1
 8005368:	b29a      	uxth	r2, r3
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005376:	b29b      	uxth	r3, r3
 8005378:	2b00      	cmp	r3, #0
 800537a:	d1c8      	bne.n	800530e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	9300      	str	r3, [sp, #0]
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	2200      	movs	r2, #0
 8005384:	2140      	movs	r1, #64	@ 0x40
 8005386:	68f8      	ldr	r0, [r7, #12]
 8005388:	f000 ffa0 	bl	80062cc <UART_WaitOnFlagUntilTimeout>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d005      	beq.n	800539e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2220      	movs	r2, #32
 8005396:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	e006      	b.n	80053ac <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2220      	movs	r2, #32
 80053a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80053a6:	2300      	movs	r3, #0
 80053a8:	e000      	b.n	80053ac <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80053aa:	2302      	movs	r3, #2
  }
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3720      	adds	r7, #32
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b0ba      	sub	sp, #232	@ 0xe8
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	69db      	ldr	r3, [r3, #28]
 80053c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80053da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80053de:	f640 030f 	movw	r3, #2063	@ 0x80f
 80053e2:	4013      	ands	r3, r2
 80053e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80053e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d11b      	bne.n	8005428 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80053f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053f4:	f003 0320 	and.w	r3, r3, #32
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d015      	beq.n	8005428 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80053fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005400:	f003 0320 	and.w	r3, r3, #32
 8005404:	2b00      	cmp	r3, #0
 8005406:	d105      	bne.n	8005414 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005408:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800540c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005410:	2b00      	cmp	r3, #0
 8005412:	d009      	beq.n	8005428 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005418:	2b00      	cmp	r3, #0
 800541a:	f000 82e3 	beq.w	80059e4 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	4798      	blx	r3
      }
      return;
 8005426:	e2dd      	b.n	80059e4 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005428:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800542c:	2b00      	cmp	r3, #0
 800542e:	f000 8123 	beq.w	8005678 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005432:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005436:	4b8d      	ldr	r3, [pc, #564]	@ (800566c <HAL_UART_IRQHandler+0x2b8>)
 8005438:	4013      	ands	r3, r2
 800543a:	2b00      	cmp	r3, #0
 800543c:	d106      	bne.n	800544c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800543e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005442:	4b8b      	ldr	r3, [pc, #556]	@ (8005670 <HAL_UART_IRQHandler+0x2bc>)
 8005444:	4013      	ands	r3, r2
 8005446:	2b00      	cmp	r3, #0
 8005448:	f000 8116 	beq.w	8005678 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800544c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	2b00      	cmp	r3, #0
 8005456:	d011      	beq.n	800547c <HAL_UART_IRQHandler+0xc8>
 8005458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800545c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005460:	2b00      	cmp	r3, #0
 8005462:	d00b      	beq.n	800547c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2201      	movs	r2, #1
 800546a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005472:	f043 0201 	orr.w	r2, r3, #1
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800547c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005480:	f003 0302 	and.w	r3, r3, #2
 8005484:	2b00      	cmp	r3, #0
 8005486:	d011      	beq.n	80054ac <HAL_UART_IRQHandler+0xf8>
 8005488:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800548c:	f003 0301 	and.w	r3, r3, #1
 8005490:	2b00      	cmp	r3, #0
 8005492:	d00b      	beq.n	80054ac <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2202      	movs	r2, #2
 800549a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054a2:	f043 0204 	orr.w	r2, r3, #4
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80054ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054b0:	f003 0304 	and.w	r3, r3, #4
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d011      	beq.n	80054dc <HAL_UART_IRQHandler+0x128>
 80054b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054bc:	f003 0301 	and.w	r3, r3, #1
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00b      	beq.n	80054dc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	2204      	movs	r2, #4
 80054ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054d2:	f043 0202 	orr.w	r2, r3, #2
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80054dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054e0:	f003 0308 	and.w	r3, r3, #8
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d017      	beq.n	8005518 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80054e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054ec:	f003 0320 	and.w	r3, r3, #32
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d105      	bne.n	8005500 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80054f4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80054f8:	4b5c      	ldr	r3, [pc, #368]	@ (800566c <HAL_UART_IRQHandler+0x2b8>)
 80054fa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00b      	beq.n	8005518 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2208      	movs	r2, #8
 8005506:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800550e:	f043 0208 	orr.w	r2, r3, #8
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005518:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800551c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005520:	2b00      	cmp	r3, #0
 8005522:	d012      	beq.n	800554a <HAL_UART_IRQHandler+0x196>
 8005524:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005528:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d00c      	beq.n	800554a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005538:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005540:	f043 0220 	orr.w	r2, r3, #32
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005550:	2b00      	cmp	r3, #0
 8005552:	f000 8249 	beq.w	80059e8 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800555a:	f003 0320 	and.w	r3, r3, #32
 800555e:	2b00      	cmp	r3, #0
 8005560:	d013      	beq.n	800558a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005562:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005566:	f003 0320 	and.w	r3, r3, #32
 800556a:	2b00      	cmp	r3, #0
 800556c:	d105      	bne.n	800557a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800556e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d007      	beq.n	800558a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800557e:	2b00      	cmp	r3, #0
 8005580:	d003      	beq.n	800558a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005590:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800559e:	2b40      	cmp	r3, #64	@ 0x40
 80055a0:	d005      	beq.n	80055ae <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80055a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d054      	beq.n	8005658 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 fef9 	bl	80063a6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055be:	2b40      	cmp	r3, #64	@ 0x40
 80055c0:	d146      	bne.n	8005650 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	3308      	adds	r3, #8
 80055c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055d0:	e853 3f00 	ldrex	r3, [r3]
 80055d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80055d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	3308      	adds	r3, #8
 80055ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80055ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80055f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80055fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80055fe:	e841 2300 	strex	r3, r2, [r1]
 8005602:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005606:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1d9      	bne.n	80055c2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005614:	2b00      	cmp	r3, #0
 8005616:	d017      	beq.n	8005648 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800561e:	4a15      	ldr	r2, [pc, #84]	@ (8005674 <HAL_UART_IRQHandler+0x2c0>)
 8005620:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005628:	4618      	mov	r0, r3
 800562a:	f7fc f921 	bl	8001870 <HAL_DMA_Abort_IT>
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d019      	beq.n	8005668 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800563a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005642:	4610      	mov	r0, r2
 8005644:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005646:	e00f      	b.n	8005668 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f000 f9e1 	bl	8005a10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800564e:	e00b      	b.n	8005668 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 f9dd 	bl	8005a10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005656:	e007      	b.n	8005668 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 f9d9 	bl	8005a10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2200      	movs	r2, #0
 8005662:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005666:	e1bf      	b.n	80059e8 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005668:	bf00      	nop
    return;
 800566a:	e1bd      	b.n	80059e8 <HAL_UART_IRQHandler+0x634>
 800566c:	10000001 	.word	0x10000001
 8005670:	04000120 	.word	0x04000120
 8005674:	08006473 	.word	0x08006473

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800567c:	2b01      	cmp	r3, #1
 800567e:	f040 8153 	bne.w	8005928 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005686:	f003 0310 	and.w	r3, r3, #16
 800568a:	2b00      	cmp	r3, #0
 800568c:	f000 814c 	beq.w	8005928 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005694:	f003 0310 	and.w	r3, r3, #16
 8005698:	2b00      	cmp	r3, #0
 800569a:	f000 8145 	beq.w	8005928 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	2210      	movs	r2, #16
 80056a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056b0:	2b40      	cmp	r3, #64	@ 0x40
 80056b2:	f040 80bb 	bne.w	800582c <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80056c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	f000 818f 	beq.w	80059ec <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80056d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056d8:	429a      	cmp	r2, r3
 80056da:	f080 8187 	bcs.w	80059ec <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0320 	and.w	r3, r3, #32
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	f040 8087 	bne.w	800580a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005704:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005708:	e853 3f00 	ldrex	r3, [r3]
 800570c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005710:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005714:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005718:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	461a      	mov	r2, r3
 8005722:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005726:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800572a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005732:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005736:	e841 2300 	strex	r3, r2, [r1]
 800573a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800573e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005742:	2b00      	cmp	r3, #0
 8005744:	d1da      	bne.n	80056fc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	3308      	adds	r3, #8
 800574c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005750:	e853 3f00 	ldrex	r3, [r3]
 8005754:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005756:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005758:	f023 0301 	bic.w	r3, r3, #1
 800575c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	3308      	adds	r3, #8
 8005766:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800576a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800576e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005770:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005772:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005776:	e841 2300 	strex	r3, r2, [r1]
 800577a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800577c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800577e:	2b00      	cmp	r3, #0
 8005780:	d1e1      	bne.n	8005746 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	3308      	adds	r3, #8
 8005788:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800578a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800578c:	e853 3f00 	ldrex	r3, [r3]
 8005790:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005792:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005794:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005798:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	3308      	adds	r3, #8
 80057a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80057a6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80057a8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057aa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80057ac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80057ae:	e841 2300 	strex	r3, r2, [r1]
 80057b2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80057b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1e3      	bne.n	8005782 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2220      	movs	r2, #32
 80057be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057d0:	e853 3f00 	ldrex	r3, [r3]
 80057d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80057d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057d8:	f023 0310 	bic.w	r3, r3, #16
 80057dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	461a      	mov	r2, r3
 80057e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 80057ec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80057f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80057f2:	e841 2300 	strex	r3, r2, [r1]
 80057f6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80057f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d1e4      	bne.n	80057c8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005804:	4618      	mov	r0, r3
 8005806:	f7fb ffda 	bl	80017be <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2202      	movs	r2, #2
 800580e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800581c:	b29b      	uxth	r3, r3
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	b29b      	uxth	r3, r3
 8005822:	4619      	mov	r1, r3
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f000 f8fd 	bl	8005a24 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800582a:	e0df      	b.n	80059ec <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005838:	b29b      	uxth	r3, r3
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005846:	b29b      	uxth	r3, r3
 8005848:	2b00      	cmp	r3, #0
 800584a:	f000 80d1 	beq.w	80059f0 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800584e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005852:	2b00      	cmp	r3, #0
 8005854:	f000 80cc 	beq.w	80059f0 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005860:	e853 3f00 	ldrex	r3, [r3]
 8005864:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005868:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800586c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	461a      	mov	r2, r3
 8005876:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800587a:	647b      	str	r3, [r7, #68]	@ 0x44
 800587c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005880:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005882:	e841 2300 	strex	r3, r2, [r1]
 8005886:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005888:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1e4      	bne.n	8005858 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	3308      	adds	r3, #8
 8005894:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005898:	e853 3f00 	ldrex	r3, [r3]
 800589c:	623b      	str	r3, [r7, #32]
   return(result);
 800589e:	6a3b      	ldr	r3, [r7, #32]
 80058a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058a4:	f023 0301 	bic.w	r3, r3, #1
 80058a8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	3308      	adds	r3, #8
 80058b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80058b6:	633a      	str	r2, [r7, #48]	@ 0x30
 80058b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058be:	e841 2300 	strex	r3, r2, [r1]
 80058c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d1e1      	bne.n	800588e <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2220      	movs	r2, #32
 80058ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2200      	movs	r2, #0
 80058dc:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	e853 3f00 	ldrex	r3, [r3]
 80058ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f023 0310 	bic.w	r3, r3, #16
 80058f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	461a      	mov	r2, r3
 80058fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005900:	61fb      	str	r3, [r7, #28]
 8005902:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005904:	69b9      	ldr	r1, [r7, #24]
 8005906:	69fa      	ldr	r2, [r7, #28]
 8005908:	e841 2300 	strex	r3, r2, [r1]
 800590c:	617b      	str	r3, [r7, #20]
   return(result);
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1e4      	bne.n	80058de <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2202      	movs	r2, #2
 8005918:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800591a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800591e:	4619      	mov	r1, r3
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f000 f87f 	bl	8005a24 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005926:	e063      	b.n	80059f0 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800592c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005930:	2b00      	cmp	r3, #0
 8005932:	d00e      	beq.n	8005952 <HAL_UART_IRQHandler+0x59e>
 8005934:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005938:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800593c:	2b00      	cmp	r3, #0
 800593e:	d008      	beq.n	8005952 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005948:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 fdd2 	bl	80064f4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005950:	e051      	b.n	80059f6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005952:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005956:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800595a:	2b00      	cmp	r3, #0
 800595c:	d014      	beq.n	8005988 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800595e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005966:	2b00      	cmp	r3, #0
 8005968:	d105      	bne.n	8005976 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800596a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800596e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d008      	beq.n	8005988 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800597a:	2b00      	cmp	r3, #0
 800597c:	d03a      	beq.n	80059f4 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	4798      	blx	r3
    }
    return;
 8005986:	e035      	b.n	80059f4 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800598c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005990:	2b00      	cmp	r3, #0
 8005992:	d009      	beq.n	80059a8 <HAL_UART_IRQHandler+0x5f4>
 8005994:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005998:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800599c:	2b00      	cmp	r3, #0
 800599e:	d003      	beq.n	80059a8 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 fd7c 	bl	800649e <UART_EndTransmit_IT>
    return;
 80059a6:	e026      	b.n	80059f6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80059a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d009      	beq.n	80059c8 <HAL_UART_IRQHandler+0x614>
 80059b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059b8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d003      	beq.n	80059c8 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 fdab 	bl	800651c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80059c6:	e016      	b.n	80059f6 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80059c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d010      	beq.n	80059f6 <HAL_UART_IRQHandler+0x642>
 80059d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	da0c      	bge.n	80059f6 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f000 fd93 	bl	8006508 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80059e2:	e008      	b.n	80059f6 <HAL_UART_IRQHandler+0x642>
      return;
 80059e4:	bf00      	nop
 80059e6:	e006      	b.n	80059f6 <HAL_UART_IRQHandler+0x642>
    return;
 80059e8:	bf00      	nop
 80059ea:	e004      	b.n	80059f6 <HAL_UART_IRQHandler+0x642>
      return;
 80059ec:	bf00      	nop
 80059ee:	e002      	b.n	80059f6 <HAL_UART_IRQHandler+0x642>
      return;
 80059f0:	bf00      	nop
 80059f2:	e000      	b.n	80059f6 <HAL_UART_IRQHandler+0x642>
    return;
 80059f4:	bf00      	nop
  }
}
 80059f6:	37e8      	adds	r7, #232	@ 0xe8
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005a04:	bf00      	nop
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005a18:	bf00      	nop
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr

08005a24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b083      	sub	sp, #12
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	460b      	mov	r3, r1
 8005a2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a30:	bf00      	nop
 8005a32:	370c      	adds	r7, #12
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr

08005a3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a40:	b08c      	sub	sp, #48	@ 0x30
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a46:	2300      	movs	r3, #0
 8005a48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	689a      	ldr	r2, [r3, #8]
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	691b      	ldr	r3, [r3, #16]
 8005a54:	431a      	orrs	r2, r3
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	695b      	ldr	r3, [r3, #20]
 8005a5a:	431a      	orrs	r2, r3
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	69db      	ldr	r3, [r3, #28]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	4baa      	ldr	r3, [pc, #680]	@ (8005d14 <UART_SetConfig+0x2d8>)
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	697a      	ldr	r2, [r7, #20]
 8005a70:	6812      	ldr	r2, [r2, #0]
 8005a72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a74:	430b      	orrs	r3, r1
 8005a76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	68da      	ldr	r2, [r3, #12]
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	699b      	ldr	r3, [r3, #24]
 8005a92:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a9f      	ldr	r2, [pc, #636]	@ (8005d18 <UART_SetConfig+0x2dc>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d004      	beq.n	8005aa8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	6a1b      	ldr	r3, [r3, #32]
 8005aa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005ab2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005ab6:	697a      	ldr	r2, [r7, #20]
 8005ab8:	6812      	ldr	r2, [r2, #0]
 8005aba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005abc:	430b      	orrs	r3, r1
 8005abe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac6:	f023 010f 	bic.w	r1, r3, #15
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a90      	ldr	r2, [pc, #576]	@ (8005d1c <UART_SetConfig+0x2e0>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d125      	bne.n	8005b2c <UART_SetConfig+0xf0>
 8005ae0:	4b8f      	ldr	r3, [pc, #572]	@ (8005d20 <UART_SetConfig+0x2e4>)
 8005ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ae6:	f003 0303 	and.w	r3, r3, #3
 8005aea:	2b03      	cmp	r3, #3
 8005aec:	d81a      	bhi.n	8005b24 <UART_SetConfig+0xe8>
 8005aee:	a201      	add	r2, pc, #4	@ (adr r2, 8005af4 <UART_SetConfig+0xb8>)
 8005af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af4:	08005b05 	.word	0x08005b05
 8005af8:	08005b15 	.word	0x08005b15
 8005afc:	08005b0d 	.word	0x08005b0d
 8005b00:	08005b1d 	.word	0x08005b1d
 8005b04:	2301      	movs	r3, #1
 8005b06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b0a:	e116      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005b0c:	2302      	movs	r3, #2
 8005b0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b12:	e112      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005b14:	2304      	movs	r3, #4
 8005b16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b1a:	e10e      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005b1c:	2308      	movs	r3, #8
 8005b1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b22:	e10a      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005b24:	2310      	movs	r3, #16
 8005b26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b2a:	e106      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a7c      	ldr	r2, [pc, #496]	@ (8005d24 <UART_SetConfig+0x2e8>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d138      	bne.n	8005ba8 <UART_SetConfig+0x16c>
 8005b36:	4b7a      	ldr	r3, [pc, #488]	@ (8005d20 <UART_SetConfig+0x2e4>)
 8005b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b3c:	f003 030c 	and.w	r3, r3, #12
 8005b40:	2b0c      	cmp	r3, #12
 8005b42:	d82d      	bhi.n	8005ba0 <UART_SetConfig+0x164>
 8005b44:	a201      	add	r2, pc, #4	@ (adr r2, 8005b4c <UART_SetConfig+0x110>)
 8005b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b4a:	bf00      	nop
 8005b4c:	08005b81 	.word	0x08005b81
 8005b50:	08005ba1 	.word	0x08005ba1
 8005b54:	08005ba1 	.word	0x08005ba1
 8005b58:	08005ba1 	.word	0x08005ba1
 8005b5c:	08005b91 	.word	0x08005b91
 8005b60:	08005ba1 	.word	0x08005ba1
 8005b64:	08005ba1 	.word	0x08005ba1
 8005b68:	08005ba1 	.word	0x08005ba1
 8005b6c:	08005b89 	.word	0x08005b89
 8005b70:	08005ba1 	.word	0x08005ba1
 8005b74:	08005ba1 	.word	0x08005ba1
 8005b78:	08005ba1 	.word	0x08005ba1
 8005b7c:	08005b99 	.word	0x08005b99
 8005b80:	2300      	movs	r3, #0
 8005b82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b86:	e0d8      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005b88:	2302      	movs	r3, #2
 8005b8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b8e:	e0d4      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005b90:	2304      	movs	r3, #4
 8005b92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b96:	e0d0      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005b98:	2308      	movs	r3, #8
 8005b9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b9e:	e0cc      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005ba0:	2310      	movs	r3, #16
 8005ba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ba6:	e0c8      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a5e      	ldr	r2, [pc, #376]	@ (8005d28 <UART_SetConfig+0x2ec>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d125      	bne.n	8005bfe <UART_SetConfig+0x1c2>
 8005bb2:	4b5b      	ldr	r3, [pc, #364]	@ (8005d20 <UART_SetConfig+0x2e4>)
 8005bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bb8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005bbc:	2b30      	cmp	r3, #48	@ 0x30
 8005bbe:	d016      	beq.n	8005bee <UART_SetConfig+0x1b2>
 8005bc0:	2b30      	cmp	r3, #48	@ 0x30
 8005bc2:	d818      	bhi.n	8005bf6 <UART_SetConfig+0x1ba>
 8005bc4:	2b20      	cmp	r3, #32
 8005bc6:	d00a      	beq.n	8005bde <UART_SetConfig+0x1a2>
 8005bc8:	2b20      	cmp	r3, #32
 8005bca:	d814      	bhi.n	8005bf6 <UART_SetConfig+0x1ba>
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d002      	beq.n	8005bd6 <UART_SetConfig+0x19a>
 8005bd0:	2b10      	cmp	r3, #16
 8005bd2:	d008      	beq.n	8005be6 <UART_SetConfig+0x1aa>
 8005bd4:	e00f      	b.n	8005bf6 <UART_SetConfig+0x1ba>
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bdc:	e0ad      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005bde:	2302      	movs	r3, #2
 8005be0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005be4:	e0a9      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005be6:	2304      	movs	r3, #4
 8005be8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bec:	e0a5      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005bee:	2308      	movs	r3, #8
 8005bf0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bf4:	e0a1      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005bf6:	2310      	movs	r3, #16
 8005bf8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bfc:	e09d      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a4a      	ldr	r2, [pc, #296]	@ (8005d2c <UART_SetConfig+0x2f0>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d125      	bne.n	8005c54 <UART_SetConfig+0x218>
 8005c08:	4b45      	ldr	r3, [pc, #276]	@ (8005d20 <UART_SetConfig+0x2e4>)
 8005c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c0e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005c12:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c14:	d016      	beq.n	8005c44 <UART_SetConfig+0x208>
 8005c16:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c18:	d818      	bhi.n	8005c4c <UART_SetConfig+0x210>
 8005c1a:	2b80      	cmp	r3, #128	@ 0x80
 8005c1c:	d00a      	beq.n	8005c34 <UART_SetConfig+0x1f8>
 8005c1e:	2b80      	cmp	r3, #128	@ 0x80
 8005c20:	d814      	bhi.n	8005c4c <UART_SetConfig+0x210>
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d002      	beq.n	8005c2c <UART_SetConfig+0x1f0>
 8005c26:	2b40      	cmp	r3, #64	@ 0x40
 8005c28:	d008      	beq.n	8005c3c <UART_SetConfig+0x200>
 8005c2a:	e00f      	b.n	8005c4c <UART_SetConfig+0x210>
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c32:	e082      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005c34:	2302      	movs	r3, #2
 8005c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c3a:	e07e      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005c3c:	2304      	movs	r3, #4
 8005c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c42:	e07a      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005c44:	2308      	movs	r3, #8
 8005c46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c4a:	e076      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005c4c:	2310      	movs	r3, #16
 8005c4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c52:	e072      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a35      	ldr	r2, [pc, #212]	@ (8005d30 <UART_SetConfig+0x2f4>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d12a      	bne.n	8005cb4 <UART_SetConfig+0x278>
 8005c5e:	4b30      	ldr	r3, [pc, #192]	@ (8005d20 <UART_SetConfig+0x2e4>)
 8005c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c6c:	d01a      	beq.n	8005ca4 <UART_SetConfig+0x268>
 8005c6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c72:	d81b      	bhi.n	8005cac <UART_SetConfig+0x270>
 8005c74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c78:	d00c      	beq.n	8005c94 <UART_SetConfig+0x258>
 8005c7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c7e:	d815      	bhi.n	8005cac <UART_SetConfig+0x270>
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d003      	beq.n	8005c8c <UART_SetConfig+0x250>
 8005c84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c88:	d008      	beq.n	8005c9c <UART_SetConfig+0x260>
 8005c8a:	e00f      	b.n	8005cac <UART_SetConfig+0x270>
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c92:	e052      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005c94:	2302      	movs	r3, #2
 8005c96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c9a:	e04e      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005c9c:	2304      	movs	r3, #4
 8005c9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ca2:	e04a      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005ca4:	2308      	movs	r3, #8
 8005ca6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005caa:	e046      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005cac:	2310      	movs	r3, #16
 8005cae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cb2:	e042      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a17      	ldr	r2, [pc, #92]	@ (8005d18 <UART_SetConfig+0x2dc>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d13a      	bne.n	8005d34 <UART_SetConfig+0x2f8>
 8005cbe:	4b18      	ldr	r3, [pc, #96]	@ (8005d20 <UART_SetConfig+0x2e4>)
 8005cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cc4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005cc8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ccc:	d01a      	beq.n	8005d04 <UART_SetConfig+0x2c8>
 8005cce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005cd2:	d81b      	bhi.n	8005d0c <UART_SetConfig+0x2d0>
 8005cd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005cd8:	d00c      	beq.n	8005cf4 <UART_SetConfig+0x2b8>
 8005cda:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005cde:	d815      	bhi.n	8005d0c <UART_SetConfig+0x2d0>
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d003      	beq.n	8005cec <UART_SetConfig+0x2b0>
 8005ce4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ce8:	d008      	beq.n	8005cfc <UART_SetConfig+0x2c0>
 8005cea:	e00f      	b.n	8005d0c <UART_SetConfig+0x2d0>
 8005cec:	2300      	movs	r3, #0
 8005cee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cf2:	e022      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005cf4:	2302      	movs	r3, #2
 8005cf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cfa:	e01e      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005cfc:	2304      	movs	r3, #4
 8005cfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d02:	e01a      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005d04:	2308      	movs	r3, #8
 8005d06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d0a:	e016      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005d0c:	2310      	movs	r3, #16
 8005d0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d12:	e012      	b.n	8005d3a <UART_SetConfig+0x2fe>
 8005d14:	cfff69f3 	.word	0xcfff69f3
 8005d18:	40008000 	.word	0x40008000
 8005d1c:	40013800 	.word	0x40013800
 8005d20:	40021000 	.word	0x40021000
 8005d24:	40004400 	.word	0x40004400
 8005d28:	40004800 	.word	0x40004800
 8005d2c:	40004c00 	.word	0x40004c00
 8005d30:	40005000 	.word	0x40005000
 8005d34:	2310      	movs	r3, #16
 8005d36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4aae      	ldr	r2, [pc, #696]	@ (8005ff8 <UART_SetConfig+0x5bc>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	f040 8097 	bne.w	8005e74 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d46:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005d4a:	2b08      	cmp	r3, #8
 8005d4c:	d823      	bhi.n	8005d96 <UART_SetConfig+0x35a>
 8005d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8005d54 <UART_SetConfig+0x318>)
 8005d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d54:	08005d79 	.word	0x08005d79
 8005d58:	08005d97 	.word	0x08005d97
 8005d5c:	08005d81 	.word	0x08005d81
 8005d60:	08005d97 	.word	0x08005d97
 8005d64:	08005d87 	.word	0x08005d87
 8005d68:	08005d97 	.word	0x08005d97
 8005d6c:	08005d97 	.word	0x08005d97
 8005d70:	08005d97 	.word	0x08005d97
 8005d74:	08005d8f 	.word	0x08005d8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d78:	f7fc fd04 	bl	8002784 <HAL_RCC_GetPCLK1Freq>
 8005d7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005d7e:	e010      	b.n	8005da2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d80:	4b9e      	ldr	r3, [pc, #632]	@ (8005ffc <UART_SetConfig+0x5c0>)
 8005d82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005d84:	e00d      	b.n	8005da2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d86:	f7fc fc8f 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 8005d8a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005d8c:	e009      	b.n	8005da2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005d94:	e005      	b.n	8005da2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005d96:	2300      	movs	r3, #0
 8005d98:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005da0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	f000 8130 	beq.w	800600a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dae:	4a94      	ldr	r2, [pc, #592]	@ (8006000 <UART_SetConfig+0x5c4>)
 8005db0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005db4:	461a      	mov	r2, r3
 8005db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005dbc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	685a      	ldr	r2, [r3, #4]
 8005dc2:	4613      	mov	r3, r2
 8005dc4:	005b      	lsls	r3, r3, #1
 8005dc6:	4413      	add	r3, r2
 8005dc8:	69ba      	ldr	r2, [r7, #24]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d305      	bcc.n	8005dda <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005dd4:	69ba      	ldr	r2, [r7, #24]
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d903      	bls.n	8005de2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005de0:	e113      	b.n	800600a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de4:	2200      	movs	r2, #0
 8005de6:	60bb      	str	r3, [r7, #8]
 8005de8:	60fa      	str	r2, [r7, #12]
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dee:	4a84      	ldr	r2, [pc, #528]	@ (8006000 <UART_SetConfig+0x5c4>)
 8005df0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	2200      	movs	r2, #0
 8005df8:	603b      	str	r3, [r7, #0]
 8005dfa:	607a      	str	r2, [r7, #4]
 8005dfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e00:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005e04:	f7fa fa64 	bl	80002d0 <__aeabi_uldivmod>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	460b      	mov	r3, r1
 8005e0c:	4610      	mov	r0, r2
 8005e0e:	4619      	mov	r1, r3
 8005e10:	f04f 0200 	mov.w	r2, #0
 8005e14:	f04f 0300 	mov.w	r3, #0
 8005e18:	020b      	lsls	r3, r1, #8
 8005e1a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005e1e:	0202      	lsls	r2, r0, #8
 8005e20:	6979      	ldr	r1, [r7, #20]
 8005e22:	6849      	ldr	r1, [r1, #4]
 8005e24:	0849      	lsrs	r1, r1, #1
 8005e26:	2000      	movs	r0, #0
 8005e28:	460c      	mov	r4, r1
 8005e2a:	4605      	mov	r5, r0
 8005e2c:	eb12 0804 	adds.w	r8, r2, r4
 8005e30:	eb43 0905 	adc.w	r9, r3, r5
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	469a      	mov	sl, r3
 8005e3c:	4693      	mov	fp, r2
 8005e3e:	4652      	mov	r2, sl
 8005e40:	465b      	mov	r3, fp
 8005e42:	4640      	mov	r0, r8
 8005e44:	4649      	mov	r1, r9
 8005e46:	f7fa fa43 	bl	80002d0 <__aeabi_uldivmod>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	4613      	mov	r3, r2
 8005e50:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005e52:	6a3b      	ldr	r3, [r7, #32]
 8005e54:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e58:	d308      	bcc.n	8005e6c <UART_SetConfig+0x430>
 8005e5a:	6a3b      	ldr	r3, [r7, #32]
 8005e5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e60:	d204      	bcs.n	8005e6c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	6a3a      	ldr	r2, [r7, #32]
 8005e68:	60da      	str	r2, [r3, #12]
 8005e6a:	e0ce      	b.n	800600a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005e72:	e0ca      	b.n	800600a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	69db      	ldr	r3, [r3, #28]
 8005e78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e7c:	d166      	bne.n	8005f4c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005e7e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005e82:	2b08      	cmp	r3, #8
 8005e84:	d827      	bhi.n	8005ed6 <UART_SetConfig+0x49a>
 8005e86:	a201      	add	r2, pc, #4	@ (adr r2, 8005e8c <UART_SetConfig+0x450>)
 8005e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e8c:	08005eb1 	.word	0x08005eb1
 8005e90:	08005eb9 	.word	0x08005eb9
 8005e94:	08005ec1 	.word	0x08005ec1
 8005e98:	08005ed7 	.word	0x08005ed7
 8005e9c:	08005ec7 	.word	0x08005ec7
 8005ea0:	08005ed7 	.word	0x08005ed7
 8005ea4:	08005ed7 	.word	0x08005ed7
 8005ea8:	08005ed7 	.word	0x08005ed7
 8005eac:	08005ecf 	.word	0x08005ecf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005eb0:	f7fc fc68 	bl	8002784 <HAL_RCC_GetPCLK1Freq>
 8005eb4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005eb6:	e014      	b.n	8005ee2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005eb8:	f7fc fc7a 	bl	80027b0 <HAL_RCC_GetPCLK2Freq>
 8005ebc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ebe:	e010      	b.n	8005ee2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ec0:	4b4e      	ldr	r3, [pc, #312]	@ (8005ffc <UART_SetConfig+0x5c0>)
 8005ec2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ec4:	e00d      	b.n	8005ee2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ec6:	f7fc fbef 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 8005eca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ecc:	e009      	b.n	8005ee2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ece:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ed2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ed4:	e005      	b.n	8005ee2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005ee0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f000 8090 	beq.w	800600a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eee:	4a44      	ldr	r2, [pc, #272]	@ (8006000 <UART_SetConfig+0x5c4>)
 8005ef0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005efc:	005a      	lsls	r2, r3, #1
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	085b      	lsrs	r3, r3, #1
 8005f04:	441a      	add	r2, r3
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f0e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f10:	6a3b      	ldr	r3, [r7, #32]
 8005f12:	2b0f      	cmp	r3, #15
 8005f14:	d916      	bls.n	8005f44 <UART_SetConfig+0x508>
 8005f16:	6a3b      	ldr	r3, [r7, #32]
 8005f18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f1c:	d212      	bcs.n	8005f44 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f1e:	6a3b      	ldr	r3, [r7, #32]
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	f023 030f 	bic.w	r3, r3, #15
 8005f26:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f28:	6a3b      	ldr	r3, [r7, #32]
 8005f2a:	085b      	lsrs	r3, r3, #1
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	f003 0307 	and.w	r3, r3, #7
 8005f32:	b29a      	uxth	r2, r3
 8005f34:	8bfb      	ldrh	r3, [r7, #30]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	8bfa      	ldrh	r2, [r7, #30]
 8005f40:	60da      	str	r2, [r3, #12]
 8005f42:	e062      	b.n	800600a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005f4a:	e05e      	b.n	800600a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f4c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005f50:	2b08      	cmp	r3, #8
 8005f52:	d828      	bhi.n	8005fa6 <UART_SetConfig+0x56a>
 8005f54:	a201      	add	r2, pc, #4	@ (adr r2, 8005f5c <UART_SetConfig+0x520>)
 8005f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f5a:	bf00      	nop
 8005f5c:	08005f81 	.word	0x08005f81
 8005f60:	08005f89 	.word	0x08005f89
 8005f64:	08005f91 	.word	0x08005f91
 8005f68:	08005fa7 	.word	0x08005fa7
 8005f6c:	08005f97 	.word	0x08005f97
 8005f70:	08005fa7 	.word	0x08005fa7
 8005f74:	08005fa7 	.word	0x08005fa7
 8005f78:	08005fa7 	.word	0x08005fa7
 8005f7c:	08005f9f 	.word	0x08005f9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f80:	f7fc fc00 	bl	8002784 <HAL_RCC_GetPCLK1Freq>
 8005f84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f86:	e014      	b.n	8005fb2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f88:	f7fc fc12 	bl	80027b0 <HAL_RCC_GetPCLK2Freq>
 8005f8c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f8e:	e010      	b.n	8005fb2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f90:	4b1a      	ldr	r3, [pc, #104]	@ (8005ffc <UART_SetConfig+0x5c0>)
 8005f92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f94:	e00d      	b.n	8005fb2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f96:	f7fc fb87 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 8005f9a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f9c:	e009      	b.n	8005fb2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005fa2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005fa4:	e005      	b.n	8005fb2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005fb0:	bf00      	nop
    }

    if (pclk != 0U)
 8005fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d028      	beq.n	800600a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fbc:	4a10      	ldr	r2, [pc, #64]	@ (8006000 <UART_SetConfig+0x5c4>)
 8005fbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc6:	fbb3 f2f2 	udiv	r2, r3, r2
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	085b      	lsrs	r3, r3, #1
 8005fd0:	441a      	add	r2, r3
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fda:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fdc:	6a3b      	ldr	r3, [r7, #32]
 8005fde:	2b0f      	cmp	r3, #15
 8005fe0:	d910      	bls.n	8006004 <UART_SetConfig+0x5c8>
 8005fe2:	6a3b      	ldr	r3, [r7, #32]
 8005fe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fe8:	d20c      	bcs.n	8006004 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005fea:	6a3b      	ldr	r3, [r7, #32]
 8005fec:	b29a      	uxth	r2, r3
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	60da      	str	r2, [r3, #12]
 8005ff4:	e009      	b.n	800600a <UART_SetConfig+0x5ce>
 8005ff6:	bf00      	nop
 8005ff8:	40008000 	.word	0x40008000
 8005ffc:	00f42400 	.word	0x00f42400
 8006000:	08007424 	.word	0x08007424
      }
      else
      {
        ret = HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	2201      	movs	r2, #1
 800600e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	2201      	movs	r2, #1
 8006016:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	2200      	movs	r2, #0
 800601e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	2200      	movs	r2, #0
 8006024:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006026:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800602a:	4618      	mov	r0, r3
 800602c:	3730      	adds	r7, #48	@ 0x30
 800602e:	46bd      	mov	sp, r7
 8006030:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006034 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006040:	f003 0308 	and.w	r3, r3, #8
 8006044:	2b00      	cmp	r3, #0
 8006046:	d00a      	beq.n	800605e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	430a      	orrs	r2, r1
 800605c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006062:	f003 0301 	and.w	r3, r3, #1
 8006066:	2b00      	cmp	r3, #0
 8006068:	d00a      	beq.n	8006080 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	430a      	orrs	r2, r1
 800607e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006084:	f003 0302 	and.w	r3, r3, #2
 8006088:	2b00      	cmp	r3, #0
 800608a:	d00a      	beq.n	80060a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	430a      	orrs	r2, r1
 80060a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a6:	f003 0304 	and.w	r3, r3, #4
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d00a      	beq.n	80060c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	430a      	orrs	r2, r1
 80060c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c8:	f003 0310 	and.w	r3, r3, #16
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d00a      	beq.n	80060e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	430a      	orrs	r2, r1
 80060e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ea:	f003 0320 	and.w	r3, r3, #32
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d00a      	beq.n	8006108 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	430a      	orrs	r2, r1
 8006106:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800610c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006110:	2b00      	cmp	r3, #0
 8006112:	d01a      	beq.n	800614a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	430a      	orrs	r2, r1
 8006128:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800612e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006132:	d10a      	bne.n	800614a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	430a      	orrs	r2, r1
 8006148:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800614e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00a      	beq.n	800616c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	430a      	orrs	r2, r1
 800616a:	605a      	str	r2, [r3, #4]
  }
}
 800616c:	bf00      	nop
 800616e:	370c      	adds	r7, #12
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr

08006178 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b098      	sub	sp, #96	@ 0x60
 800617c:	af02      	add	r7, sp, #8
 800617e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006188:	f7fb f9dc 	bl	8001544 <HAL_GetTick>
 800618c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f003 0308 	and.w	r3, r3, #8
 8006198:	2b08      	cmp	r3, #8
 800619a:	d12f      	bne.n	80061fc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800619c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80061a0:	9300      	str	r3, [sp, #0]
 80061a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80061a4:	2200      	movs	r2, #0
 80061a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 f88e 	bl	80062cc <UART_WaitOnFlagUntilTimeout>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d022      	beq.n	80061fc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061be:	e853 3f00 	ldrex	r3, [r3]
 80061c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80061c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	461a      	mov	r2, r3
 80061d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80061d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80061d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80061da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061dc:	e841 2300 	strex	r3, r2, [r1]
 80061e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80061e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d1e6      	bne.n	80061b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2220      	movs	r2, #32
 80061ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2200      	movs	r2, #0
 80061f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061f8:	2303      	movs	r3, #3
 80061fa:	e063      	b.n	80062c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 0304 	and.w	r3, r3, #4
 8006206:	2b04      	cmp	r3, #4
 8006208:	d149      	bne.n	800629e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800620a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800620e:	9300      	str	r3, [sp, #0]
 8006210:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006212:	2200      	movs	r2, #0
 8006214:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f000 f857 	bl	80062cc <UART_WaitOnFlagUntilTimeout>
 800621e:	4603      	mov	r3, r0
 8006220:	2b00      	cmp	r3, #0
 8006222:	d03c      	beq.n	800629e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800622a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800622c:	e853 3f00 	ldrex	r3, [r3]
 8006230:	623b      	str	r3, [r7, #32]
   return(result);
 8006232:	6a3b      	ldr	r3, [r7, #32]
 8006234:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006238:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	461a      	mov	r2, r3
 8006240:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006242:	633b      	str	r3, [r7, #48]	@ 0x30
 8006244:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006246:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006248:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800624a:	e841 2300 	strex	r3, r2, [r1]
 800624e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006252:	2b00      	cmp	r3, #0
 8006254:	d1e6      	bne.n	8006224 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	3308      	adds	r3, #8
 800625c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	e853 3f00 	ldrex	r3, [r3]
 8006264:	60fb      	str	r3, [r7, #12]
   return(result);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f023 0301 	bic.w	r3, r3, #1
 800626c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	3308      	adds	r3, #8
 8006274:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006276:	61fa      	str	r2, [r7, #28]
 8006278:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800627a:	69b9      	ldr	r1, [r7, #24]
 800627c:	69fa      	ldr	r2, [r7, #28]
 800627e:	e841 2300 	strex	r3, r2, [r1]
 8006282:	617b      	str	r3, [r7, #20]
   return(result);
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d1e5      	bne.n	8006256 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2220      	movs	r2, #32
 800628e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2200      	movs	r2, #0
 8006296:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800629a:	2303      	movs	r3, #3
 800629c:	e012      	b.n	80062c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2220      	movs	r2, #32
 80062a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2220      	movs	r2, #32
 80062aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2200      	movs	r2, #0
 80062b8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3758      	adds	r7, #88	@ 0x58
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	603b      	str	r3, [r7, #0]
 80062d8:	4613      	mov	r3, r2
 80062da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062dc:	e04f      	b.n	800637e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e4:	d04b      	beq.n	800637e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062e6:	f7fb f92d 	bl	8001544 <HAL_GetTick>
 80062ea:	4602      	mov	r2, r0
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	1ad3      	subs	r3, r2, r3
 80062f0:	69ba      	ldr	r2, [r7, #24]
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d302      	bcc.n	80062fc <UART_WaitOnFlagUntilTimeout+0x30>
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d101      	bne.n	8006300 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80062fc:	2303      	movs	r3, #3
 80062fe:	e04e      	b.n	800639e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f003 0304 	and.w	r3, r3, #4
 800630a:	2b00      	cmp	r3, #0
 800630c:	d037      	beq.n	800637e <UART_WaitOnFlagUntilTimeout+0xb2>
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	2b80      	cmp	r3, #128	@ 0x80
 8006312:	d034      	beq.n	800637e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	2b40      	cmp	r3, #64	@ 0x40
 8006318:	d031      	beq.n	800637e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	69db      	ldr	r3, [r3, #28]
 8006320:	f003 0308 	and.w	r3, r3, #8
 8006324:	2b08      	cmp	r3, #8
 8006326:	d110      	bne.n	800634a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2208      	movs	r2, #8
 800632e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	f000 f838 	bl	80063a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2208      	movs	r2, #8
 800633a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	e029      	b.n	800639e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	69db      	ldr	r3, [r3, #28]
 8006350:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006354:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006358:	d111      	bne.n	800637e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006362:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006364:	68f8      	ldr	r0, [r7, #12]
 8006366:	f000 f81e 	bl	80063a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2220      	movs	r2, #32
 800636e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2200      	movs	r2, #0
 8006376:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800637a:	2303      	movs	r3, #3
 800637c:	e00f      	b.n	800639e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	69da      	ldr	r2, [r3, #28]
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	4013      	ands	r3, r2
 8006388:	68ba      	ldr	r2, [r7, #8]
 800638a:	429a      	cmp	r2, r3
 800638c:	bf0c      	ite	eq
 800638e:	2301      	moveq	r3, #1
 8006390:	2300      	movne	r3, #0
 8006392:	b2db      	uxtb	r3, r3
 8006394:	461a      	mov	r2, r3
 8006396:	79fb      	ldrb	r3, [r7, #7]
 8006398:	429a      	cmp	r2, r3
 800639a:	d0a0      	beq.n	80062de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800639c:	2300      	movs	r3, #0
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3710      	adds	r7, #16
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}

080063a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063a6:	b480      	push	{r7}
 80063a8:	b095      	sub	sp, #84	@ 0x54
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063b6:	e853 3f00 	ldrex	r3, [r3]
 80063ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80063bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	461a      	mov	r2, r3
 80063ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80063ce:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80063d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063d4:	e841 2300 	strex	r3, r2, [r1]
 80063d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80063da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d1e6      	bne.n	80063ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	3308      	adds	r3, #8
 80063e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e8:	6a3b      	ldr	r3, [r7, #32]
 80063ea:	e853 3f00 	ldrex	r3, [r3]
 80063ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80063f6:	f023 0301 	bic.w	r3, r3, #1
 80063fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	3308      	adds	r3, #8
 8006402:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006404:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006406:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006408:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800640a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800640c:	e841 2300 	strex	r3, r2, [r1]
 8006410:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006414:	2b00      	cmp	r3, #0
 8006416:	d1e3      	bne.n	80063e0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800641c:	2b01      	cmp	r3, #1
 800641e:	d118      	bne.n	8006452 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	e853 3f00 	ldrex	r3, [r3]
 800642c:	60bb      	str	r3, [r7, #8]
   return(result);
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	f023 0310 	bic.w	r3, r3, #16
 8006434:	647b      	str	r3, [r7, #68]	@ 0x44
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	461a      	mov	r2, r3
 800643c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800643e:	61bb      	str	r3, [r7, #24]
 8006440:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006442:	6979      	ldr	r1, [r7, #20]
 8006444:	69ba      	ldr	r2, [r7, #24]
 8006446:	e841 2300 	strex	r3, r2, [r1]
 800644a:	613b      	str	r3, [r7, #16]
   return(result);
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d1e6      	bne.n	8006420 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2220      	movs	r2, #32
 8006456:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006466:	bf00      	nop
 8006468:	3754      	adds	r7, #84	@ 0x54
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr

08006472 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006472:	b580      	push	{r7, lr}
 8006474:	b084      	sub	sp, #16
 8006476:	af00      	add	r7, sp, #0
 8006478:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800647e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2200      	movs	r2, #0
 8006484:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	f7ff fabd 	bl	8005a10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006496:	bf00      	nop
 8006498:	3710      	adds	r7, #16
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}

0800649e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800649e:	b580      	push	{r7, lr}
 80064a0:	b088      	sub	sp, #32
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	e853 3f00 	ldrex	r3, [r3]
 80064b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064ba:	61fb      	str	r3, [r7, #28]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	461a      	mov	r2, r3
 80064c2:	69fb      	ldr	r3, [r7, #28]
 80064c4:	61bb      	str	r3, [r7, #24]
 80064c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c8:	6979      	ldr	r1, [r7, #20]
 80064ca:	69ba      	ldr	r2, [r7, #24]
 80064cc:	e841 2300 	strex	r3, r2, [r1]
 80064d0:	613b      	str	r3, [r7, #16]
   return(result);
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d1e6      	bne.n	80064a6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2220      	movs	r2, #32
 80064dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f7ff fa88 	bl	80059fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064ec:	bf00      	nop
 80064ee:	3720      	adds	r7, #32
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80064fc:	bf00      	nop
 80064fe:	370c      	adds	r7, #12
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr

08006508 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006508:	b480      	push	{r7}
 800650a:	b083      	sub	sp, #12
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006510:	bf00      	nop
 8006512:	370c      	adds	r7, #12
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr

0800651c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006524:	bf00      	nop
 8006526:	370c      	adds	r7, #12
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr

08006530 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006530:	b480      	push	{r7}
 8006532:	b085      	sub	sp, #20
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800653e:	2b01      	cmp	r3, #1
 8006540:	d101      	bne.n	8006546 <HAL_UARTEx_DisableFifoMode+0x16>
 8006542:	2302      	movs	r3, #2
 8006544:	e027      	b.n	8006596 <HAL_UARTEx_DisableFifoMode+0x66>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2201      	movs	r2, #1
 800654a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2224      	movs	r2, #36	@ 0x24
 8006552:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f022 0201 	bic.w	r2, r2, #1
 800656c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006574:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2220      	movs	r2, #32
 8006588:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006594:	2300      	movs	r3, #0
}
 8006596:	4618      	mov	r0, r3
 8006598:	3714      	adds	r7, #20
 800659a:	46bd      	mov	sp, r7
 800659c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a0:	4770      	bx	lr

080065a2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80065a2:	b580      	push	{r7, lr}
 80065a4:	b084      	sub	sp, #16
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	6078      	str	r0, [r7, #4]
 80065aa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	d101      	bne.n	80065ba <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80065b6:	2302      	movs	r3, #2
 80065b8:	e02d      	b.n	8006616 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2201      	movs	r2, #1
 80065be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2224      	movs	r2, #36	@ 0x24
 80065c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f022 0201 	bic.w	r2, r2, #1
 80065e0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	683a      	ldr	r2, [r7, #0]
 80065f2:	430a      	orrs	r2, r1
 80065f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f000 f850 	bl	800669c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	68fa      	ldr	r2, [r7, #12]
 8006602:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2220      	movs	r2, #32
 8006608:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006614:	2300      	movs	r3, #0
}
 8006616:	4618      	mov	r0, r3
 8006618:	3710      	adds	r7, #16
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}

0800661e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800661e:	b580      	push	{r7, lr}
 8006620:	b084      	sub	sp, #16
 8006622:	af00      	add	r7, sp, #0
 8006624:	6078      	str	r0, [r7, #4]
 8006626:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800662e:	2b01      	cmp	r3, #1
 8006630:	d101      	bne.n	8006636 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006632:	2302      	movs	r3, #2
 8006634:	e02d      	b.n	8006692 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2201      	movs	r2, #1
 800663a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2224      	movs	r2, #36	@ 0x24
 8006642:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f022 0201 	bic.w	r2, r2, #1
 800665c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	683a      	ldr	r2, [r7, #0]
 800666e:	430a      	orrs	r2, r1
 8006670:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 f812 	bl	800669c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68fa      	ldr	r2, [r7, #12]
 800667e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2220      	movs	r2, #32
 8006684:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2200      	movs	r2, #0
 800668c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006690:	2300      	movs	r3, #0
}
 8006692:	4618      	mov	r0, r3
 8006694:	3710      	adds	r7, #16
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
	...

0800669c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800669c:	b480      	push	{r7}
 800669e:	b085      	sub	sp, #20
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d108      	bne.n	80066be <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80066bc:	e031      	b.n	8006722 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80066be:	2308      	movs	r3, #8
 80066c0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80066c2:	2308      	movs	r3, #8
 80066c4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	0e5b      	lsrs	r3, r3, #25
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	f003 0307 	and.w	r3, r3, #7
 80066d4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	0f5b      	lsrs	r3, r3, #29
 80066de:	b2db      	uxtb	r3, r3
 80066e0:	f003 0307 	and.w	r3, r3, #7
 80066e4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80066e6:	7bbb      	ldrb	r3, [r7, #14]
 80066e8:	7b3a      	ldrb	r2, [r7, #12]
 80066ea:	4911      	ldr	r1, [pc, #68]	@ (8006730 <UARTEx_SetNbDataToProcess+0x94>)
 80066ec:	5c8a      	ldrb	r2, [r1, r2]
 80066ee:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80066f2:	7b3a      	ldrb	r2, [r7, #12]
 80066f4:	490f      	ldr	r1, [pc, #60]	@ (8006734 <UARTEx_SetNbDataToProcess+0x98>)
 80066f6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80066f8:	fb93 f3f2 	sdiv	r3, r3, r2
 80066fc:	b29a      	uxth	r2, r3
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006704:	7bfb      	ldrb	r3, [r7, #15]
 8006706:	7b7a      	ldrb	r2, [r7, #13]
 8006708:	4909      	ldr	r1, [pc, #36]	@ (8006730 <UARTEx_SetNbDataToProcess+0x94>)
 800670a:	5c8a      	ldrb	r2, [r1, r2]
 800670c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006710:	7b7a      	ldrb	r2, [r7, #13]
 8006712:	4908      	ldr	r1, [pc, #32]	@ (8006734 <UARTEx_SetNbDataToProcess+0x98>)
 8006714:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006716:	fb93 f3f2 	sdiv	r3, r3, r2
 800671a:	b29a      	uxth	r2, r3
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006722:	bf00      	nop
 8006724:	3714      	adds	r7, #20
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr
 800672e:	bf00      	nop
 8006730:	0800743c 	.word	0x0800743c
 8006734:	08007444 	.word	0x08007444

08006738 <siscanf>:
 8006738:	b40e      	push	{r1, r2, r3}
 800673a:	b530      	push	{r4, r5, lr}
 800673c:	b09c      	sub	sp, #112	@ 0x70
 800673e:	ac1f      	add	r4, sp, #124	@ 0x7c
 8006740:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8006744:	f854 5b04 	ldr.w	r5, [r4], #4
 8006748:	f8ad 2014 	strh.w	r2, [sp, #20]
 800674c:	9002      	str	r0, [sp, #8]
 800674e:	9006      	str	r0, [sp, #24]
 8006750:	f7f9 fd66 	bl	8000220 <strlen>
 8006754:	4b0b      	ldr	r3, [pc, #44]	@ (8006784 <siscanf+0x4c>)
 8006756:	9003      	str	r0, [sp, #12]
 8006758:	9007      	str	r0, [sp, #28]
 800675a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800675c:	480a      	ldr	r0, [pc, #40]	@ (8006788 <siscanf+0x50>)
 800675e:	9401      	str	r4, [sp, #4]
 8006760:	2300      	movs	r3, #0
 8006762:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006764:	9314      	str	r3, [sp, #80]	@ 0x50
 8006766:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800676a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800676e:	462a      	mov	r2, r5
 8006770:	4623      	mov	r3, r4
 8006772:	a902      	add	r1, sp, #8
 8006774:	6800      	ldr	r0, [r0, #0]
 8006776:	f000 f9b5 	bl	8006ae4 <__ssvfiscanf_r>
 800677a:	b01c      	add	sp, #112	@ 0x70
 800677c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006780:	b003      	add	sp, #12
 8006782:	4770      	bx	lr
 8006784:	0800678d 	.word	0x0800678d
 8006788:	2000000c 	.word	0x2000000c

0800678c <__seofread>:
 800678c:	2000      	movs	r0, #0
 800678e:	4770      	bx	lr

08006790 <memset>:
 8006790:	4402      	add	r2, r0
 8006792:	4603      	mov	r3, r0
 8006794:	4293      	cmp	r3, r2
 8006796:	d100      	bne.n	800679a <memset+0xa>
 8006798:	4770      	bx	lr
 800679a:	f803 1b01 	strb.w	r1, [r3], #1
 800679e:	e7f9      	b.n	8006794 <memset+0x4>

080067a0 <strncmp>:
 80067a0:	b510      	push	{r4, lr}
 80067a2:	b16a      	cbz	r2, 80067c0 <strncmp+0x20>
 80067a4:	3901      	subs	r1, #1
 80067a6:	1884      	adds	r4, r0, r2
 80067a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067ac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d103      	bne.n	80067bc <strncmp+0x1c>
 80067b4:	42a0      	cmp	r0, r4
 80067b6:	d001      	beq.n	80067bc <strncmp+0x1c>
 80067b8:	2a00      	cmp	r2, #0
 80067ba:	d1f5      	bne.n	80067a8 <strncmp+0x8>
 80067bc:	1ad0      	subs	r0, r2, r3
 80067be:	bd10      	pop	{r4, pc}
 80067c0:	4610      	mov	r0, r2
 80067c2:	e7fc      	b.n	80067be <strncmp+0x1e>

080067c4 <strncpy>:
 80067c4:	b510      	push	{r4, lr}
 80067c6:	3901      	subs	r1, #1
 80067c8:	4603      	mov	r3, r0
 80067ca:	b132      	cbz	r2, 80067da <strncpy+0x16>
 80067cc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80067d0:	f803 4b01 	strb.w	r4, [r3], #1
 80067d4:	3a01      	subs	r2, #1
 80067d6:	2c00      	cmp	r4, #0
 80067d8:	d1f7      	bne.n	80067ca <strncpy+0x6>
 80067da:	441a      	add	r2, r3
 80067dc:	2100      	movs	r1, #0
 80067de:	4293      	cmp	r3, r2
 80067e0:	d100      	bne.n	80067e4 <strncpy+0x20>
 80067e2:	bd10      	pop	{r4, pc}
 80067e4:	f803 1b01 	strb.w	r1, [r3], #1
 80067e8:	e7f9      	b.n	80067de <strncpy+0x1a>
	...

080067ec <__errno>:
 80067ec:	4b01      	ldr	r3, [pc, #4]	@ (80067f4 <__errno+0x8>)
 80067ee:	6818      	ldr	r0, [r3, #0]
 80067f0:	4770      	bx	lr
 80067f2:	bf00      	nop
 80067f4:	2000000c 	.word	0x2000000c

080067f8 <__libc_init_array>:
 80067f8:	b570      	push	{r4, r5, r6, lr}
 80067fa:	4d0d      	ldr	r5, [pc, #52]	@ (8006830 <__libc_init_array+0x38>)
 80067fc:	4c0d      	ldr	r4, [pc, #52]	@ (8006834 <__libc_init_array+0x3c>)
 80067fe:	1b64      	subs	r4, r4, r5
 8006800:	10a4      	asrs	r4, r4, #2
 8006802:	2600      	movs	r6, #0
 8006804:	42a6      	cmp	r6, r4
 8006806:	d109      	bne.n	800681c <__libc_init_array+0x24>
 8006808:	4d0b      	ldr	r5, [pc, #44]	@ (8006838 <__libc_init_array+0x40>)
 800680a:	4c0c      	ldr	r4, [pc, #48]	@ (800683c <__libc_init_array+0x44>)
 800680c:	f000 fde0 	bl	80073d0 <_init>
 8006810:	1b64      	subs	r4, r4, r5
 8006812:	10a4      	asrs	r4, r4, #2
 8006814:	2600      	movs	r6, #0
 8006816:	42a6      	cmp	r6, r4
 8006818:	d105      	bne.n	8006826 <__libc_init_array+0x2e>
 800681a:	bd70      	pop	{r4, r5, r6, pc}
 800681c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006820:	4798      	blx	r3
 8006822:	3601      	adds	r6, #1
 8006824:	e7ee      	b.n	8006804 <__libc_init_array+0xc>
 8006826:	f855 3b04 	ldr.w	r3, [r5], #4
 800682a:	4798      	blx	r3
 800682c:	3601      	adds	r6, #1
 800682e:	e7f2      	b.n	8006816 <__libc_init_array+0x1e>
 8006830:	08007574 	.word	0x08007574
 8006834:	08007574 	.word	0x08007574
 8006838:	08007574 	.word	0x08007574
 800683c:	08007578 	.word	0x08007578

08006840 <__retarget_lock_acquire_recursive>:
 8006840:	4770      	bx	lr

08006842 <__retarget_lock_release_recursive>:
 8006842:	4770      	bx	lr

08006844 <_free_r>:
 8006844:	b538      	push	{r3, r4, r5, lr}
 8006846:	4605      	mov	r5, r0
 8006848:	2900      	cmp	r1, #0
 800684a:	d041      	beq.n	80068d0 <_free_r+0x8c>
 800684c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006850:	1f0c      	subs	r4, r1, #4
 8006852:	2b00      	cmp	r3, #0
 8006854:	bfb8      	it	lt
 8006856:	18e4      	addlt	r4, r4, r3
 8006858:	f000 f8e0 	bl	8006a1c <__malloc_lock>
 800685c:	4a1d      	ldr	r2, [pc, #116]	@ (80068d4 <_free_r+0x90>)
 800685e:	6813      	ldr	r3, [r2, #0]
 8006860:	b933      	cbnz	r3, 8006870 <_free_r+0x2c>
 8006862:	6063      	str	r3, [r4, #4]
 8006864:	6014      	str	r4, [r2, #0]
 8006866:	4628      	mov	r0, r5
 8006868:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800686c:	f000 b8dc 	b.w	8006a28 <__malloc_unlock>
 8006870:	42a3      	cmp	r3, r4
 8006872:	d908      	bls.n	8006886 <_free_r+0x42>
 8006874:	6820      	ldr	r0, [r4, #0]
 8006876:	1821      	adds	r1, r4, r0
 8006878:	428b      	cmp	r3, r1
 800687a:	bf01      	itttt	eq
 800687c:	6819      	ldreq	r1, [r3, #0]
 800687e:	685b      	ldreq	r3, [r3, #4]
 8006880:	1809      	addeq	r1, r1, r0
 8006882:	6021      	streq	r1, [r4, #0]
 8006884:	e7ed      	b.n	8006862 <_free_r+0x1e>
 8006886:	461a      	mov	r2, r3
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	b10b      	cbz	r3, 8006890 <_free_r+0x4c>
 800688c:	42a3      	cmp	r3, r4
 800688e:	d9fa      	bls.n	8006886 <_free_r+0x42>
 8006890:	6811      	ldr	r1, [r2, #0]
 8006892:	1850      	adds	r0, r2, r1
 8006894:	42a0      	cmp	r0, r4
 8006896:	d10b      	bne.n	80068b0 <_free_r+0x6c>
 8006898:	6820      	ldr	r0, [r4, #0]
 800689a:	4401      	add	r1, r0
 800689c:	1850      	adds	r0, r2, r1
 800689e:	4283      	cmp	r3, r0
 80068a0:	6011      	str	r1, [r2, #0]
 80068a2:	d1e0      	bne.n	8006866 <_free_r+0x22>
 80068a4:	6818      	ldr	r0, [r3, #0]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	6053      	str	r3, [r2, #4]
 80068aa:	4408      	add	r0, r1
 80068ac:	6010      	str	r0, [r2, #0]
 80068ae:	e7da      	b.n	8006866 <_free_r+0x22>
 80068b0:	d902      	bls.n	80068b8 <_free_r+0x74>
 80068b2:	230c      	movs	r3, #12
 80068b4:	602b      	str	r3, [r5, #0]
 80068b6:	e7d6      	b.n	8006866 <_free_r+0x22>
 80068b8:	6820      	ldr	r0, [r4, #0]
 80068ba:	1821      	adds	r1, r4, r0
 80068bc:	428b      	cmp	r3, r1
 80068be:	bf04      	itt	eq
 80068c0:	6819      	ldreq	r1, [r3, #0]
 80068c2:	685b      	ldreq	r3, [r3, #4]
 80068c4:	6063      	str	r3, [r4, #4]
 80068c6:	bf04      	itt	eq
 80068c8:	1809      	addeq	r1, r1, r0
 80068ca:	6021      	streq	r1, [r4, #0]
 80068cc:	6054      	str	r4, [r2, #4]
 80068ce:	e7ca      	b.n	8006866 <_free_r+0x22>
 80068d0:	bd38      	pop	{r3, r4, r5, pc}
 80068d2:	bf00      	nop
 80068d4:	20000454 	.word	0x20000454

080068d8 <sbrk_aligned>:
 80068d8:	b570      	push	{r4, r5, r6, lr}
 80068da:	4e0f      	ldr	r6, [pc, #60]	@ (8006918 <sbrk_aligned+0x40>)
 80068dc:	460c      	mov	r4, r1
 80068de:	6831      	ldr	r1, [r6, #0]
 80068e0:	4605      	mov	r5, r0
 80068e2:	b911      	cbnz	r1, 80068ea <sbrk_aligned+0x12>
 80068e4:	f000 fc34 	bl	8007150 <_sbrk_r>
 80068e8:	6030      	str	r0, [r6, #0]
 80068ea:	4621      	mov	r1, r4
 80068ec:	4628      	mov	r0, r5
 80068ee:	f000 fc2f 	bl	8007150 <_sbrk_r>
 80068f2:	1c43      	adds	r3, r0, #1
 80068f4:	d103      	bne.n	80068fe <sbrk_aligned+0x26>
 80068f6:	f04f 34ff 	mov.w	r4, #4294967295
 80068fa:	4620      	mov	r0, r4
 80068fc:	bd70      	pop	{r4, r5, r6, pc}
 80068fe:	1cc4      	adds	r4, r0, #3
 8006900:	f024 0403 	bic.w	r4, r4, #3
 8006904:	42a0      	cmp	r0, r4
 8006906:	d0f8      	beq.n	80068fa <sbrk_aligned+0x22>
 8006908:	1a21      	subs	r1, r4, r0
 800690a:	4628      	mov	r0, r5
 800690c:	f000 fc20 	bl	8007150 <_sbrk_r>
 8006910:	3001      	adds	r0, #1
 8006912:	d1f2      	bne.n	80068fa <sbrk_aligned+0x22>
 8006914:	e7ef      	b.n	80068f6 <sbrk_aligned+0x1e>
 8006916:	bf00      	nop
 8006918:	20000450 	.word	0x20000450

0800691c <_malloc_r>:
 800691c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006920:	1ccd      	adds	r5, r1, #3
 8006922:	f025 0503 	bic.w	r5, r5, #3
 8006926:	3508      	adds	r5, #8
 8006928:	2d0c      	cmp	r5, #12
 800692a:	bf38      	it	cc
 800692c:	250c      	movcc	r5, #12
 800692e:	2d00      	cmp	r5, #0
 8006930:	4606      	mov	r6, r0
 8006932:	db01      	blt.n	8006938 <_malloc_r+0x1c>
 8006934:	42a9      	cmp	r1, r5
 8006936:	d904      	bls.n	8006942 <_malloc_r+0x26>
 8006938:	230c      	movs	r3, #12
 800693a:	6033      	str	r3, [r6, #0]
 800693c:	2000      	movs	r0, #0
 800693e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006942:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006a18 <_malloc_r+0xfc>
 8006946:	f000 f869 	bl	8006a1c <__malloc_lock>
 800694a:	f8d8 3000 	ldr.w	r3, [r8]
 800694e:	461c      	mov	r4, r3
 8006950:	bb44      	cbnz	r4, 80069a4 <_malloc_r+0x88>
 8006952:	4629      	mov	r1, r5
 8006954:	4630      	mov	r0, r6
 8006956:	f7ff ffbf 	bl	80068d8 <sbrk_aligned>
 800695a:	1c43      	adds	r3, r0, #1
 800695c:	4604      	mov	r4, r0
 800695e:	d158      	bne.n	8006a12 <_malloc_r+0xf6>
 8006960:	f8d8 4000 	ldr.w	r4, [r8]
 8006964:	4627      	mov	r7, r4
 8006966:	2f00      	cmp	r7, #0
 8006968:	d143      	bne.n	80069f2 <_malloc_r+0xd6>
 800696a:	2c00      	cmp	r4, #0
 800696c:	d04b      	beq.n	8006a06 <_malloc_r+0xea>
 800696e:	6823      	ldr	r3, [r4, #0]
 8006970:	4639      	mov	r1, r7
 8006972:	4630      	mov	r0, r6
 8006974:	eb04 0903 	add.w	r9, r4, r3
 8006978:	f000 fbea 	bl	8007150 <_sbrk_r>
 800697c:	4581      	cmp	r9, r0
 800697e:	d142      	bne.n	8006a06 <_malloc_r+0xea>
 8006980:	6821      	ldr	r1, [r4, #0]
 8006982:	1a6d      	subs	r5, r5, r1
 8006984:	4629      	mov	r1, r5
 8006986:	4630      	mov	r0, r6
 8006988:	f7ff ffa6 	bl	80068d8 <sbrk_aligned>
 800698c:	3001      	adds	r0, #1
 800698e:	d03a      	beq.n	8006a06 <_malloc_r+0xea>
 8006990:	6823      	ldr	r3, [r4, #0]
 8006992:	442b      	add	r3, r5
 8006994:	6023      	str	r3, [r4, #0]
 8006996:	f8d8 3000 	ldr.w	r3, [r8]
 800699a:	685a      	ldr	r2, [r3, #4]
 800699c:	bb62      	cbnz	r2, 80069f8 <_malloc_r+0xdc>
 800699e:	f8c8 7000 	str.w	r7, [r8]
 80069a2:	e00f      	b.n	80069c4 <_malloc_r+0xa8>
 80069a4:	6822      	ldr	r2, [r4, #0]
 80069a6:	1b52      	subs	r2, r2, r5
 80069a8:	d420      	bmi.n	80069ec <_malloc_r+0xd0>
 80069aa:	2a0b      	cmp	r2, #11
 80069ac:	d917      	bls.n	80069de <_malloc_r+0xc2>
 80069ae:	1961      	adds	r1, r4, r5
 80069b0:	42a3      	cmp	r3, r4
 80069b2:	6025      	str	r5, [r4, #0]
 80069b4:	bf18      	it	ne
 80069b6:	6059      	strne	r1, [r3, #4]
 80069b8:	6863      	ldr	r3, [r4, #4]
 80069ba:	bf08      	it	eq
 80069bc:	f8c8 1000 	streq.w	r1, [r8]
 80069c0:	5162      	str	r2, [r4, r5]
 80069c2:	604b      	str	r3, [r1, #4]
 80069c4:	4630      	mov	r0, r6
 80069c6:	f000 f82f 	bl	8006a28 <__malloc_unlock>
 80069ca:	f104 000b 	add.w	r0, r4, #11
 80069ce:	1d23      	adds	r3, r4, #4
 80069d0:	f020 0007 	bic.w	r0, r0, #7
 80069d4:	1ac2      	subs	r2, r0, r3
 80069d6:	bf1c      	itt	ne
 80069d8:	1a1b      	subne	r3, r3, r0
 80069da:	50a3      	strne	r3, [r4, r2]
 80069dc:	e7af      	b.n	800693e <_malloc_r+0x22>
 80069de:	6862      	ldr	r2, [r4, #4]
 80069e0:	42a3      	cmp	r3, r4
 80069e2:	bf0c      	ite	eq
 80069e4:	f8c8 2000 	streq.w	r2, [r8]
 80069e8:	605a      	strne	r2, [r3, #4]
 80069ea:	e7eb      	b.n	80069c4 <_malloc_r+0xa8>
 80069ec:	4623      	mov	r3, r4
 80069ee:	6864      	ldr	r4, [r4, #4]
 80069f0:	e7ae      	b.n	8006950 <_malloc_r+0x34>
 80069f2:	463c      	mov	r4, r7
 80069f4:	687f      	ldr	r7, [r7, #4]
 80069f6:	e7b6      	b.n	8006966 <_malloc_r+0x4a>
 80069f8:	461a      	mov	r2, r3
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	42a3      	cmp	r3, r4
 80069fe:	d1fb      	bne.n	80069f8 <_malloc_r+0xdc>
 8006a00:	2300      	movs	r3, #0
 8006a02:	6053      	str	r3, [r2, #4]
 8006a04:	e7de      	b.n	80069c4 <_malloc_r+0xa8>
 8006a06:	230c      	movs	r3, #12
 8006a08:	6033      	str	r3, [r6, #0]
 8006a0a:	4630      	mov	r0, r6
 8006a0c:	f000 f80c 	bl	8006a28 <__malloc_unlock>
 8006a10:	e794      	b.n	800693c <_malloc_r+0x20>
 8006a12:	6005      	str	r5, [r0, #0]
 8006a14:	e7d6      	b.n	80069c4 <_malloc_r+0xa8>
 8006a16:	bf00      	nop
 8006a18:	20000454 	.word	0x20000454

08006a1c <__malloc_lock>:
 8006a1c:	4801      	ldr	r0, [pc, #4]	@ (8006a24 <__malloc_lock+0x8>)
 8006a1e:	f7ff bf0f 	b.w	8006840 <__retarget_lock_acquire_recursive>
 8006a22:	bf00      	nop
 8006a24:	2000044c 	.word	0x2000044c

08006a28 <__malloc_unlock>:
 8006a28:	4801      	ldr	r0, [pc, #4]	@ (8006a30 <__malloc_unlock+0x8>)
 8006a2a:	f7ff bf0a 	b.w	8006842 <__retarget_lock_release_recursive>
 8006a2e:	bf00      	nop
 8006a30:	2000044c 	.word	0x2000044c

08006a34 <_sungetc_r>:
 8006a34:	b538      	push	{r3, r4, r5, lr}
 8006a36:	1c4b      	adds	r3, r1, #1
 8006a38:	4614      	mov	r4, r2
 8006a3a:	d103      	bne.n	8006a44 <_sungetc_r+0x10>
 8006a3c:	f04f 35ff 	mov.w	r5, #4294967295
 8006a40:	4628      	mov	r0, r5
 8006a42:	bd38      	pop	{r3, r4, r5, pc}
 8006a44:	8993      	ldrh	r3, [r2, #12]
 8006a46:	f023 0320 	bic.w	r3, r3, #32
 8006a4a:	8193      	strh	r3, [r2, #12]
 8006a4c:	6853      	ldr	r3, [r2, #4]
 8006a4e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006a50:	b2cd      	uxtb	r5, r1
 8006a52:	b18a      	cbz	r2, 8006a78 <_sungetc_r+0x44>
 8006a54:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006a56:	429a      	cmp	r2, r3
 8006a58:	dd08      	ble.n	8006a6c <_sungetc_r+0x38>
 8006a5a:	6823      	ldr	r3, [r4, #0]
 8006a5c:	1e5a      	subs	r2, r3, #1
 8006a5e:	6022      	str	r2, [r4, #0]
 8006a60:	f803 5c01 	strb.w	r5, [r3, #-1]
 8006a64:	6863      	ldr	r3, [r4, #4]
 8006a66:	3301      	adds	r3, #1
 8006a68:	6063      	str	r3, [r4, #4]
 8006a6a:	e7e9      	b.n	8006a40 <_sungetc_r+0xc>
 8006a6c:	4621      	mov	r1, r4
 8006a6e:	f000 fb34 	bl	80070da <__submore>
 8006a72:	2800      	cmp	r0, #0
 8006a74:	d0f1      	beq.n	8006a5a <_sungetc_r+0x26>
 8006a76:	e7e1      	b.n	8006a3c <_sungetc_r+0x8>
 8006a78:	6921      	ldr	r1, [r4, #16]
 8006a7a:	6822      	ldr	r2, [r4, #0]
 8006a7c:	b141      	cbz	r1, 8006a90 <_sungetc_r+0x5c>
 8006a7e:	4291      	cmp	r1, r2
 8006a80:	d206      	bcs.n	8006a90 <_sungetc_r+0x5c>
 8006a82:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8006a86:	42a9      	cmp	r1, r5
 8006a88:	d102      	bne.n	8006a90 <_sungetc_r+0x5c>
 8006a8a:	3a01      	subs	r2, #1
 8006a8c:	6022      	str	r2, [r4, #0]
 8006a8e:	e7ea      	b.n	8006a66 <_sungetc_r+0x32>
 8006a90:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8006a94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a98:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a9a:	2303      	movs	r3, #3
 8006a9c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006a9e:	4623      	mov	r3, r4
 8006aa0:	f803 5f46 	strb.w	r5, [r3, #70]!
 8006aa4:	6023      	str	r3, [r4, #0]
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	e7de      	b.n	8006a68 <_sungetc_r+0x34>

08006aaa <__ssrefill_r>:
 8006aaa:	b510      	push	{r4, lr}
 8006aac:	460c      	mov	r4, r1
 8006aae:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8006ab0:	b169      	cbz	r1, 8006ace <__ssrefill_r+0x24>
 8006ab2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ab6:	4299      	cmp	r1, r3
 8006ab8:	d001      	beq.n	8006abe <__ssrefill_r+0x14>
 8006aba:	f7ff fec3 	bl	8006844 <_free_r>
 8006abe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006ac0:	6063      	str	r3, [r4, #4]
 8006ac2:	2000      	movs	r0, #0
 8006ac4:	6360      	str	r0, [r4, #52]	@ 0x34
 8006ac6:	b113      	cbz	r3, 8006ace <__ssrefill_r+0x24>
 8006ac8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006aca:	6023      	str	r3, [r4, #0]
 8006acc:	bd10      	pop	{r4, pc}
 8006ace:	6923      	ldr	r3, [r4, #16]
 8006ad0:	6023      	str	r3, [r4, #0]
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	6063      	str	r3, [r4, #4]
 8006ad6:	89a3      	ldrh	r3, [r4, #12]
 8006ad8:	f043 0320 	orr.w	r3, r3, #32
 8006adc:	81a3      	strh	r3, [r4, #12]
 8006ade:	f04f 30ff 	mov.w	r0, #4294967295
 8006ae2:	e7f3      	b.n	8006acc <__ssrefill_r+0x22>

08006ae4 <__ssvfiscanf_r>:
 8006ae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ae8:	460c      	mov	r4, r1
 8006aea:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8006aee:	2100      	movs	r1, #0
 8006af0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8006af4:	49a5      	ldr	r1, [pc, #660]	@ (8006d8c <__ssvfiscanf_r+0x2a8>)
 8006af6:	91a0      	str	r1, [sp, #640]	@ 0x280
 8006af8:	f10d 0804 	add.w	r8, sp, #4
 8006afc:	49a4      	ldr	r1, [pc, #656]	@ (8006d90 <__ssvfiscanf_r+0x2ac>)
 8006afe:	4fa5      	ldr	r7, [pc, #660]	@ (8006d94 <__ssvfiscanf_r+0x2b0>)
 8006b00:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8006b04:	4606      	mov	r6, r0
 8006b06:	91a1      	str	r1, [sp, #644]	@ 0x284
 8006b08:	9300      	str	r3, [sp, #0]
 8006b0a:	7813      	ldrb	r3, [r2, #0]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f000 8158 	beq.w	8006dc2 <__ssvfiscanf_r+0x2de>
 8006b12:	5cf9      	ldrb	r1, [r7, r3]
 8006b14:	f011 0108 	ands.w	r1, r1, #8
 8006b18:	f102 0501 	add.w	r5, r2, #1
 8006b1c:	d019      	beq.n	8006b52 <__ssvfiscanf_r+0x6e>
 8006b1e:	6863      	ldr	r3, [r4, #4]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	dd0f      	ble.n	8006b44 <__ssvfiscanf_r+0x60>
 8006b24:	6823      	ldr	r3, [r4, #0]
 8006b26:	781a      	ldrb	r2, [r3, #0]
 8006b28:	5cba      	ldrb	r2, [r7, r2]
 8006b2a:	0712      	lsls	r2, r2, #28
 8006b2c:	d401      	bmi.n	8006b32 <__ssvfiscanf_r+0x4e>
 8006b2e:	462a      	mov	r2, r5
 8006b30:	e7eb      	b.n	8006b0a <__ssvfiscanf_r+0x26>
 8006b32:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006b34:	3201      	adds	r2, #1
 8006b36:	9245      	str	r2, [sp, #276]	@ 0x114
 8006b38:	6862      	ldr	r2, [r4, #4]
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	3a01      	subs	r2, #1
 8006b3e:	6062      	str	r2, [r4, #4]
 8006b40:	6023      	str	r3, [r4, #0]
 8006b42:	e7ec      	b.n	8006b1e <__ssvfiscanf_r+0x3a>
 8006b44:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006b46:	4621      	mov	r1, r4
 8006b48:	4630      	mov	r0, r6
 8006b4a:	4798      	blx	r3
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	d0e9      	beq.n	8006b24 <__ssvfiscanf_r+0x40>
 8006b50:	e7ed      	b.n	8006b2e <__ssvfiscanf_r+0x4a>
 8006b52:	2b25      	cmp	r3, #37	@ 0x25
 8006b54:	d012      	beq.n	8006b7c <__ssvfiscanf_r+0x98>
 8006b56:	4699      	mov	r9, r3
 8006b58:	6863      	ldr	r3, [r4, #4]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	f340 8093 	ble.w	8006c86 <__ssvfiscanf_r+0x1a2>
 8006b60:	6822      	ldr	r2, [r4, #0]
 8006b62:	7813      	ldrb	r3, [r2, #0]
 8006b64:	454b      	cmp	r3, r9
 8006b66:	f040 812c 	bne.w	8006dc2 <__ssvfiscanf_r+0x2de>
 8006b6a:	6863      	ldr	r3, [r4, #4]
 8006b6c:	3b01      	subs	r3, #1
 8006b6e:	6063      	str	r3, [r4, #4]
 8006b70:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8006b72:	3201      	adds	r2, #1
 8006b74:	3301      	adds	r3, #1
 8006b76:	6022      	str	r2, [r4, #0]
 8006b78:	9345      	str	r3, [sp, #276]	@ 0x114
 8006b7a:	e7d8      	b.n	8006b2e <__ssvfiscanf_r+0x4a>
 8006b7c:	9141      	str	r1, [sp, #260]	@ 0x104
 8006b7e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8006b80:	7853      	ldrb	r3, [r2, #1]
 8006b82:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b84:	bf02      	ittt	eq
 8006b86:	2310      	moveq	r3, #16
 8006b88:	1c95      	addeq	r5, r2, #2
 8006b8a:	9341      	streq	r3, [sp, #260]	@ 0x104
 8006b8c:	220a      	movs	r2, #10
 8006b8e:	46a9      	mov	r9, r5
 8006b90:	f819 1b01 	ldrb.w	r1, [r9], #1
 8006b94:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8006b98:	2b09      	cmp	r3, #9
 8006b9a:	d91e      	bls.n	8006bda <__ssvfiscanf_r+0xf6>
 8006b9c:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8006d98 <__ssvfiscanf_r+0x2b4>
 8006ba0:	2203      	movs	r2, #3
 8006ba2:	4650      	mov	r0, sl
 8006ba4:	f7f9 fb44 	bl	8000230 <memchr>
 8006ba8:	b138      	cbz	r0, 8006bba <__ssvfiscanf_r+0xd6>
 8006baa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006bac:	eba0 000a 	sub.w	r0, r0, sl
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	4083      	lsls	r3, r0
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	9341      	str	r3, [sp, #260]	@ 0x104
 8006bb8:	464d      	mov	r5, r9
 8006bba:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006bbe:	2b78      	cmp	r3, #120	@ 0x78
 8006bc0:	d806      	bhi.n	8006bd0 <__ssvfiscanf_r+0xec>
 8006bc2:	2b57      	cmp	r3, #87	@ 0x57
 8006bc4:	d810      	bhi.n	8006be8 <__ssvfiscanf_r+0x104>
 8006bc6:	2b25      	cmp	r3, #37	@ 0x25
 8006bc8:	d0c5      	beq.n	8006b56 <__ssvfiscanf_r+0x72>
 8006bca:	d857      	bhi.n	8006c7c <__ssvfiscanf_r+0x198>
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d065      	beq.n	8006c9c <__ssvfiscanf_r+0x1b8>
 8006bd0:	2303      	movs	r3, #3
 8006bd2:	9347      	str	r3, [sp, #284]	@ 0x11c
 8006bd4:	230a      	movs	r3, #10
 8006bd6:	9342      	str	r3, [sp, #264]	@ 0x108
 8006bd8:	e078      	b.n	8006ccc <__ssvfiscanf_r+0x1e8>
 8006bda:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8006bdc:	fb02 1103 	mla	r1, r2, r3, r1
 8006be0:	3930      	subs	r1, #48	@ 0x30
 8006be2:	9143      	str	r1, [sp, #268]	@ 0x10c
 8006be4:	464d      	mov	r5, r9
 8006be6:	e7d2      	b.n	8006b8e <__ssvfiscanf_r+0xaa>
 8006be8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8006bec:	2a20      	cmp	r2, #32
 8006bee:	d8ef      	bhi.n	8006bd0 <__ssvfiscanf_r+0xec>
 8006bf0:	a101      	add	r1, pc, #4	@ (adr r1, 8006bf8 <__ssvfiscanf_r+0x114>)
 8006bf2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006bf6:	bf00      	nop
 8006bf8:	08006cab 	.word	0x08006cab
 8006bfc:	08006bd1 	.word	0x08006bd1
 8006c00:	08006bd1 	.word	0x08006bd1
 8006c04:	08006d05 	.word	0x08006d05
 8006c08:	08006bd1 	.word	0x08006bd1
 8006c0c:	08006bd1 	.word	0x08006bd1
 8006c10:	08006bd1 	.word	0x08006bd1
 8006c14:	08006bd1 	.word	0x08006bd1
 8006c18:	08006bd1 	.word	0x08006bd1
 8006c1c:	08006bd1 	.word	0x08006bd1
 8006c20:	08006bd1 	.word	0x08006bd1
 8006c24:	08006d1b 	.word	0x08006d1b
 8006c28:	08006d01 	.word	0x08006d01
 8006c2c:	08006c83 	.word	0x08006c83
 8006c30:	08006c83 	.word	0x08006c83
 8006c34:	08006c83 	.word	0x08006c83
 8006c38:	08006bd1 	.word	0x08006bd1
 8006c3c:	08006cbd 	.word	0x08006cbd
 8006c40:	08006bd1 	.word	0x08006bd1
 8006c44:	08006bd1 	.word	0x08006bd1
 8006c48:	08006bd1 	.word	0x08006bd1
 8006c4c:	08006bd1 	.word	0x08006bd1
 8006c50:	08006d2b 	.word	0x08006d2b
 8006c54:	08006cc5 	.word	0x08006cc5
 8006c58:	08006ca3 	.word	0x08006ca3
 8006c5c:	08006bd1 	.word	0x08006bd1
 8006c60:	08006bd1 	.word	0x08006bd1
 8006c64:	08006d27 	.word	0x08006d27
 8006c68:	08006bd1 	.word	0x08006bd1
 8006c6c:	08006d01 	.word	0x08006d01
 8006c70:	08006bd1 	.word	0x08006bd1
 8006c74:	08006bd1 	.word	0x08006bd1
 8006c78:	08006cab 	.word	0x08006cab
 8006c7c:	3b45      	subs	r3, #69	@ 0x45
 8006c7e:	2b02      	cmp	r3, #2
 8006c80:	d8a6      	bhi.n	8006bd0 <__ssvfiscanf_r+0xec>
 8006c82:	2305      	movs	r3, #5
 8006c84:	e021      	b.n	8006cca <__ssvfiscanf_r+0x1e6>
 8006c86:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006c88:	4621      	mov	r1, r4
 8006c8a:	4630      	mov	r0, r6
 8006c8c:	4798      	blx	r3
 8006c8e:	2800      	cmp	r0, #0
 8006c90:	f43f af66 	beq.w	8006b60 <__ssvfiscanf_r+0x7c>
 8006c94:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8006c96:	2800      	cmp	r0, #0
 8006c98:	f040 808b 	bne.w	8006db2 <__ssvfiscanf_r+0x2ce>
 8006c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006ca0:	e08b      	b.n	8006dba <__ssvfiscanf_r+0x2d6>
 8006ca2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006ca4:	f042 0220 	orr.w	r2, r2, #32
 8006ca8:	9241      	str	r2, [sp, #260]	@ 0x104
 8006caa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006cac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cb0:	9241      	str	r2, [sp, #260]	@ 0x104
 8006cb2:	2210      	movs	r2, #16
 8006cb4:	2b6e      	cmp	r3, #110	@ 0x6e
 8006cb6:	9242      	str	r2, [sp, #264]	@ 0x108
 8006cb8:	d902      	bls.n	8006cc0 <__ssvfiscanf_r+0x1dc>
 8006cba:	e005      	b.n	8006cc8 <__ssvfiscanf_r+0x1e4>
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	9342      	str	r3, [sp, #264]	@ 0x108
 8006cc0:	2303      	movs	r3, #3
 8006cc2:	e002      	b.n	8006cca <__ssvfiscanf_r+0x1e6>
 8006cc4:	2308      	movs	r3, #8
 8006cc6:	9342      	str	r3, [sp, #264]	@ 0x108
 8006cc8:	2304      	movs	r3, #4
 8006cca:	9347      	str	r3, [sp, #284]	@ 0x11c
 8006ccc:	6863      	ldr	r3, [r4, #4]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	dd39      	ble.n	8006d46 <__ssvfiscanf_r+0x262>
 8006cd2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006cd4:	0659      	lsls	r1, r3, #25
 8006cd6:	d404      	bmi.n	8006ce2 <__ssvfiscanf_r+0x1fe>
 8006cd8:	6823      	ldr	r3, [r4, #0]
 8006cda:	781a      	ldrb	r2, [r3, #0]
 8006cdc:	5cba      	ldrb	r2, [r7, r2]
 8006cde:	0712      	lsls	r2, r2, #28
 8006ce0:	d438      	bmi.n	8006d54 <__ssvfiscanf_r+0x270>
 8006ce2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8006ce4:	2b02      	cmp	r3, #2
 8006ce6:	dc47      	bgt.n	8006d78 <__ssvfiscanf_r+0x294>
 8006ce8:	466b      	mov	r3, sp
 8006cea:	4622      	mov	r2, r4
 8006cec:	a941      	add	r1, sp, #260	@ 0x104
 8006cee:	4630      	mov	r0, r6
 8006cf0:	f000 f86c 	bl	8006dcc <_scanf_chars>
 8006cf4:	2801      	cmp	r0, #1
 8006cf6:	d064      	beq.n	8006dc2 <__ssvfiscanf_r+0x2de>
 8006cf8:	2802      	cmp	r0, #2
 8006cfa:	f47f af18 	bne.w	8006b2e <__ssvfiscanf_r+0x4a>
 8006cfe:	e7c9      	b.n	8006c94 <__ssvfiscanf_r+0x1b0>
 8006d00:	220a      	movs	r2, #10
 8006d02:	e7d7      	b.n	8006cb4 <__ssvfiscanf_r+0x1d0>
 8006d04:	4629      	mov	r1, r5
 8006d06:	4640      	mov	r0, r8
 8006d08:	f000 f9ae 	bl	8007068 <__sccl>
 8006d0c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006d0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d12:	9341      	str	r3, [sp, #260]	@ 0x104
 8006d14:	4605      	mov	r5, r0
 8006d16:	2301      	movs	r3, #1
 8006d18:	e7d7      	b.n	8006cca <__ssvfiscanf_r+0x1e6>
 8006d1a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006d1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d20:	9341      	str	r3, [sp, #260]	@ 0x104
 8006d22:	2300      	movs	r3, #0
 8006d24:	e7d1      	b.n	8006cca <__ssvfiscanf_r+0x1e6>
 8006d26:	2302      	movs	r3, #2
 8006d28:	e7cf      	b.n	8006cca <__ssvfiscanf_r+0x1e6>
 8006d2a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8006d2c:	06c3      	lsls	r3, r0, #27
 8006d2e:	f53f aefe 	bmi.w	8006b2e <__ssvfiscanf_r+0x4a>
 8006d32:	9b00      	ldr	r3, [sp, #0]
 8006d34:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006d36:	1d19      	adds	r1, r3, #4
 8006d38:	9100      	str	r1, [sp, #0]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	07c0      	lsls	r0, r0, #31
 8006d3e:	bf4c      	ite	mi
 8006d40:	801a      	strhmi	r2, [r3, #0]
 8006d42:	601a      	strpl	r2, [r3, #0]
 8006d44:	e6f3      	b.n	8006b2e <__ssvfiscanf_r+0x4a>
 8006d46:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006d48:	4621      	mov	r1, r4
 8006d4a:	4630      	mov	r0, r6
 8006d4c:	4798      	blx	r3
 8006d4e:	2800      	cmp	r0, #0
 8006d50:	d0bf      	beq.n	8006cd2 <__ssvfiscanf_r+0x1ee>
 8006d52:	e79f      	b.n	8006c94 <__ssvfiscanf_r+0x1b0>
 8006d54:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006d56:	3201      	adds	r2, #1
 8006d58:	9245      	str	r2, [sp, #276]	@ 0x114
 8006d5a:	6862      	ldr	r2, [r4, #4]
 8006d5c:	3a01      	subs	r2, #1
 8006d5e:	2a00      	cmp	r2, #0
 8006d60:	6062      	str	r2, [r4, #4]
 8006d62:	dd02      	ble.n	8006d6a <__ssvfiscanf_r+0x286>
 8006d64:	3301      	adds	r3, #1
 8006d66:	6023      	str	r3, [r4, #0]
 8006d68:	e7b6      	b.n	8006cd8 <__ssvfiscanf_r+0x1f4>
 8006d6a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006d6c:	4621      	mov	r1, r4
 8006d6e:	4630      	mov	r0, r6
 8006d70:	4798      	blx	r3
 8006d72:	2800      	cmp	r0, #0
 8006d74:	d0b0      	beq.n	8006cd8 <__ssvfiscanf_r+0x1f4>
 8006d76:	e78d      	b.n	8006c94 <__ssvfiscanf_r+0x1b0>
 8006d78:	2b04      	cmp	r3, #4
 8006d7a:	dc0f      	bgt.n	8006d9c <__ssvfiscanf_r+0x2b8>
 8006d7c:	466b      	mov	r3, sp
 8006d7e:	4622      	mov	r2, r4
 8006d80:	a941      	add	r1, sp, #260	@ 0x104
 8006d82:	4630      	mov	r0, r6
 8006d84:	f000 f87c 	bl	8006e80 <_scanf_i>
 8006d88:	e7b4      	b.n	8006cf4 <__ssvfiscanf_r+0x210>
 8006d8a:	bf00      	nop
 8006d8c:	08006a35 	.word	0x08006a35
 8006d90:	08006aab 	.word	0x08006aab
 8006d94:	0800746c 	.word	0x0800746c
 8006d98:	0800744c 	.word	0x0800744c
 8006d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8006dc8 <__ssvfiscanf_r+0x2e4>)
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	f43f aec5 	beq.w	8006b2e <__ssvfiscanf_r+0x4a>
 8006da4:	466b      	mov	r3, sp
 8006da6:	4622      	mov	r2, r4
 8006da8:	a941      	add	r1, sp, #260	@ 0x104
 8006daa:	4630      	mov	r0, r6
 8006dac:	f3af 8000 	nop.w
 8006db0:	e7a0      	b.n	8006cf4 <__ssvfiscanf_r+0x210>
 8006db2:	89a3      	ldrh	r3, [r4, #12]
 8006db4:	065b      	lsls	r3, r3, #25
 8006db6:	f53f af71 	bmi.w	8006c9c <__ssvfiscanf_r+0x1b8>
 8006dba:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8006dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dc2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8006dc4:	e7f9      	b.n	8006dba <__ssvfiscanf_r+0x2d6>
 8006dc6:	bf00      	nop
 8006dc8:	00000000 	.word	0x00000000

08006dcc <_scanf_chars>:
 8006dcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dd0:	4615      	mov	r5, r2
 8006dd2:	688a      	ldr	r2, [r1, #8]
 8006dd4:	4680      	mov	r8, r0
 8006dd6:	460c      	mov	r4, r1
 8006dd8:	b932      	cbnz	r2, 8006de8 <_scanf_chars+0x1c>
 8006dda:	698a      	ldr	r2, [r1, #24]
 8006ddc:	2a00      	cmp	r2, #0
 8006dde:	bf14      	ite	ne
 8006de0:	f04f 32ff 	movne.w	r2, #4294967295
 8006de4:	2201      	moveq	r2, #1
 8006de6:	608a      	str	r2, [r1, #8]
 8006de8:	6822      	ldr	r2, [r4, #0]
 8006dea:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8006e7c <_scanf_chars+0xb0>
 8006dee:	06d1      	lsls	r1, r2, #27
 8006df0:	bf5f      	itttt	pl
 8006df2:	681a      	ldrpl	r2, [r3, #0]
 8006df4:	1d11      	addpl	r1, r2, #4
 8006df6:	6019      	strpl	r1, [r3, #0]
 8006df8:	6816      	ldrpl	r6, [r2, #0]
 8006dfa:	2700      	movs	r7, #0
 8006dfc:	69a0      	ldr	r0, [r4, #24]
 8006dfe:	b188      	cbz	r0, 8006e24 <_scanf_chars+0x58>
 8006e00:	2801      	cmp	r0, #1
 8006e02:	d107      	bne.n	8006e14 <_scanf_chars+0x48>
 8006e04:	682b      	ldr	r3, [r5, #0]
 8006e06:	781a      	ldrb	r2, [r3, #0]
 8006e08:	6963      	ldr	r3, [r4, #20]
 8006e0a:	5c9b      	ldrb	r3, [r3, r2]
 8006e0c:	b953      	cbnz	r3, 8006e24 <_scanf_chars+0x58>
 8006e0e:	2f00      	cmp	r7, #0
 8006e10:	d031      	beq.n	8006e76 <_scanf_chars+0xaa>
 8006e12:	e022      	b.n	8006e5a <_scanf_chars+0x8e>
 8006e14:	2802      	cmp	r0, #2
 8006e16:	d120      	bne.n	8006e5a <_scanf_chars+0x8e>
 8006e18:	682b      	ldr	r3, [r5, #0]
 8006e1a:	781b      	ldrb	r3, [r3, #0]
 8006e1c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8006e20:	071b      	lsls	r3, r3, #28
 8006e22:	d41a      	bmi.n	8006e5a <_scanf_chars+0x8e>
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	06da      	lsls	r2, r3, #27
 8006e28:	bf5e      	ittt	pl
 8006e2a:	682b      	ldrpl	r3, [r5, #0]
 8006e2c:	781b      	ldrbpl	r3, [r3, #0]
 8006e2e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8006e32:	682a      	ldr	r2, [r5, #0]
 8006e34:	686b      	ldr	r3, [r5, #4]
 8006e36:	3201      	adds	r2, #1
 8006e38:	602a      	str	r2, [r5, #0]
 8006e3a:	68a2      	ldr	r2, [r4, #8]
 8006e3c:	3b01      	subs	r3, #1
 8006e3e:	3a01      	subs	r2, #1
 8006e40:	606b      	str	r3, [r5, #4]
 8006e42:	3701      	adds	r7, #1
 8006e44:	60a2      	str	r2, [r4, #8]
 8006e46:	b142      	cbz	r2, 8006e5a <_scanf_chars+0x8e>
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	dcd7      	bgt.n	8006dfc <_scanf_chars+0x30>
 8006e4c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006e50:	4629      	mov	r1, r5
 8006e52:	4640      	mov	r0, r8
 8006e54:	4798      	blx	r3
 8006e56:	2800      	cmp	r0, #0
 8006e58:	d0d0      	beq.n	8006dfc <_scanf_chars+0x30>
 8006e5a:	6823      	ldr	r3, [r4, #0]
 8006e5c:	f013 0310 	ands.w	r3, r3, #16
 8006e60:	d105      	bne.n	8006e6e <_scanf_chars+0xa2>
 8006e62:	68e2      	ldr	r2, [r4, #12]
 8006e64:	3201      	adds	r2, #1
 8006e66:	60e2      	str	r2, [r4, #12]
 8006e68:	69a2      	ldr	r2, [r4, #24]
 8006e6a:	b102      	cbz	r2, 8006e6e <_scanf_chars+0xa2>
 8006e6c:	7033      	strb	r3, [r6, #0]
 8006e6e:	6923      	ldr	r3, [r4, #16]
 8006e70:	443b      	add	r3, r7
 8006e72:	6123      	str	r3, [r4, #16]
 8006e74:	2000      	movs	r0, #0
 8006e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e7a:	bf00      	nop
 8006e7c:	0800746c 	.word	0x0800746c

08006e80 <_scanf_i>:
 8006e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e84:	4698      	mov	r8, r3
 8006e86:	4b74      	ldr	r3, [pc, #464]	@ (8007058 <_scanf_i+0x1d8>)
 8006e88:	460c      	mov	r4, r1
 8006e8a:	4682      	mov	sl, r0
 8006e8c:	4616      	mov	r6, r2
 8006e8e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006e92:	b087      	sub	sp, #28
 8006e94:	ab03      	add	r3, sp, #12
 8006e96:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8006e9a:	4b70      	ldr	r3, [pc, #448]	@ (800705c <_scanf_i+0x1dc>)
 8006e9c:	69a1      	ldr	r1, [r4, #24]
 8006e9e:	4a70      	ldr	r2, [pc, #448]	@ (8007060 <_scanf_i+0x1e0>)
 8006ea0:	2903      	cmp	r1, #3
 8006ea2:	bf08      	it	eq
 8006ea4:	461a      	moveq	r2, r3
 8006ea6:	68a3      	ldr	r3, [r4, #8]
 8006ea8:	9201      	str	r2, [sp, #4]
 8006eaa:	1e5a      	subs	r2, r3, #1
 8006eac:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006eb0:	bf88      	it	hi
 8006eb2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006eb6:	4627      	mov	r7, r4
 8006eb8:	bf82      	ittt	hi
 8006eba:	eb03 0905 	addhi.w	r9, r3, r5
 8006ebe:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006ec2:	60a3      	strhi	r3, [r4, #8]
 8006ec4:	f857 3b1c 	ldr.w	r3, [r7], #28
 8006ec8:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8006ecc:	bf98      	it	ls
 8006ece:	f04f 0900 	movls.w	r9, #0
 8006ed2:	6023      	str	r3, [r4, #0]
 8006ed4:	463d      	mov	r5, r7
 8006ed6:	f04f 0b00 	mov.w	fp, #0
 8006eda:	6831      	ldr	r1, [r6, #0]
 8006edc:	ab03      	add	r3, sp, #12
 8006ede:	7809      	ldrb	r1, [r1, #0]
 8006ee0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8006ee4:	2202      	movs	r2, #2
 8006ee6:	f7f9 f9a3 	bl	8000230 <memchr>
 8006eea:	b328      	cbz	r0, 8006f38 <_scanf_i+0xb8>
 8006eec:	f1bb 0f01 	cmp.w	fp, #1
 8006ef0:	d159      	bne.n	8006fa6 <_scanf_i+0x126>
 8006ef2:	6862      	ldr	r2, [r4, #4]
 8006ef4:	b92a      	cbnz	r2, 8006f02 <_scanf_i+0x82>
 8006ef6:	6822      	ldr	r2, [r4, #0]
 8006ef8:	2108      	movs	r1, #8
 8006efa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006efe:	6061      	str	r1, [r4, #4]
 8006f00:	6022      	str	r2, [r4, #0]
 8006f02:	6822      	ldr	r2, [r4, #0]
 8006f04:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8006f08:	6022      	str	r2, [r4, #0]
 8006f0a:	68a2      	ldr	r2, [r4, #8]
 8006f0c:	1e51      	subs	r1, r2, #1
 8006f0e:	60a1      	str	r1, [r4, #8]
 8006f10:	b192      	cbz	r2, 8006f38 <_scanf_i+0xb8>
 8006f12:	6832      	ldr	r2, [r6, #0]
 8006f14:	1c51      	adds	r1, r2, #1
 8006f16:	6031      	str	r1, [r6, #0]
 8006f18:	7812      	ldrb	r2, [r2, #0]
 8006f1a:	f805 2b01 	strb.w	r2, [r5], #1
 8006f1e:	6872      	ldr	r2, [r6, #4]
 8006f20:	3a01      	subs	r2, #1
 8006f22:	2a00      	cmp	r2, #0
 8006f24:	6072      	str	r2, [r6, #4]
 8006f26:	dc07      	bgt.n	8006f38 <_scanf_i+0xb8>
 8006f28:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8006f2c:	4631      	mov	r1, r6
 8006f2e:	4650      	mov	r0, sl
 8006f30:	4790      	blx	r2
 8006f32:	2800      	cmp	r0, #0
 8006f34:	f040 8085 	bne.w	8007042 <_scanf_i+0x1c2>
 8006f38:	f10b 0b01 	add.w	fp, fp, #1
 8006f3c:	f1bb 0f03 	cmp.w	fp, #3
 8006f40:	d1cb      	bne.n	8006eda <_scanf_i+0x5a>
 8006f42:	6863      	ldr	r3, [r4, #4]
 8006f44:	b90b      	cbnz	r3, 8006f4a <_scanf_i+0xca>
 8006f46:	230a      	movs	r3, #10
 8006f48:	6063      	str	r3, [r4, #4]
 8006f4a:	6863      	ldr	r3, [r4, #4]
 8006f4c:	4945      	ldr	r1, [pc, #276]	@ (8007064 <_scanf_i+0x1e4>)
 8006f4e:	6960      	ldr	r0, [r4, #20]
 8006f50:	1ac9      	subs	r1, r1, r3
 8006f52:	f000 f889 	bl	8007068 <__sccl>
 8006f56:	f04f 0b00 	mov.w	fp, #0
 8006f5a:	68a3      	ldr	r3, [r4, #8]
 8006f5c:	6822      	ldr	r2, [r4, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d03d      	beq.n	8006fde <_scanf_i+0x15e>
 8006f62:	6831      	ldr	r1, [r6, #0]
 8006f64:	6960      	ldr	r0, [r4, #20]
 8006f66:	f891 c000 	ldrb.w	ip, [r1]
 8006f6a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8006f6e:	2800      	cmp	r0, #0
 8006f70:	d035      	beq.n	8006fde <_scanf_i+0x15e>
 8006f72:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8006f76:	d124      	bne.n	8006fc2 <_scanf_i+0x142>
 8006f78:	0510      	lsls	r0, r2, #20
 8006f7a:	d522      	bpl.n	8006fc2 <_scanf_i+0x142>
 8006f7c:	f10b 0b01 	add.w	fp, fp, #1
 8006f80:	f1b9 0f00 	cmp.w	r9, #0
 8006f84:	d003      	beq.n	8006f8e <_scanf_i+0x10e>
 8006f86:	3301      	adds	r3, #1
 8006f88:	f109 39ff 	add.w	r9, r9, #4294967295
 8006f8c:	60a3      	str	r3, [r4, #8]
 8006f8e:	6873      	ldr	r3, [r6, #4]
 8006f90:	3b01      	subs	r3, #1
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	6073      	str	r3, [r6, #4]
 8006f96:	dd1b      	ble.n	8006fd0 <_scanf_i+0x150>
 8006f98:	6833      	ldr	r3, [r6, #0]
 8006f9a:	3301      	adds	r3, #1
 8006f9c:	6033      	str	r3, [r6, #0]
 8006f9e:	68a3      	ldr	r3, [r4, #8]
 8006fa0:	3b01      	subs	r3, #1
 8006fa2:	60a3      	str	r3, [r4, #8]
 8006fa4:	e7d9      	b.n	8006f5a <_scanf_i+0xda>
 8006fa6:	f1bb 0f02 	cmp.w	fp, #2
 8006faa:	d1ae      	bne.n	8006f0a <_scanf_i+0x8a>
 8006fac:	6822      	ldr	r2, [r4, #0]
 8006fae:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8006fb2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8006fb6:	d1bf      	bne.n	8006f38 <_scanf_i+0xb8>
 8006fb8:	2110      	movs	r1, #16
 8006fba:	6061      	str	r1, [r4, #4]
 8006fbc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006fc0:	e7a2      	b.n	8006f08 <_scanf_i+0x88>
 8006fc2:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8006fc6:	6022      	str	r2, [r4, #0]
 8006fc8:	780b      	ldrb	r3, [r1, #0]
 8006fca:	f805 3b01 	strb.w	r3, [r5], #1
 8006fce:	e7de      	b.n	8006f8e <_scanf_i+0x10e>
 8006fd0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006fd4:	4631      	mov	r1, r6
 8006fd6:	4650      	mov	r0, sl
 8006fd8:	4798      	blx	r3
 8006fda:	2800      	cmp	r0, #0
 8006fdc:	d0df      	beq.n	8006f9e <_scanf_i+0x11e>
 8006fde:	6823      	ldr	r3, [r4, #0]
 8006fe0:	05d9      	lsls	r1, r3, #23
 8006fe2:	d50d      	bpl.n	8007000 <_scanf_i+0x180>
 8006fe4:	42bd      	cmp	r5, r7
 8006fe6:	d909      	bls.n	8006ffc <_scanf_i+0x17c>
 8006fe8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006fec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ff0:	4632      	mov	r2, r6
 8006ff2:	4650      	mov	r0, sl
 8006ff4:	4798      	blx	r3
 8006ff6:	f105 39ff 	add.w	r9, r5, #4294967295
 8006ffa:	464d      	mov	r5, r9
 8006ffc:	42bd      	cmp	r5, r7
 8006ffe:	d028      	beq.n	8007052 <_scanf_i+0x1d2>
 8007000:	6822      	ldr	r2, [r4, #0]
 8007002:	f012 0210 	ands.w	r2, r2, #16
 8007006:	d113      	bne.n	8007030 <_scanf_i+0x1b0>
 8007008:	702a      	strb	r2, [r5, #0]
 800700a:	6863      	ldr	r3, [r4, #4]
 800700c:	9e01      	ldr	r6, [sp, #4]
 800700e:	4639      	mov	r1, r7
 8007010:	4650      	mov	r0, sl
 8007012:	47b0      	blx	r6
 8007014:	f8d8 3000 	ldr.w	r3, [r8]
 8007018:	6821      	ldr	r1, [r4, #0]
 800701a:	1d1a      	adds	r2, r3, #4
 800701c:	f8c8 2000 	str.w	r2, [r8]
 8007020:	f011 0f20 	tst.w	r1, #32
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	d00f      	beq.n	8007048 <_scanf_i+0x1c8>
 8007028:	6018      	str	r0, [r3, #0]
 800702a:	68e3      	ldr	r3, [r4, #12]
 800702c:	3301      	adds	r3, #1
 800702e:	60e3      	str	r3, [r4, #12]
 8007030:	6923      	ldr	r3, [r4, #16]
 8007032:	1bed      	subs	r5, r5, r7
 8007034:	445d      	add	r5, fp
 8007036:	442b      	add	r3, r5
 8007038:	6123      	str	r3, [r4, #16]
 800703a:	2000      	movs	r0, #0
 800703c:	b007      	add	sp, #28
 800703e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007042:	f04f 0b00 	mov.w	fp, #0
 8007046:	e7ca      	b.n	8006fde <_scanf_i+0x15e>
 8007048:	07ca      	lsls	r2, r1, #31
 800704a:	bf4c      	ite	mi
 800704c:	8018      	strhmi	r0, [r3, #0]
 800704e:	6018      	strpl	r0, [r3, #0]
 8007050:	e7eb      	b.n	800702a <_scanf_i+0x1aa>
 8007052:	2001      	movs	r0, #1
 8007054:	e7f2      	b.n	800703c <_scanf_i+0x1bc>
 8007056:	bf00      	nop
 8007058:	08007400 	.word	0x08007400
 800705c:	080072dd 	.word	0x080072dd
 8007060:	080073bd 	.word	0x080073bd
 8007064:	08007460 	.word	0x08007460

08007068 <__sccl>:
 8007068:	b570      	push	{r4, r5, r6, lr}
 800706a:	780b      	ldrb	r3, [r1, #0]
 800706c:	4604      	mov	r4, r0
 800706e:	2b5e      	cmp	r3, #94	@ 0x5e
 8007070:	bf0b      	itete	eq
 8007072:	784b      	ldrbeq	r3, [r1, #1]
 8007074:	1c4a      	addne	r2, r1, #1
 8007076:	1c8a      	addeq	r2, r1, #2
 8007078:	2100      	movne	r1, #0
 800707a:	bf08      	it	eq
 800707c:	2101      	moveq	r1, #1
 800707e:	3801      	subs	r0, #1
 8007080:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8007084:	f800 1f01 	strb.w	r1, [r0, #1]!
 8007088:	42a8      	cmp	r0, r5
 800708a:	d1fb      	bne.n	8007084 <__sccl+0x1c>
 800708c:	b90b      	cbnz	r3, 8007092 <__sccl+0x2a>
 800708e:	1e50      	subs	r0, r2, #1
 8007090:	bd70      	pop	{r4, r5, r6, pc}
 8007092:	f081 0101 	eor.w	r1, r1, #1
 8007096:	54e1      	strb	r1, [r4, r3]
 8007098:	4610      	mov	r0, r2
 800709a:	4602      	mov	r2, r0
 800709c:	f812 5b01 	ldrb.w	r5, [r2], #1
 80070a0:	2d2d      	cmp	r5, #45	@ 0x2d
 80070a2:	d005      	beq.n	80070b0 <__sccl+0x48>
 80070a4:	2d5d      	cmp	r5, #93	@ 0x5d
 80070a6:	d016      	beq.n	80070d6 <__sccl+0x6e>
 80070a8:	2d00      	cmp	r5, #0
 80070aa:	d0f1      	beq.n	8007090 <__sccl+0x28>
 80070ac:	462b      	mov	r3, r5
 80070ae:	e7f2      	b.n	8007096 <__sccl+0x2e>
 80070b0:	7846      	ldrb	r6, [r0, #1]
 80070b2:	2e5d      	cmp	r6, #93	@ 0x5d
 80070b4:	d0fa      	beq.n	80070ac <__sccl+0x44>
 80070b6:	42b3      	cmp	r3, r6
 80070b8:	dcf8      	bgt.n	80070ac <__sccl+0x44>
 80070ba:	3002      	adds	r0, #2
 80070bc:	461a      	mov	r2, r3
 80070be:	3201      	adds	r2, #1
 80070c0:	4296      	cmp	r6, r2
 80070c2:	54a1      	strb	r1, [r4, r2]
 80070c4:	dcfb      	bgt.n	80070be <__sccl+0x56>
 80070c6:	1af2      	subs	r2, r6, r3
 80070c8:	3a01      	subs	r2, #1
 80070ca:	1c5d      	adds	r5, r3, #1
 80070cc:	42b3      	cmp	r3, r6
 80070ce:	bfa8      	it	ge
 80070d0:	2200      	movge	r2, #0
 80070d2:	18ab      	adds	r3, r5, r2
 80070d4:	e7e1      	b.n	800709a <__sccl+0x32>
 80070d6:	4610      	mov	r0, r2
 80070d8:	e7da      	b.n	8007090 <__sccl+0x28>

080070da <__submore>:
 80070da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070de:	460c      	mov	r4, r1
 80070e0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80070e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80070e6:	4299      	cmp	r1, r3
 80070e8:	d11d      	bne.n	8007126 <__submore+0x4c>
 80070ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80070ee:	f7ff fc15 	bl	800691c <_malloc_r>
 80070f2:	b918      	cbnz	r0, 80070fc <__submore+0x22>
 80070f4:	f04f 30ff 	mov.w	r0, #4294967295
 80070f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007100:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007102:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8007106:	6360      	str	r0, [r4, #52]	@ 0x34
 8007108:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800710c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007110:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8007114:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007118:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800711c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8007120:	6020      	str	r0, [r4, #0]
 8007122:	2000      	movs	r0, #0
 8007124:	e7e8      	b.n	80070f8 <__submore+0x1e>
 8007126:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8007128:	0077      	lsls	r7, r6, #1
 800712a:	463a      	mov	r2, r7
 800712c:	f000 f82e 	bl	800718c <_realloc_r>
 8007130:	4605      	mov	r5, r0
 8007132:	2800      	cmp	r0, #0
 8007134:	d0de      	beq.n	80070f4 <__submore+0x1a>
 8007136:	eb00 0806 	add.w	r8, r0, r6
 800713a:	4601      	mov	r1, r0
 800713c:	4632      	mov	r2, r6
 800713e:	4640      	mov	r0, r8
 8007140:	f000 f816 	bl	8007170 <memcpy>
 8007144:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8007148:	f8c4 8000 	str.w	r8, [r4]
 800714c:	e7e9      	b.n	8007122 <__submore+0x48>
	...

08007150 <_sbrk_r>:
 8007150:	b538      	push	{r3, r4, r5, lr}
 8007152:	4d06      	ldr	r5, [pc, #24]	@ (800716c <_sbrk_r+0x1c>)
 8007154:	2300      	movs	r3, #0
 8007156:	4604      	mov	r4, r0
 8007158:	4608      	mov	r0, r1
 800715a:	602b      	str	r3, [r5, #0]
 800715c:	f7fa f91c 	bl	8001398 <_sbrk>
 8007160:	1c43      	adds	r3, r0, #1
 8007162:	d102      	bne.n	800716a <_sbrk_r+0x1a>
 8007164:	682b      	ldr	r3, [r5, #0]
 8007166:	b103      	cbz	r3, 800716a <_sbrk_r+0x1a>
 8007168:	6023      	str	r3, [r4, #0]
 800716a:	bd38      	pop	{r3, r4, r5, pc}
 800716c:	20000448 	.word	0x20000448

08007170 <memcpy>:
 8007170:	440a      	add	r2, r1
 8007172:	4291      	cmp	r1, r2
 8007174:	f100 33ff 	add.w	r3, r0, #4294967295
 8007178:	d100      	bne.n	800717c <memcpy+0xc>
 800717a:	4770      	bx	lr
 800717c:	b510      	push	{r4, lr}
 800717e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007182:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007186:	4291      	cmp	r1, r2
 8007188:	d1f9      	bne.n	800717e <memcpy+0xe>
 800718a:	bd10      	pop	{r4, pc}

0800718c <_realloc_r>:
 800718c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007190:	4680      	mov	r8, r0
 8007192:	4615      	mov	r5, r2
 8007194:	460c      	mov	r4, r1
 8007196:	b921      	cbnz	r1, 80071a2 <_realloc_r+0x16>
 8007198:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800719c:	4611      	mov	r1, r2
 800719e:	f7ff bbbd 	b.w	800691c <_malloc_r>
 80071a2:	b92a      	cbnz	r2, 80071b0 <_realloc_r+0x24>
 80071a4:	f7ff fb4e 	bl	8006844 <_free_r>
 80071a8:	2400      	movs	r4, #0
 80071aa:	4620      	mov	r0, r4
 80071ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071b0:	f000 f906 	bl	80073c0 <_malloc_usable_size_r>
 80071b4:	4285      	cmp	r5, r0
 80071b6:	4606      	mov	r6, r0
 80071b8:	d802      	bhi.n	80071c0 <_realloc_r+0x34>
 80071ba:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80071be:	d8f4      	bhi.n	80071aa <_realloc_r+0x1e>
 80071c0:	4629      	mov	r1, r5
 80071c2:	4640      	mov	r0, r8
 80071c4:	f7ff fbaa 	bl	800691c <_malloc_r>
 80071c8:	4607      	mov	r7, r0
 80071ca:	2800      	cmp	r0, #0
 80071cc:	d0ec      	beq.n	80071a8 <_realloc_r+0x1c>
 80071ce:	42b5      	cmp	r5, r6
 80071d0:	462a      	mov	r2, r5
 80071d2:	4621      	mov	r1, r4
 80071d4:	bf28      	it	cs
 80071d6:	4632      	movcs	r2, r6
 80071d8:	f7ff ffca 	bl	8007170 <memcpy>
 80071dc:	4621      	mov	r1, r4
 80071de:	4640      	mov	r0, r8
 80071e0:	f7ff fb30 	bl	8006844 <_free_r>
 80071e4:	463c      	mov	r4, r7
 80071e6:	e7e0      	b.n	80071aa <_realloc_r+0x1e>

080071e8 <_strtol_l.constprop.0>:
 80071e8:	2b24      	cmp	r3, #36	@ 0x24
 80071ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071ee:	4686      	mov	lr, r0
 80071f0:	4690      	mov	r8, r2
 80071f2:	d801      	bhi.n	80071f8 <_strtol_l.constprop.0+0x10>
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d106      	bne.n	8007206 <_strtol_l.constprop.0+0x1e>
 80071f8:	f7ff faf8 	bl	80067ec <__errno>
 80071fc:	2316      	movs	r3, #22
 80071fe:	6003      	str	r3, [r0, #0]
 8007200:	2000      	movs	r0, #0
 8007202:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007206:	4834      	ldr	r0, [pc, #208]	@ (80072d8 <_strtol_l.constprop.0+0xf0>)
 8007208:	460d      	mov	r5, r1
 800720a:	462a      	mov	r2, r5
 800720c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007210:	5d06      	ldrb	r6, [r0, r4]
 8007212:	f016 0608 	ands.w	r6, r6, #8
 8007216:	d1f8      	bne.n	800720a <_strtol_l.constprop.0+0x22>
 8007218:	2c2d      	cmp	r4, #45	@ 0x2d
 800721a:	d12d      	bne.n	8007278 <_strtol_l.constprop.0+0x90>
 800721c:	782c      	ldrb	r4, [r5, #0]
 800721e:	2601      	movs	r6, #1
 8007220:	1c95      	adds	r5, r2, #2
 8007222:	f033 0210 	bics.w	r2, r3, #16
 8007226:	d109      	bne.n	800723c <_strtol_l.constprop.0+0x54>
 8007228:	2c30      	cmp	r4, #48	@ 0x30
 800722a:	d12a      	bne.n	8007282 <_strtol_l.constprop.0+0x9a>
 800722c:	782a      	ldrb	r2, [r5, #0]
 800722e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007232:	2a58      	cmp	r2, #88	@ 0x58
 8007234:	d125      	bne.n	8007282 <_strtol_l.constprop.0+0x9a>
 8007236:	786c      	ldrb	r4, [r5, #1]
 8007238:	2310      	movs	r3, #16
 800723a:	3502      	adds	r5, #2
 800723c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007240:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007244:	2200      	movs	r2, #0
 8007246:	fbbc f9f3 	udiv	r9, ip, r3
 800724a:	4610      	mov	r0, r2
 800724c:	fb03 ca19 	mls	sl, r3, r9, ip
 8007250:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007254:	2f09      	cmp	r7, #9
 8007256:	d81b      	bhi.n	8007290 <_strtol_l.constprop.0+0xa8>
 8007258:	463c      	mov	r4, r7
 800725a:	42a3      	cmp	r3, r4
 800725c:	dd27      	ble.n	80072ae <_strtol_l.constprop.0+0xc6>
 800725e:	1c57      	adds	r7, r2, #1
 8007260:	d007      	beq.n	8007272 <_strtol_l.constprop.0+0x8a>
 8007262:	4581      	cmp	r9, r0
 8007264:	d320      	bcc.n	80072a8 <_strtol_l.constprop.0+0xc0>
 8007266:	d101      	bne.n	800726c <_strtol_l.constprop.0+0x84>
 8007268:	45a2      	cmp	sl, r4
 800726a:	db1d      	blt.n	80072a8 <_strtol_l.constprop.0+0xc0>
 800726c:	fb00 4003 	mla	r0, r0, r3, r4
 8007270:	2201      	movs	r2, #1
 8007272:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007276:	e7eb      	b.n	8007250 <_strtol_l.constprop.0+0x68>
 8007278:	2c2b      	cmp	r4, #43	@ 0x2b
 800727a:	bf04      	itt	eq
 800727c:	782c      	ldrbeq	r4, [r5, #0]
 800727e:	1c95      	addeq	r5, r2, #2
 8007280:	e7cf      	b.n	8007222 <_strtol_l.constprop.0+0x3a>
 8007282:	2b00      	cmp	r3, #0
 8007284:	d1da      	bne.n	800723c <_strtol_l.constprop.0+0x54>
 8007286:	2c30      	cmp	r4, #48	@ 0x30
 8007288:	bf0c      	ite	eq
 800728a:	2308      	moveq	r3, #8
 800728c:	230a      	movne	r3, #10
 800728e:	e7d5      	b.n	800723c <_strtol_l.constprop.0+0x54>
 8007290:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007294:	2f19      	cmp	r7, #25
 8007296:	d801      	bhi.n	800729c <_strtol_l.constprop.0+0xb4>
 8007298:	3c37      	subs	r4, #55	@ 0x37
 800729a:	e7de      	b.n	800725a <_strtol_l.constprop.0+0x72>
 800729c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80072a0:	2f19      	cmp	r7, #25
 80072a2:	d804      	bhi.n	80072ae <_strtol_l.constprop.0+0xc6>
 80072a4:	3c57      	subs	r4, #87	@ 0x57
 80072a6:	e7d8      	b.n	800725a <_strtol_l.constprop.0+0x72>
 80072a8:	f04f 32ff 	mov.w	r2, #4294967295
 80072ac:	e7e1      	b.n	8007272 <_strtol_l.constprop.0+0x8a>
 80072ae:	1c53      	adds	r3, r2, #1
 80072b0:	d108      	bne.n	80072c4 <_strtol_l.constprop.0+0xdc>
 80072b2:	2322      	movs	r3, #34	@ 0x22
 80072b4:	f8ce 3000 	str.w	r3, [lr]
 80072b8:	4660      	mov	r0, ip
 80072ba:	f1b8 0f00 	cmp.w	r8, #0
 80072be:	d0a0      	beq.n	8007202 <_strtol_l.constprop.0+0x1a>
 80072c0:	1e69      	subs	r1, r5, #1
 80072c2:	e006      	b.n	80072d2 <_strtol_l.constprop.0+0xea>
 80072c4:	b106      	cbz	r6, 80072c8 <_strtol_l.constprop.0+0xe0>
 80072c6:	4240      	negs	r0, r0
 80072c8:	f1b8 0f00 	cmp.w	r8, #0
 80072cc:	d099      	beq.n	8007202 <_strtol_l.constprop.0+0x1a>
 80072ce:	2a00      	cmp	r2, #0
 80072d0:	d1f6      	bne.n	80072c0 <_strtol_l.constprop.0+0xd8>
 80072d2:	f8c8 1000 	str.w	r1, [r8]
 80072d6:	e794      	b.n	8007202 <_strtol_l.constprop.0+0x1a>
 80072d8:	0800746c 	.word	0x0800746c

080072dc <_strtol_r>:
 80072dc:	f7ff bf84 	b.w	80071e8 <_strtol_l.constprop.0>

080072e0 <_strtoul_l.constprop.0>:
 80072e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80072e4:	4e34      	ldr	r6, [pc, #208]	@ (80073b8 <_strtoul_l.constprop.0+0xd8>)
 80072e6:	4686      	mov	lr, r0
 80072e8:	460d      	mov	r5, r1
 80072ea:	4628      	mov	r0, r5
 80072ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 80072f0:	5d37      	ldrb	r7, [r6, r4]
 80072f2:	f017 0708 	ands.w	r7, r7, #8
 80072f6:	d1f8      	bne.n	80072ea <_strtoul_l.constprop.0+0xa>
 80072f8:	2c2d      	cmp	r4, #45	@ 0x2d
 80072fa:	d12f      	bne.n	800735c <_strtoul_l.constprop.0+0x7c>
 80072fc:	782c      	ldrb	r4, [r5, #0]
 80072fe:	2701      	movs	r7, #1
 8007300:	1c85      	adds	r5, r0, #2
 8007302:	f033 0010 	bics.w	r0, r3, #16
 8007306:	d109      	bne.n	800731c <_strtoul_l.constprop.0+0x3c>
 8007308:	2c30      	cmp	r4, #48	@ 0x30
 800730a:	d12c      	bne.n	8007366 <_strtoul_l.constprop.0+0x86>
 800730c:	7828      	ldrb	r0, [r5, #0]
 800730e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8007312:	2858      	cmp	r0, #88	@ 0x58
 8007314:	d127      	bne.n	8007366 <_strtoul_l.constprop.0+0x86>
 8007316:	786c      	ldrb	r4, [r5, #1]
 8007318:	2310      	movs	r3, #16
 800731a:	3502      	adds	r5, #2
 800731c:	f04f 38ff 	mov.w	r8, #4294967295
 8007320:	2600      	movs	r6, #0
 8007322:	fbb8 f8f3 	udiv	r8, r8, r3
 8007326:	fb03 f908 	mul.w	r9, r3, r8
 800732a:	ea6f 0909 	mvn.w	r9, r9
 800732e:	4630      	mov	r0, r6
 8007330:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8007334:	f1bc 0f09 	cmp.w	ip, #9
 8007338:	d81c      	bhi.n	8007374 <_strtoul_l.constprop.0+0x94>
 800733a:	4664      	mov	r4, ip
 800733c:	42a3      	cmp	r3, r4
 800733e:	dd2a      	ble.n	8007396 <_strtoul_l.constprop.0+0xb6>
 8007340:	f1b6 3fff 	cmp.w	r6, #4294967295
 8007344:	d007      	beq.n	8007356 <_strtoul_l.constprop.0+0x76>
 8007346:	4580      	cmp	r8, r0
 8007348:	d322      	bcc.n	8007390 <_strtoul_l.constprop.0+0xb0>
 800734a:	d101      	bne.n	8007350 <_strtoul_l.constprop.0+0x70>
 800734c:	45a1      	cmp	r9, r4
 800734e:	db1f      	blt.n	8007390 <_strtoul_l.constprop.0+0xb0>
 8007350:	fb00 4003 	mla	r0, r0, r3, r4
 8007354:	2601      	movs	r6, #1
 8007356:	f815 4b01 	ldrb.w	r4, [r5], #1
 800735a:	e7e9      	b.n	8007330 <_strtoul_l.constprop.0+0x50>
 800735c:	2c2b      	cmp	r4, #43	@ 0x2b
 800735e:	bf04      	itt	eq
 8007360:	782c      	ldrbeq	r4, [r5, #0]
 8007362:	1c85      	addeq	r5, r0, #2
 8007364:	e7cd      	b.n	8007302 <_strtoul_l.constprop.0+0x22>
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1d8      	bne.n	800731c <_strtoul_l.constprop.0+0x3c>
 800736a:	2c30      	cmp	r4, #48	@ 0x30
 800736c:	bf0c      	ite	eq
 800736e:	2308      	moveq	r3, #8
 8007370:	230a      	movne	r3, #10
 8007372:	e7d3      	b.n	800731c <_strtoul_l.constprop.0+0x3c>
 8007374:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007378:	f1bc 0f19 	cmp.w	ip, #25
 800737c:	d801      	bhi.n	8007382 <_strtoul_l.constprop.0+0xa2>
 800737e:	3c37      	subs	r4, #55	@ 0x37
 8007380:	e7dc      	b.n	800733c <_strtoul_l.constprop.0+0x5c>
 8007382:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007386:	f1bc 0f19 	cmp.w	ip, #25
 800738a:	d804      	bhi.n	8007396 <_strtoul_l.constprop.0+0xb6>
 800738c:	3c57      	subs	r4, #87	@ 0x57
 800738e:	e7d5      	b.n	800733c <_strtoul_l.constprop.0+0x5c>
 8007390:	f04f 36ff 	mov.w	r6, #4294967295
 8007394:	e7df      	b.n	8007356 <_strtoul_l.constprop.0+0x76>
 8007396:	1c73      	adds	r3, r6, #1
 8007398:	d106      	bne.n	80073a8 <_strtoul_l.constprop.0+0xc8>
 800739a:	2322      	movs	r3, #34	@ 0x22
 800739c:	f8ce 3000 	str.w	r3, [lr]
 80073a0:	4630      	mov	r0, r6
 80073a2:	b932      	cbnz	r2, 80073b2 <_strtoul_l.constprop.0+0xd2>
 80073a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073a8:	b107      	cbz	r7, 80073ac <_strtoul_l.constprop.0+0xcc>
 80073aa:	4240      	negs	r0, r0
 80073ac:	2a00      	cmp	r2, #0
 80073ae:	d0f9      	beq.n	80073a4 <_strtoul_l.constprop.0+0xc4>
 80073b0:	b106      	cbz	r6, 80073b4 <_strtoul_l.constprop.0+0xd4>
 80073b2:	1e69      	subs	r1, r5, #1
 80073b4:	6011      	str	r1, [r2, #0]
 80073b6:	e7f5      	b.n	80073a4 <_strtoul_l.constprop.0+0xc4>
 80073b8:	0800746c 	.word	0x0800746c

080073bc <_strtoul_r>:
 80073bc:	f7ff bf90 	b.w	80072e0 <_strtoul_l.constprop.0>

080073c0 <_malloc_usable_size_r>:
 80073c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073c4:	1f18      	subs	r0, r3, #4
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	bfbc      	itt	lt
 80073ca:	580b      	ldrlt	r3, [r1, r0]
 80073cc:	18c0      	addlt	r0, r0, r3
 80073ce:	4770      	bx	lr

080073d0 <_init>:
 80073d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073d2:	bf00      	nop
 80073d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073d6:	bc08      	pop	{r3}
 80073d8:	469e      	mov	lr, r3
 80073da:	4770      	bx	lr

080073dc <_fini>:
 80073dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073de:	bf00      	nop
 80073e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073e2:	bc08      	pop	{r3}
 80073e4:	469e      	mov	lr, r3
 80073e6:	4770      	bx	lr
