// Seed: 3253423234
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  assign module_1.id_7 = 0;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout supply1 id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1 == id_8;
  logic id_9;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wor id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    input tri0 id_7
    , id_10,
    output uwire id_8
);
  logic id_11 = 1;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11,
      id_12
  );
endmodule
