\begin{bbox}[title={$\Pi_{\msf{state}} (\msf{sid}, \msf{pid}, U, \mathcal{C}_{\msf{aux}}, \mathcal{C}_{\msf{state}}, \msf{leader}, \msf{peers}=p_1,...p_n)$}]

Initialize $\msf{round} := 0$, $\msf{pinputs} := \emptyset$, $\msf{aux_in} = []$, $\msf{flag} := \msf{OK} \in \{\msf{OK},\msf{PENDING}\}$, $\msf{aux\_out} := \emptyset$, $\msf{state} := \emptyset, \msf{psigs} := \emptyset, \msf{lastRound} := -1$

$\msf{step} := input \in \{input,batch,commit\}$

\vspace{2mm} \hrule \vspace{2mm}

If $\msf{pid} = \msf{leader}$, do the following:

\OnInput \inmsg{INPUT}{$v_i$}{r} from \Partyi:

	\quad \If $r \neq \msf{round}$: \ ignore

	\quad \If first input from $P_i$ in round $r$: \ Add $v_i$ to $\msf{pinputs}$ 

	\quad \If $\forall p_i, v_i \in \msf{pinputs}$:
	
	\quad \quad \Send $(\msf{BATCH}, \msf{r}, \msf{aux_in}, \msf{pinputs}) \rightarrow \F_{\msf{bcast}}$ 


\OnInput \inmsg{SIGN}{$\sigma$}{r} from \Partyi:

	\quad \If $\msf{step} \neq commit$ or $\msf{r} \neq \msf{round}$ or $\msf{Verify}(\sigma, \msf{r}, \msf{aux\_out}, \msf{state}) \neq 1$: \ ignore

	\quad \If first sign from $P_i$ in round $r$: \ Add $(P_i,\msf{r},\sigma)$ to $\msf{psigs}$

	\quad \If $\forall p_i, (p_i,\msf{r},\_) \in \msf{psigs}$:

	\quad \quad \Send $(\msf{COMMIT}, \msf{r}, \{\sigma\}_{i}) \rightarrow \F_{\msf{bcast}}$


\vspace{2mm} \hrule \vspace{2mm}

{\bf If $\msf{flag} = \msf{OK}$}:

\OnInput \inmsg{input}{v} from $\mathcal{Z}$:

	\quad \If $\msf{step} \neq input$ or $r \neq \msf{round}$: \ ignore

	\quad $\msf{step} := batch$ 

	\quad \Send $(\msf{INPUTS}, \msf{v}, \msf{round}) \rightarrow \msf{leader}$ 

\OnInput \inmsg{\msf{BATCH}}{r}{aux\_in}{pinputs} from $\F_{\msf{bcast}}$:

	\quad \If $\msf{step} \neq batch$ or $r \neq \msf{round}$: \ ignore

	\quad $\msf{step} := commit$

	\quad todo: how to imply ``recent'' value of aux\_in??

	\quad $\msf{state},\msf{aux\_out} := U(\msf{state}, \msf{pinputs}, \msf{aux\_in}, \msf{round})$

	\quad $\sigma \leftarrow \msf{Sign}(r || \msf{aux\_out} || \msf{state})$

	\quad \Send $(\msf{SIGN}, \sigma) \rightarrow \msf{leader}$


\OnInput \inmsg{\msf{COMMIT}}{r}{$\{\sigma_r\}_i$} from $\F_{\msf{bcast}}$:

	\quad \If $\msf{r} \neq \msf{round}$ or $\msf{step} \neq commit$ or $\left( \bigvee_{\sigma_i} \msf{Verify}(\sigma_i,\msf{r},\msf{aux\_out},\msf{state}) = 0 \right)$: \ ignore

	\quad \msf{lastCommit} := $(\msf{state},\msf{aux_out},\{\sigma_r\}_i)$

	\quad \msf{lastRound} := \msf{r}

	\quad \msf{round} := \msf{lastRound}+1

	\quad $\msf{step} := input$

\end{bbox}
