Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Mar 29 15:30:02 2016
| Host         : RODRIGOCUNH821E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Ex54_timing_summary_routed.rpt -rpx Ex54_timing_summary_routed.rpx
| Design       : Ex54
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.633        0.000                      0                  156        0.180        0.000                      0                  156        4.500        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.633        0.000                      0                  156        0.180        0.000                      0                  156        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_ones_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.308ns  (logic 3.653ns (49.986%)  route 3.655ns (50.015%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.348     4.083    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.846     5.929 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           0.974     6.904    number[1015]
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.097     7.001 r  n_ones[0]_i_370/O
                         net (fo=1, routed)           0.000     7.001    n_ones[0]_i_370_n_0
    SLICE_X72Y97         MUXF7 (Prop_muxf7_I1_O)      0.188     7.189 r  n_ones_reg[0]_i_169/O
                         net (fo=1, routed)           0.000     7.189    n_ones_reg[0]_i_169_n_0
    SLICE_X72Y97         MUXF8 (Prop_muxf8_I0_O)      0.076     7.265 r  n_ones_reg[0]_i_69/O
                         net (fo=1, routed)           0.900     8.165    n_ones_reg[0]_i_69_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I0_O)        0.239     8.404 r  n_ones[0]_i_26/O
                         net (fo=1, routed)           0.000     8.404    n_ones[0]_i_26_n_0
    SLICE_X64Y95         MUXF7 (Prop_muxf7_I1_O)      0.167     8.571 r  n_ones_reg[0]_i_13/O
                         net (fo=1, routed)           1.193     9.764    n_ones_reg[0]_i_13_n_0
    SLICE_X73Y83         LUT6 (Prop_lut6_I0_O)        0.229     9.993 r  n_ones[0]_i_8/O
                         net (fo=2, routed)           0.588    10.581    n_ones[0]_i_8_n_0
    SLICE_X77Y86         LUT5 (Prop_lut5_I1_O)        0.097    10.678 r  n_ones[0]_i_6/O
                         net (fo=1, routed)           0.000    10.678    n_ones[0]_i_6_n_0
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.073 r  n_ones_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    n_ones_reg[0]_i_1_n_0
    SLICE_X77Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.162 r  n_ones_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.162    n_ones_reg[4]_i_1_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.392 r  n_ones_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.392    n_ones_reg[8]_i_1_n_6
    SLICE_X77Y88         FDRE                                         r  n_ones_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.208    13.798    clk_IBUF_BUFG
    SLICE_X77Y88         FDRE                                         r  n_ones_reg[9]/C
                         clock pessimism              0.206    14.004    
                         clock uncertainty           -0.035    13.968    
    SLICE_X77Y88         FDRE (Setup_fdre_C_D)        0.056    14.024    n_ones_reg[9]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_ones_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 3.604ns (49.648%)  route 3.655ns (50.352%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.348     4.083    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.846     5.929 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           0.974     6.904    number[1015]
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.097     7.001 r  n_ones[0]_i_370/O
                         net (fo=1, routed)           0.000     7.001    n_ones[0]_i_370_n_0
    SLICE_X72Y97         MUXF7 (Prop_muxf7_I1_O)      0.188     7.189 r  n_ones_reg[0]_i_169/O
                         net (fo=1, routed)           0.000     7.189    n_ones_reg[0]_i_169_n_0
    SLICE_X72Y97         MUXF8 (Prop_muxf8_I0_O)      0.076     7.265 r  n_ones_reg[0]_i_69/O
                         net (fo=1, routed)           0.900     8.165    n_ones_reg[0]_i_69_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I0_O)        0.239     8.404 r  n_ones[0]_i_26/O
                         net (fo=1, routed)           0.000     8.404    n_ones[0]_i_26_n_0
    SLICE_X64Y95         MUXF7 (Prop_muxf7_I1_O)      0.167     8.571 r  n_ones_reg[0]_i_13/O
                         net (fo=1, routed)           1.193     9.764    n_ones_reg[0]_i_13_n_0
    SLICE_X73Y83         LUT6 (Prop_lut6_I0_O)        0.229     9.993 r  n_ones[0]_i_8/O
                         net (fo=2, routed)           0.588    10.581    n_ones[0]_i_8_n_0
    SLICE_X77Y86         LUT5 (Prop_lut5_I1_O)        0.097    10.678 r  n_ones[0]_i_6/O
                         net (fo=1, routed)           0.000    10.678    n_ones[0]_i_6_n_0
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.073 r  n_ones_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    n_ones_reg[0]_i_1_n_0
    SLICE_X77Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.162 r  n_ones_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.162    n_ones_reg[4]_i_1_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.343 r  n_ones_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.343    n_ones_reg[8]_i_1_n_5
    SLICE_X77Y88         FDRE                                         r  n_ones_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.208    13.798    clk_IBUF_BUFG
    SLICE_X77Y88         FDRE                                         r  n_ones_reg[10]/C
                         clock pessimism              0.206    14.004    
                         clock uncertainty           -0.035    13.968    
    SLICE_X77Y88         FDRE (Setup_fdre_C_D)        0.056    14.024    n_ones_reg[10]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_ones_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.237ns  (logic 3.582ns (49.495%)  route 3.655ns (50.505%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.348     4.083    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.846     5.929 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           0.974     6.904    number[1015]
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.097     7.001 r  n_ones[0]_i_370/O
                         net (fo=1, routed)           0.000     7.001    n_ones[0]_i_370_n_0
    SLICE_X72Y97         MUXF7 (Prop_muxf7_I1_O)      0.188     7.189 r  n_ones_reg[0]_i_169/O
                         net (fo=1, routed)           0.000     7.189    n_ones_reg[0]_i_169_n_0
    SLICE_X72Y97         MUXF8 (Prop_muxf8_I0_O)      0.076     7.265 r  n_ones_reg[0]_i_69/O
                         net (fo=1, routed)           0.900     8.165    n_ones_reg[0]_i_69_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I0_O)        0.239     8.404 r  n_ones[0]_i_26/O
                         net (fo=1, routed)           0.000     8.404    n_ones[0]_i_26_n_0
    SLICE_X64Y95         MUXF7 (Prop_muxf7_I1_O)      0.167     8.571 r  n_ones_reg[0]_i_13/O
                         net (fo=1, routed)           1.193     9.764    n_ones_reg[0]_i_13_n_0
    SLICE_X73Y83         LUT6 (Prop_lut6_I0_O)        0.229     9.993 r  n_ones[0]_i_8/O
                         net (fo=2, routed)           0.588    10.581    n_ones[0]_i_8_n_0
    SLICE_X77Y86         LUT5 (Prop_lut5_I1_O)        0.097    10.678 r  n_ones[0]_i_6/O
                         net (fo=1, routed)           0.000    10.678    n_ones[0]_i_6_n_0
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.073 r  n_ones_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    n_ones_reg[0]_i_1_n_0
    SLICE_X77Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.162 r  n_ones_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.162    n_ones_reg[4]_i_1_n_0
    SLICE_X77Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.321 r  n_ones_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.321    n_ones_reg[8]_i_1_n_7
    SLICE_X77Y88         FDRE                                         r  n_ones_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.208    13.798    clk_IBUF_BUFG
    SLICE_X77Y88         FDRE                                         r  n_ones_reg[8]/C
                         clock pessimism              0.206    14.004    
                         clock uncertainty           -0.035    13.968    
    SLICE_X77Y88         FDRE (Setup_fdre_C_D)        0.056    14.024    n_ones_reg[8]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_ones_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 3.568ns (49.397%)  route 3.655ns (50.603%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.348     4.083    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.846     5.929 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           0.974     6.904    number[1015]
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.097     7.001 r  n_ones[0]_i_370/O
                         net (fo=1, routed)           0.000     7.001    n_ones[0]_i_370_n_0
    SLICE_X72Y97         MUXF7 (Prop_muxf7_I1_O)      0.188     7.189 r  n_ones_reg[0]_i_169/O
                         net (fo=1, routed)           0.000     7.189    n_ones_reg[0]_i_169_n_0
    SLICE_X72Y97         MUXF8 (Prop_muxf8_I0_O)      0.076     7.265 r  n_ones_reg[0]_i_69/O
                         net (fo=1, routed)           0.900     8.165    n_ones_reg[0]_i_69_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I0_O)        0.239     8.404 r  n_ones[0]_i_26/O
                         net (fo=1, routed)           0.000     8.404    n_ones[0]_i_26_n_0
    SLICE_X64Y95         MUXF7 (Prop_muxf7_I1_O)      0.167     8.571 r  n_ones_reg[0]_i_13/O
                         net (fo=1, routed)           1.193     9.764    n_ones_reg[0]_i_13_n_0
    SLICE_X73Y83         LUT6 (Prop_lut6_I0_O)        0.229     9.993 r  n_ones[0]_i_8/O
                         net (fo=2, routed)           0.588    10.581    n_ones[0]_i_8_n_0
    SLICE_X77Y86         LUT5 (Prop_lut5_I1_O)        0.097    10.678 r  n_ones[0]_i_6/O
                         net (fo=1, routed)           0.000    10.678    n_ones[0]_i_6_n_0
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.073 r  n_ones_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    n_ones_reg[0]_i_1_n_0
    SLICE_X77Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.307 r  n_ones_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.307    n_ones_reg[4]_i_1_n_4
    SLICE_X77Y87         FDRE                                         r  n_ones_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.208    13.798    clk_IBUF_BUFG
    SLICE_X77Y87         FDRE                                         r  n_ones_reg[7]/C
                         clock pessimism              0.206    14.004    
                         clock uncertainty           -0.035    13.968    
    SLICE_X77Y87         FDRE (Setup_fdre_C_D)        0.056    14.024    n_ones_reg[7]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_ones_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 3.564ns (49.369%)  route 3.655ns (50.631%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.348     4.083    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.846     5.929 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           0.974     6.904    number[1015]
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.097     7.001 r  n_ones[0]_i_370/O
                         net (fo=1, routed)           0.000     7.001    n_ones[0]_i_370_n_0
    SLICE_X72Y97         MUXF7 (Prop_muxf7_I1_O)      0.188     7.189 r  n_ones_reg[0]_i_169/O
                         net (fo=1, routed)           0.000     7.189    n_ones_reg[0]_i_169_n_0
    SLICE_X72Y97         MUXF8 (Prop_muxf8_I0_O)      0.076     7.265 r  n_ones_reg[0]_i_69/O
                         net (fo=1, routed)           0.900     8.165    n_ones_reg[0]_i_69_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I0_O)        0.239     8.404 r  n_ones[0]_i_26/O
                         net (fo=1, routed)           0.000     8.404    n_ones[0]_i_26_n_0
    SLICE_X64Y95         MUXF7 (Prop_muxf7_I1_O)      0.167     8.571 r  n_ones_reg[0]_i_13/O
                         net (fo=1, routed)           1.193     9.764    n_ones_reg[0]_i_13_n_0
    SLICE_X73Y83         LUT6 (Prop_lut6_I0_O)        0.229     9.993 r  n_ones[0]_i_8/O
                         net (fo=2, routed)           0.588    10.581    n_ones[0]_i_8_n_0
    SLICE_X77Y86         LUT5 (Prop_lut5_I1_O)        0.097    10.678 r  n_ones[0]_i_6/O
                         net (fo=1, routed)           0.000    10.678    n_ones[0]_i_6_n_0
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.073 r  n_ones_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    n_ones_reg[0]_i_1_n_0
    SLICE_X77Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.303 r  n_ones_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.303    n_ones_reg[4]_i_1_n_6
    SLICE_X77Y87         FDRE                                         r  n_ones_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.208    13.798    clk_IBUF_BUFG
    SLICE_X77Y87         FDRE                                         r  n_ones_reg[5]/C
                         clock pessimism              0.206    14.004    
                         clock uncertainty           -0.035    13.968    
    SLICE_X77Y87         FDRE (Setup_fdre_C_D)        0.056    14.024    n_ones_reg[5]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_ones_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 3.515ns (49.023%)  route 3.655ns (50.977%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.348     4.083    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.846     5.929 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           0.974     6.904    number[1015]
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.097     7.001 r  n_ones[0]_i_370/O
                         net (fo=1, routed)           0.000     7.001    n_ones[0]_i_370_n_0
    SLICE_X72Y97         MUXF7 (Prop_muxf7_I1_O)      0.188     7.189 r  n_ones_reg[0]_i_169/O
                         net (fo=1, routed)           0.000     7.189    n_ones_reg[0]_i_169_n_0
    SLICE_X72Y97         MUXF8 (Prop_muxf8_I0_O)      0.076     7.265 r  n_ones_reg[0]_i_69/O
                         net (fo=1, routed)           0.900     8.165    n_ones_reg[0]_i_69_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I0_O)        0.239     8.404 r  n_ones[0]_i_26/O
                         net (fo=1, routed)           0.000     8.404    n_ones[0]_i_26_n_0
    SLICE_X64Y95         MUXF7 (Prop_muxf7_I1_O)      0.167     8.571 r  n_ones_reg[0]_i_13/O
                         net (fo=1, routed)           1.193     9.764    n_ones_reg[0]_i_13_n_0
    SLICE_X73Y83         LUT6 (Prop_lut6_I0_O)        0.229     9.993 r  n_ones[0]_i_8/O
                         net (fo=2, routed)           0.588    10.581    n_ones[0]_i_8_n_0
    SLICE_X77Y86         LUT5 (Prop_lut5_I1_O)        0.097    10.678 r  n_ones[0]_i_6/O
                         net (fo=1, routed)           0.000    10.678    n_ones[0]_i_6_n_0
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.073 r  n_ones_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    n_ones_reg[0]_i_1_n_0
    SLICE_X77Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.254 r  n_ones_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.254    n_ones_reg[4]_i_1_n_5
    SLICE_X77Y87         FDRE                                         r  n_ones_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.208    13.798    clk_IBUF_BUFG
    SLICE_X77Y87         FDRE                                         r  n_ones_reg[6]/C
                         clock pessimism              0.206    14.004    
                         clock uncertainty           -0.035    13.968    
    SLICE_X77Y87         FDRE (Setup_fdre_C_D)        0.056    14.024    n_ones_reg[6]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_ones_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.148ns  (logic 3.493ns (48.866%)  route 3.655ns (51.134%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.348     4.083    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.846     5.929 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           0.974     6.904    number[1015]
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.097     7.001 r  n_ones[0]_i_370/O
                         net (fo=1, routed)           0.000     7.001    n_ones[0]_i_370_n_0
    SLICE_X72Y97         MUXF7 (Prop_muxf7_I1_O)      0.188     7.189 r  n_ones_reg[0]_i_169/O
                         net (fo=1, routed)           0.000     7.189    n_ones_reg[0]_i_169_n_0
    SLICE_X72Y97         MUXF8 (Prop_muxf8_I0_O)      0.076     7.265 r  n_ones_reg[0]_i_69/O
                         net (fo=1, routed)           0.900     8.165    n_ones_reg[0]_i_69_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I0_O)        0.239     8.404 r  n_ones[0]_i_26/O
                         net (fo=1, routed)           0.000     8.404    n_ones[0]_i_26_n_0
    SLICE_X64Y95         MUXF7 (Prop_muxf7_I1_O)      0.167     8.571 r  n_ones_reg[0]_i_13/O
                         net (fo=1, routed)           1.193     9.764    n_ones_reg[0]_i_13_n_0
    SLICE_X73Y83         LUT6 (Prop_lut6_I0_O)        0.229     9.993 r  n_ones[0]_i_8/O
                         net (fo=2, routed)           0.588    10.581    n_ones[0]_i_8_n_0
    SLICE_X77Y86         LUT5 (Prop_lut5_I1_O)        0.097    10.678 r  n_ones[0]_i_6/O
                         net (fo=1, routed)           0.000    10.678    n_ones[0]_i_6_n_0
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.073 r  n_ones_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    n_ones_reg[0]_i_1_n_0
    SLICE_X77Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.232 r  n_ones_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.232    n_ones_reg[4]_i_1_n_7
    SLICE_X77Y87         FDRE                                         r  n_ones_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.208    13.798    clk_IBUF_BUFG
    SLICE_X77Y87         FDRE                                         r  n_ones_reg[4]/C
                         clock pessimism              0.206    14.004    
                         clock uncertainty           -0.035    13.968    
    SLICE_X77Y87         FDRE (Setup_fdre_C_D)        0.056    14.024    n_ones_reg[4]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 3.391ns (48.126%)  route 3.655ns (51.874%))
  Logic Levels:           8  (CARRY4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 13.797 - 10.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.348     4.083    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.846     5.929 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           0.974     6.904    number[1015]
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.097     7.001 r  n_ones[0]_i_370/O
                         net (fo=1, routed)           0.000     7.001    n_ones[0]_i_370_n_0
    SLICE_X72Y97         MUXF7 (Prop_muxf7_I1_O)      0.188     7.189 r  n_ones_reg[0]_i_169/O
                         net (fo=1, routed)           0.000     7.189    n_ones_reg[0]_i_169_n_0
    SLICE_X72Y97         MUXF8 (Prop_muxf8_I0_O)      0.076     7.265 r  n_ones_reg[0]_i_69/O
                         net (fo=1, routed)           0.900     8.165    n_ones_reg[0]_i_69_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I0_O)        0.239     8.404 r  n_ones[0]_i_26/O
                         net (fo=1, routed)           0.000     8.404    n_ones[0]_i_26_n_0
    SLICE_X64Y95         MUXF7 (Prop_muxf7_I1_O)      0.167     8.571 r  n_ones_reg[0]_i_13/O
                         net (fo=1, routed)           1.193     9.764    n_ones_reg[0]_i_13_n_0
    SLICE_X73Y83         LUT6 (Prop_lut6_I0_O)        0.229     9.993 r  n_ones[0]_i_8/O
                         net (fo=2, routed)           0.588    10.581    n_ones[0]_i_8_n_0
    SLICE_X77Y86         LUT5 (Prop_lut5_I1_O)        0.097    10.678 r  n_ones[0]_i_6/O
                         net (fo=1, routed)           0.000    10.678    n_ones[0]_i_6_n_0
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    11.130 r  n_ones_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.130    n_ones_reg[0]_i_1_n_4
    SLICE_X77Y86         FDRE                                         r  n_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.207    13.797    clk_IBUF_BUFG
    SLICE_X77Y86         FDRE                                         r  n_ones_reg[3]/C
                         clock pessimism              0.206    14.003    
                         clock uncertainty           -0.035    13.967    
    SLICE_X77Y86         FDRE (Setup_fdre_C_D)        0.056    14.023    n_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 3.346ns (47.792%)  route 3.655ns (52.208%))
  Logic Levels:           8  (CARRY4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 13.797 - 10.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.348     4.083    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.846     5.929 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           0.974     6.904    number[1015]
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.097     7.001 r  n_ones[0]_i_370/O
                         net (fo=1, routed)           0.000     7.001    n_ones[0]_i_370_n_0
    SLICE_X72Y97         MUXF7 (Prop_muxf7_I1_O)      0.188     7.189 r  n_ones_reg[0]_i_169/O
                         net (fo=1, routed)           0.000     7.189    n_ones_reg[0]_i_169_n_0
    SLICE_X72Y97         MUXF8 (Prop_muxf8_I0_O)      0.076     7.265 r  n_ones_reg[0]_i_69/O
                         net (fo=1, routed)           0.900     8.165    n_ones_reg[0]_i_69_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I0_O)        0.239     8.404 r  n_ones[0]_i_26/O
                         net (fo=1, routed)           0.000     8.404    n_ones[0]_i_26_n_0
    SLICE_X64Y95         MUXF7 (Prop_muxf7_I1_O)      0.167     8.571 r  n_ones_reg[0]_i_13/O
                         net (fo=1, routed)           1.193     9.764    n_ones_reg[0]_i_13_n_0
    SLICE_X73Y83         LUT6 (Prop_lut6_I0_O)        0.229     9.993 r  n_ones[0]_i_8/O
                         net (fo=2, routed)           0.588    10.581    n_ones[0]_i_8_n_0
    SLICE_X77Y86         LUT5 (Prop_lut5_I1_O)        0.097    10.678 r  n_ones[0]_i_6/O
                         net (fo=1, routed)           0.000    10.678    n_ones[0]_i_6_n_0
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407    11.085 r  n_ones_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.085    n_ones_reg[0]_i_1_n_5
    SLICE_X77Y86         FDRE                                         r  n_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.207    13.797    clk_IBUF_BUFG
    SLICE_X77Y86         FDRE                                         r  n_ones_reg[2]/C
                         clock pessimism              0.206    14.003    
                         clock uncertainty           -0.035    13.967    
    SLICE_X77Y86         FDRE (Setup_fdre_C_D)        0.056    14.023    n_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 3.242ns (47.005%)  route 3.655ns (52.995%))
  Logic Levels:           8  (CARRY4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 13.797 - 10.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.348     4.083    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.846     5.929 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           0.974     6.904    number[1015]
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.097     7.001 r  n_ones[0]_i_370/O
                         net (fo=1, routed)           0.000     7.001    n_ones[0]_i_370_n_0
    SLICE_X72Y97         MUXF7 (Prop_muxf7_I1_O)      0.188     7.189 r  n_ones_reg[0]_i_169/O
                         net (fo=1, routed)           0.000     7.189    n_ones_reg[0]_i_169_n_0
    SLICE_X72Y97         MUXF8 (Prop_muxf8_I0_O)      0.076     7.265 r  n_ones_reg[0]_i_69/O
                         net (fo=1, routed)           0.900     8.165    n_ones_reg[0]_i_69_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I0_O)        0.239     8.404 r  n_ones[0]_i_26/O
                         net (fo=1, routed)           0.000     8.404    n_ones[0]_i_26_n_0
    SLICE_X64Y95         MUXF7 (Prop_muxf7_I1_O)      0.167     8.571 r  n_ones_reg[0]_i_13/O
                         net (fo=1, routed)           1.193     9.764    n_ones_reg[0]_i_13_n_0
    SLICE_X73Y83         LUT6 (Prop_lut6_I0_O)        0.229     9.993 r  n_ones[0]_i_8/O
                         net (fo=2, routed)           0.588    10.581    n_ones[0]_i_8_n_0
    SLICE_X77Y86         LUT5 (Prop_lut5_I1_O)        0.097    10.678 r  n_ones[0]_i_6/O
                         net (fo=1, routed)           0.000    10.678    n_ones[0]_i_6_n_0
    SLICE_X77Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    10.981 r  n_ones_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.981    n_ones_reg[0]_i_1_n_6
    SLICE_X77Y86         FDRE                                         r  n_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.207    13.797    clk_IBUF_BUFG
    SLICE_X77Y86         FDRE                                         r  n_ones_reg[1]/C
                         clock pessimism              0.206    14.003    
                         clock uncertainty           -0.035    13.967    
    SLICE_X77Y86         FDRE (Setup_fdre_C_D)        0.056    14.023    n_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  3.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 n_ones_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.165%)  route 0.115ns (44.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.595     1.428    clk_IBUF_BUFG
    SLICE_X77Y88         FDRE                                         r  n_ones_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  n_ones_reg[8]/Q
                         net (fo=2, routed)           0.115     1.684    n_ones_reg[8]
    SLICE_X76Y88         FDRE                                         r  res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.868     1.937    clk_IBUF_BUFG
    SLICE_X76Y88         FDRE                                         r  res_reg[8]/C
                         clock pessimism             -0.495     1.441    
    SLICE_X76Y88         FDRE (Hold_fdre_C_D)         0.063     1.504    res_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 n_ones_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.594     1.427    clk_IBUF_BUFG
    SLICE_X77Y87         FDRE                                         r  n_ones_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  n_ones_reg[5]/Q
                         net (fo=2, routed)           0.112     1.681    n_ones_reg[5]
    SLICE_X76Y87         FDRE                                         r  res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.866     1.935    clk_IBUF_BUFG
    SLICE_X76Y87         FDRE                                         r  res_reg[5]/C
                         clock pessimism             -0.494     1.440    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.059     1.499    res_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 n_ones_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.297%)  route 0.124ns (46.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.594     1.427    clk_IBUF_BUFG
    SLICE_X77Y87         FDRE                                         r  n_ones_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  n_ones_reg[7]/Q
                         net (fo=2, routed)           0.124     1.692    n_ones_reg[7]
    SLICE_X76Y87         FDRE                                         r  res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.866     1.935    clk_IBUF_BUFG
    SLICE_X76Y87         FDRE                                         r  res_reg[7]/C
                         clock pessimism             -0.494     1.440    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.063     1.503    res_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.589%)  route 0.224ns (61.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.605     1.438    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X82Y58         FDCE                                         r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.224     1.804    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_sig_1
    RAMB18_X3Y22         RAMB18E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.909     1.978    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y22         RAMB18E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.469     1.508    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.604    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_10_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.414%)  route 0.208ns (59.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.592     1.425    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    SLICE_X72Y87         FDCE                                         r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_10_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_10_cooolDelFlop/Q
                         net (fo=2, routed)           0.208     1.774    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_4
    RAMB36_X2Y17         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.901     1.970    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491     1.478    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.574    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_31_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.414%)  route 0.208ns (59.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.592     1.425    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    SLICE_X72Y62         FDCE                                         r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_31_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y62         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_31_cooolDelFlop/Q
                         net (fo=2, routed)           0.208     1.774    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_11
    RAMB36_X2Y12         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.901     1.970    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.491     1.478    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.574    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_16_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.414%)  route 0.208ns (59.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.596     1.429    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    SLICE_X72Y97         FDCE                                         r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_16_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDCE (Prop_fdce_C_Q)         0.141     1.570 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_16_cooolDelFlop/Q
                         net (fo=2, routed)           0.208     1.778    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_6
    RAMB36_X2Y19         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.904     1.973    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491     1.481    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.577    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_19_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.414%)  route 0.208ns (59.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.596     1.429    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    SLICE_X72Y52         FDCE                                         r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_19_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.141     1.570 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_19_cooolDelFlop/Q
                         net (fo=2, routed)           0.208     1.778    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_7
    RAMB36_X2Y10         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.904     1.973    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.491     1.481    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.577    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_16_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.414%)  route 0.208ns (59.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.596     1.429    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    SLICE_X72Y97         FDCE                                         r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_16_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDCE (Prop_fdce_C_Q)         0.141     1.570 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_16_cooolDelFlop/Q
                         net (fo=2, routed)           0.208     1.778    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_6
    RAMB36_X2Y19         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.903     1.972    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.491     1.480    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.576    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_19_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.414%)  route 0.208ns (59.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.596     1.429    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    SLICE_X72Y52         FDCE                                         r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_19_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.141     1.570 r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_19_cooolDelFlop/Q
                         net (fo=2, routed)           0.208     1.778    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_7
    RAMB36_X2Y10         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.903     1.972    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491     1.480    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.576    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y17  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y17  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X2Y17  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X2Y17  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y19  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y19  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X2Y19  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X2Y19  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X2Y10  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X2Y10  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y62  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_28_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85  disp/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85  disp/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85  disp/div_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85  disp/div_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y86  disp/div_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y86  disp/div_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y86  disp/div_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y86  disp/div_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y88  index_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y77  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y72  lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_37_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y87  disp/div_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y87  disp/div_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y88  disp/div_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y88  disp/div_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y88  disp/div_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y88  disp/div_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y86  disp/div_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y86  disp/div_reg[5]/C



