#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x122e49ef0 .scope module, "TestBench" "TestBench" 2 1;
 .timescale 0 0;
v0x122e60960_0 .var "clk", 0 0;
v0x122e609f0_0 .var "reset", 0 0;
S_0x122e433b0 .scope module, "dut" "TopModule" 2 6, 3 1 0, S_0x122e49ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x122e1e930 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
L_0x122e60a90 .functor AND 1, v0x122e5ada0_0, L_0x122e62270, C4<1>, C4<1>;
L_0x122e61660 .functor BUFZ 1, v0x122e5b1d0_0, C4<0>, C4<0>, C4<0>;
L_0x122e616d0 .functor BUFZ 5, L_0x122e61060, C4<00000>, C4<00000>, C4<00000>;
L_0x122e61780 .functor BUFZ 5, L_0x122e61130, C4<00000>, C4<00000>, C4<00000>;
L_0x122e629f0 .functor BUFZ 32, v0x122e5db60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x122e5e2b0_0 .net "ALUSrc", 0 0, v0x122e5ad00_0;  1 drivers
v0x122e5e370_0 .net "Branch", 0 0, v0x122e5ada0_0;  1 drivers
v0x122e5e400_0 .net "Jal", 0 0, v0x122e5ae40_0;  1 drivers
v0x122e5e4b0_0 .net "Jump", 0 0, v0x122e5aed0_0;  1 drivers
v0x122e5e560_0 .net "MemRead", 0 0, v0x122e5af60_0;  1 drivers
v0x122e5e670_0 .net "MemToReg", 0 0, v0x122e5aff0_0;  1 drivers
v0x122e5e700_0 .net "MemWrite", 0 0, v0x122e5b090_0;  1 drivers
v0x122e5e7d0_0 .net "RegDst", 0 0, v0x122e5b130_0;  1 drivers
v0x122e5e860_0 .net "RegWrite", 0 0, v0x122e5b1d0_0;  1 drivers
v0x122e5e970_0 .net *"_ivl_1", 0 0, L_0x122e60a90;  1 drivers
L_0x128088010 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x122e5ea00_0 .net/2u *"_ivl_2", 4 0, L_0x128088010;  1 drivers
L_0x1280880a0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x122e5ea90_0 .net/2u *"_ivl_32", 4 0, L_0x1280880a0;  1 drivers
v0x122e5eb20_0 .net *"_ivl_34", 4 0, L_0x122e61870;  1 drivers
v0x122e5ebb0_0 .net *"_ivl_39", 0 0, L_0x122e61b50;  1 drivers
v0x122e5ec40_0 .net *"_ivl_4", 4 0, L_0x122e60bc0;  1 drivers
v0x122e5ecd0_0 .net *"_ivl_40", 15 0, L_0x122e61ca0;  1 drivers
v0x122e5ed70_0 .net *"_ivl_42", 31 0, L_0x122e61e50;  1 drivers
v0x122e5ef20_0 .net *"_ivl_48", 31 0, L_0x122e62500;  1 drivers
L_0x128088130 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122e5efd0_0 .net *"_ivl_51", 26 0, L_0x128088130;  1 drivers
L_0x128088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x122e5f080_0 .net/2u *"_ivl_52", 31 0, L_0x128088178;  1 drivers
v0x122e5f130_0 .net *"_ivl_54", 31 0, L_0x122e625a0;  1 drivers
v0x122e5f1e0_0 .net *"_ivl_56", 31 0, L_0x122e62780;  1 drivers
v0x122e5f290_0 .net *"_ivl_6", 4 0, L_0x122e60cc0;  1 drivers
L_0x1280881c0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x122e5f340_0 .net/2u *"_ivl_64", 4 0, L_0x1280881c0;  1 drivers
v0x122e5f3f0_0 .net *"_ivl_66", 4 0, L_0x122e62bc0;  1 drivers
v0x122e5f4a0_0 .net/s "branch_offset", 4 0, L_0x122e62aa0;  1 drivers
v0x122e5f550_0 .net "branch_target", 4 0, L_0x122e62d80;  1 drivers
v0x122e5f600_0 .net "clk", 0 0, v0x122e60960_0;  1 drivers
v0x122e5f690_0 .net "currentAddress", 4 0, v0x122e5d170_0;  1 drivers
v0x122e5f730_0 .net "funct", 5 0, L_0x122e612f0;  1 drivers
v0x122e5f7d0_0 .net "immediate", 15 0, L_0x122e614c0;  1 drivers
v0x122e5f870_0 .net "instruction", 31 0, v0x122e5cbf0_0;  1 drivers
v0x122e5f930_0 .net "jump_target", 4 0, L_0x122e62e20;  1 drivers
v0x122e5ee10_0 .net "memoryAddress", 4 0, L_0x122e62390;  1 drivers
v0x122e5fbc0_0 .net "nextAddress", 4 0, L_0x122e60de0;  1 drivers
v0x122e5fc50_0 .net "opcode", 5 0, L_0x122e60f80;  1 drivers
v0x122e5fd20_0 .net "rd", 4 0, L_0x122e61250;  1 drivers
v0x122e5fdc0_0 .net/s "readAddressFirst", 4 0, L_0x122e616d0;  1 drivers
v0x122e5fe60_0 .net/s "readAddressSecond", 4 0, L_0x122e61780;  1 drivers
L_0x128088058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x122e5ff10_0 .net "readInstruction", 0 0, L_0x128088058;  1 drivers
v0x122e5ffc0_0 .net/s "readValue", 31 0, v0x122e5bfe0_0;  1 drivers
v0x122e60070_0 .net/s "readValueFirst", 31 0, v0x122e5dad0_0;  1 drivers
v0x122e60140_0 .net/s "readValueSecond", 31 0, v0x122e5db60_0;  1 drivers
v0x122e601d0_0 .net "reset", 0 0, v0x122e609f0_0;  1 drivers
v0x122e602a0_0 .net/s "result", 31 0, v0x122e5a5d0_0;  1 drivers
v0x122e60330_0 .net "rs", 4 0, L_0x122e61060;  1 drivers
v0x122e603d0_0 .net "rt", 4 0, L_0x122e61130;  1 drivers
v0x122e60480_0 .net/s "secondOperand", 31 0, L_0x122e62150;  1 drivers
v0x122e60540_0 .net "shamt", 4 0, L_0x122e613d0;  1 drivers
v0x122e605e0_0 .net/s "writeData", 31 0, L_0x122e628a0;  1 drivers
v0x122e606a0_0 .net "writeEnable", 0 0, L_0x122e61660;  1 drivers
v0x122e60750_0 .net/s "writeRegister", 4 0, L_0x122e619b0;  1 drivers
v0x122e60800_0 .net/s "writeValue", 31 0, L_0x122e629f0;  1 drivers
v0x122e608b0_0 .net "zeroFlag", 0 0, L_0x122e62270;  1 drivers
L_0x122e60bc0 .arith/sum 5, v0x122e5d170_0, L_0x128088010;
L_0x122e60cc0 .functor MUXZ 5, L_0x122e60bc0, L_0x122e62d80, L_0x122e60a90, C4<>;
L_0x122e60de0 .functor MUXZ 5, L_0x122e60cc0, L_0x122e62e20, v0x122e5aed0_0, C4<>;
L_0x122e60f80 .part v0x122e5cbf0_0, 26, 6;
L_0x122e61060 .part v0x122e5cbf0_0, 21, 5;
L_0x122e61130 .part v0x122e5cbf0_0, 16, 5;
L_0x122e61250 .part v0x122e5cbf0_0, 11, 5;
L_0x122e612f0 .part v0x122e5cbf0_0, 0, 6;
L_0x122e613d0 .part v0x122e5cbf0_0, 6, 5;
L_0x122e614c0 .part v0x122e5cbf0_0, 0, 16;
L_0x122e61870 .functor MUXZ 5, L_0x122e61130, L_0x122e61250, v0x122e5b130_0, C4<>;
L_0x122e619b0 .functor MUXZ 5, L_0x122e61870, L_0x1280880a0, v0x122e5ae40_0, C4<>;
L_0x122e61b50 .part L_0x122e614c0, 15, 1;
LS_0x122e61ca0_0_0 .concat [ 1 1 1 1], L_0x122e61b50, L_0x122e61b50, L_0x122e61b50, L_0x122e61b50;
LS_0x122e61ca0_0_4 .concat [ 1 1 1 1], L_0x122e61b50, L_0x122e61b50, L_0x122e61b50, L_0x122e61b50;
LS_0x122e61ca0_0_8 .concat [ 1 1 1 1], L_0x122e61b50, L_0x122e61b50, L_0x122e61b50, L_0x122e61b50;
LS_0x122e61ca0_0_12 .concat [ 1 1 1 1], L_0x122e61b50, L_0x122e61b50, L_0x122e61b50, L_0x122e61b50;
L_0x122e61ca0 .concat [ 4 4 4 4], LS_0x122e61ca0_0_0, LS_0x122e61ca0_0_4, LS_0x122e61ca0_0_8, LS_0x122e61ca0_0_12;
L_0x122e61e50 .concat [ 16 16 0 0], L_0x122e614c0, L_0x122e61ca0;
L_0x122e62150 .functor MUXZ 32, v0x122e5db60_0, L_0x122e61e50, v0x122e5ad00_0, C4<>;
L_0x122e62390 .part v0x122e5a5d0_0, 0, 5;
L_0x122e62500 .concat [ 5 27 0 0], v0x122e5d170_0, L_0x128088130;
L_0x122e625a0 .arith/sum 32, L_0x122e62500, L_0x128088178;
L_0x122e62780 .functor MUXZ 32, v0x122e5a5d0_0, v0x122e5bfe0_0, v0x122e5aff0_0, C4<>;
L_0x122e628a0 .functor MUXZ 32, L_0x122e62780, L_0x122e625a0, v0x122e5ae40_0, C4<>;
L_0x122e62aa0 .part L_0x122e614c0, 0, 5;
L_0x122e62bc0 .arith/sum 5, v0x122e5d170_0, L_0x1280881c0;
L_0x122e62d80 .arith/sum 5, L_0x122e62bc0, L_0x122e62aa0;
L_0x122e62e20 .part v0x122e5cbf0_0, 0, 5;
S_0x122e24130 .scope module, "alu_instance" "AluControl" 3 97, 4 1 0, S_0x122e433b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "firstOperand";
    .port_info 2 /INPUT 32 "secondOperand";
    .port_info 3 /INPUT 6 "funct";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zeroFlag";
P_0x122e283e0 .param/l "REGSIZE" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x122e28420 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x1280880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122e08dc0_0 .net/2s *"_ivl_0", 31 0, L_0x1280880e8;  1 drivers
v0x122e5a410_0 .net/s "firstOperand", 31 0, v0x122e5dad0_0;  alias, 1 drivers
v0x122e5a4b0_0 .net "funct", 5 0, L_0x122e612f0;  alias, 1 drivers
v0x122e5a540_0 .net "opcode", 5 0, L_0x122e60f80;  alias, 1 drivers
v0x122e5a5d0_0 .var/s "result", 31 0;
v0x122e5a6a0_0 .net/s "secondOperand", 31 0, L_0x122e62150;  alias, 1 drivers
v0x122e5a750_0 .net "zeroFlag", 0 0, L_0x122e62270;  alias, 1 drivers
E_0x122e26400 .event anyedge, v0x122e5a540_0, v0x122e5a4b0_0, v0x122e5a410_0, v0x122e5a6a0_0;
L_0x122e62270 .cmp/eq 32, v0x122e5a5d0_0, L_0x1280880e8;
S_0x122e5a880 .scope module, "control_instance" "Control" 3 46, 5 1 0, S_0x122e433b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "MemToReg";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "MemRead";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "Branch";
    .port_info 10 /OUTPUT 1 "Jump";
    .port_info 11 /OUTPUT 1 "Jal";
P_0x122e5aa40 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x122e5ad00_0 .var "ALUSrc", 0 0;
v0x122e5ada0_0 .var "Branch", 0 0;
v0x122e5ae40_0 .var "Jal", 0 0;
v0x122e5aed0_0 .var "Jump", 0 0;
v0x122e5af60_0 .var "MemRead", 0 0;
v0x122e5aff0_0 .var "MemToReg", 0 0;
v0x122e5b090_0 .var "MemWrite", 0 0;
v0x122e5b130_0 .var "RegDst", 0 0;
v0x122e5b1d0_0 .var "RegWrite", 0 0;
v0x122e5b2e0_0 .net "clk", 0 0, v0x122e60960_0;  alias, 1 drivers
v0x122e5b370_0 .net "opcode", 5 0, L_0x122e60f80;  alias, 1 drivers
v0x122e5b430_0 .net "reset", 0 0, v0x122e609f0_0;  alias, 1 drivers
E_0x122e5acc0 .event anyedge, v0x122e5b430_0, v0x122e5a540_0;
S_0x122e5b5a0 .scope module, "dm_instance" "DataMemory" 3 121, 6 1 0, S_0x122e433b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 5 "memoryAddress";
    .port_info 4 /INPUT 32 "writeValue";
    .port_info 5 /OUTPUT 32 "readValue";
P_0x122e5ab40 .param/l "REGSIZE" 0 6 2, +C4<00000000000000000000000000100000>;
v0x122e5baa0_0 .net "clk", 0 0, v0x122e60960_0;  alias, 1 drivers
v0x122e5bb60 .array "memory", 31 0, 31 0;
v0x122e5be70_0 .net "memoryAddress", 4 0, L_0x122e62390;  alias, 1 drivers
v0x122e5bf30_0 .net "read", 0 0, v0x122e5af60_0;  alias, 1 drivers
v0x122e5bfe0_0 .var "readValue", 31 0;
v0x122e5c0c0_0 .net "write", 0 0, v0x122e5b090_0;  alias, 1 drivers
v0x122e5c150_0 .net "writeValue", 31 0, L_0x122e629f0;  alias, 1 drivers
E_0x122e5b900 .event posedge, v0x122e5b2e0_0;
v0x122e5bb60_0 .array/port v0x122e5bb60, 0;
v0x122e5bb60_1 .array/port v0x122e5bb60, 1;
E_0x122e5b950/0 .event anyedge, v0x122e5af60_0, v0x122e5be70_0, v0x122e5bb60_0, v0x122e5bb60_1;
v0x122e5bb60_2 .array/port v0x122e5bb60, 2;
v0x122e5bb60_3 .array/port v0x122e5bb60, 3;
v0x122e5bb60_4 .array/port v0x122e5bb60, 4;
v0x122e5bb60_5 .array/port v0x122e5bb60, 5;
E_0x122e5b950/1 .event anyedge, v0x122e5bb60_2, v0x122e5bb60_3, v0x122e5bb60_4, v0x122e5bb60_5;
v0x122e5bb60_6 .array/port v0x122e5bb60, 6;
v0x122e5bb60_7 .array/port v0x122e5bb60, 7;
v0x122e5bb60_8 .array/port v0x122e5bb60, 8;
v0x122e5bb60_9 .array/port v0x122e5bb60, 9;
E_0x122e5b950/2 .event anyedge, v0x122e5bb60_6, v0x122e5bb60_7, v0x122e5bb60_8, v0x122e5bb60_9;
v0x122e5bb60_10 .array/port v0x122e5bb60, 10;
v0x122e5bb60_11 .array/port v0x122e5bb60, 11;
v0x122e5bb60_12 .array/port v0x122e5bb60, 12;
v0x122e5bb60_13 .array/port v0x122e5bb60, 13;
E_0x122e5b950/3 .event anyedge, v0x122e5bb60_10, v0x122e5bb60_11, v0x122e5bb60_12, v0x122e5bb60_13;
v0x122e5bb60_14 .array/port v0x122e5bb60, 14;
v0x122e5bb60_15 .array/port v0x122e5bb60, 15;
v0x122e5bb60_16 .array/port v0x122e5bb60, 16;
v0x122e5bb60_17 .array/port v0x122e5bb60, 17;
E_0x122e5b950/4 .event anyedge, v0x122e5bb60_14, v0x122e5bb60_15, v0x122e5bb60_16, v0x122e5bb60_17;
v0x122e5bb60_18 .array/port v0x122e5bb60, 18;
v0x122e5bb60_19 .array/port v0x122e5bb60, 19;
v0x122e5bb60_20 .array/port v0x122e5bb60, 20;
v0x122e5bb60_21 .array/port v0x122e5bb60, 21;
E_0x122e5b950/5 .event anyedge, v0x122e5bb60_18, v0x122e5bb60_19, v0x122e5bb60_20, v0x122e5bb60_21;
v0x122e5bb60_22 .array/port v0x122e5bb60, 22;
v0x122e5bb60_23 .array/port v0x122e5bb60, 23;
v0x122e5bb60_24 .array/port v0x122e5bb60, 24;
v0x122e5bb60_25 .array/port v0x122e5bb60, 25;
E_0x122e5b950/6 .event anyedge, v0x122e5bb60_22, v0x122e5bb60_23, v0x122e5bb60_24, v0x122e5bb60_25;
v0x122e5bb60_26 .array/port v0x122e5bb60, 26;
v0x122e5bb60_27 .array/port v0x122e5bb60, 27;
v0x122e5bb60_28 .array/port v0x122e5bb60, 28;
v0x122e5bb60_29 .array/port v0x122e5bb60, 29;
E_0x122e5b950/7 .event anyedge, v0x122e5bb60_26, v0x122e5bb60_27, v0x122e5bb60_28, v0x122e5bb60_29;
v0x122e5bb60_30 .array/port v0x122e5bb60, 30;
v0x122e5bb60_31 .array/port v0x122e5bb60, 31;
E_0x122e5b950/8 .event anyedge, v0x122e5bb60_30, v0x122e5bb60_31;
E_0x122e5b950 .event/or E_0x122e5b950/0, E_0x122e5b950/1, E_0x122e5b950/2, E_0x122e5b950/3, E_0x122e5b950/4, E_0x122e5b950/5, E_0x122e5b950/6, E_0x122e5b950/7, E_0x122e5b950/8;
S_0x122e5c280 .scope module, "mem_instance" "InstructionMemory" 3 24, 7 1 0, S_0x122e433b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "currentAddress";
    .port_info 1 /INPUT 1 "readInstruction";
    .port_info 2 /OUTPUT 32 "instruction";
P_0x122e5c440 .param/l "InstructionCount" 0 7 3, +C4<00000000000000000000000000100000>;
P_0x122e5c480 .param/l "WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x122e5c7a0 .array "InstructionMemory", 31 0, 31 0;
v0x122e5cb50_0 .net "currentAddress", 4 0, v0x122e5d170_0;  alias, 1 drivers
v0x122e5cbf0_0 .var "instruction", 31 0;
v0x122e5cc80_0 .net "readInstruction", 0 0, L_0x128088058;  alias, 1 drivers
v0x122e5c7a0_0 .array/port v0x122e5c7a0, 0;
v0x122e5c7a0_1 .array/port v0x122e5c7a0, 1;
E_0x122e5c650/0 .event anyedge, v0x122e5cc80_0, v0x122e5cb50_0, v0x122e5c7a0_0, v0x122e5c7a0_1;
v0x122e5c7a0_2 .array/port v0x122e5c7a0, 2;
v0x122e5c7a0_3 .array/port v0x122e5c7a0, 3;
v0x122e5c7a0_4 .array/port v0x122e5c7a0, 4;
v0x122e5c7a0_5 .array/port v0x122e5c7a0, 5;
E_0x122e5c650/1 .event anyedge, v0x122e5c7a0_2, v0x122e5c7a0_3, v0x122e5c7a0_4, v0x122e5c7a0_5;
v0x122e5c7a0_6 .array/port v0x122e5c7a0, 6;
v0x122e5c7a0_7 .array/port v0x122e5c7a0, 7;
v0x122e5c7a0_8 .array/port v0x122e5c7a0, 8;
v0x122e5c7a0_9 .array/port v0x122e5c7a0, 9;
E_0x122e5c650/2 .event anyedge, v0x122e5c7a0_6, v0x122e5c7a0_7, v0x122e5c7a0_8, v0x122e5c7a0_9;
v0x122e5c7a0_10 .array/port v0x122e5c7a0, 10;
v0x122e5c7a0_11 .array/port v0x122e5c7a0, 11;
v0x122e5c7a0_12 .array/port v0x122e5c7a0, 12;
v0x122e5c7a0_13 .array/port v0x122e5c7a0, 13;
E_0x122e5c650/3 .event anyedge, v0x122e5c7a0_10, v0x122e5c7a0_11, v0x122e5c7a0_12, v0x122e5c7a0_13;
v0x122e5c7a0_14 .array/port v0x122e5c7a0, 14;
v0x122e5c7a0_15 .array/port v0x122e5c7a0, 15;
v0x122e5c7a0_16 .array/port v0x122e5c7a0, 16;
v0x122e5c7a0_17 .array/port v0x122e5c7a0, 17;
E_0x122e5c650/4 .event anyedge, v0x122e5c7a0_14, v0x122e5c7a0_15, v0x122e5c7a0_16, v0x122e5c7a0_17;
v0x122e5c7a0_18 .array/port v0x122e5c7a0, 18;
v0x122e5c7a0_19 .array/port v0x122e5c7a0, 19;
v0x122e5c7a0_20 .array/port v0x122e5c7a0, 20;
v0x122e5c7a0_21 .array/port v0x122e5c7a0, 21;
E_0x122e5c650/5 .event anyedge, v0x122e5c7a0_18, v0x122e5c7a0_19, v0x122e5c7a0_20, v0x122e5c7a0_21;
v0x122e5c7a0_22 .array/port v0x122e5c7a0, 22;
v0x122e5c7a0_23 .array/port v0x122e5c7a0, 23;
v0x122e5c7a0_24 .array/port v0x122e5c7a0, 24;
v0x122e5c7a0_25 .array/port v0x122e5c7a0, 25;
E_0x122e5c650/6 .event anyedge, v0x122e5c7a0_22, v0x122e5c7a0_23, v0x122e5c7a0_24, v0x122e5c7a0_25;
v0x122e5c7a0_26 .array/port v0x122e5c7a0, 26;
v0x122e5c7a0_27 .array/port v0x122e5c7a0, 27;
v0x122e5c7a0_28 .array/port v0x122e5c7a0, 28;
v0x122e5c7a0_29 .array/port v0x122e5c7a0, 29;
E_0x122e5c650/7 .event anyedge, v0x122e5c7a0_26, v0x122e5c7a0_27, v0x122e5c7a0_28, v0x122e5c7a0_29;
v0x122e5c7a0_30 .array/port v0x122e5c7a0, 30;
v0x122e5c7a0_31 .array/port v0x122e5c7a0, 31;
E_0x122e5c650/8 .event anyedge, v0x122e5c7a0_30, v0x122e5c7a0_31;
E_0x122e5c650 .event/or E_0x122e5c650/0, E_0x122e5c650/1, E_0x122e5c650/2, E_0x122e5c650/3, E_0x122e5c650/4, E_0x122e5c650/5, E_0x122e5c650/6, E_0x122e5c650/7, E_0x122e5c650/8;
S_0x122e5cd30 .scope module, "pc_instance" "ProgramCounter" 3 11, 8 1 0, S_0x122e433b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "nextAddress";
    .port_info 3 /OUTPUT 5 "currentAddress";
P_0x122e5cf30 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000000101>;
v0x122e5d090_0 .net "clk", 0 0, v0x122e60960_0;  alias, 1 drivers
v0x122e5d170_0 .var "currentAddress", 4 0;
v0x122e5d200_0 .net "nextAddress", 4 0, L_0x122e60de0;  alias, 1 drivers
v0x122e5d290_0 .net "reset", 0 0, v0x122e609f0_0;  alias, 1 drivers
S_0x122e5d340 .scope module, "reg_instance" "RegisterFile" 3 74, 9 1 0, S_0x122e433b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEnable";
    .port_info 2 /INPUT 32 "writeValue";
    .port_info 3 /INPUT 5 "writeAddress";
    .port_info 4 /INPUT 5 "readAddressFirst";
    .port_info 5 /INPUT 5 "readAddressSecond";
    .port_info 6 /OUTPUT 32 "readValueFirst";
    .port_info 7 /OUTPUT 32 "readValueSecond";
P_0x122e5d500 .param/l "REGSIZE" 0 9 3, +C4<00000000000000000000000000000101>;
P_0x122e5d540 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
v0x122e5d900_0 .net "clk", 0 0, v0x122e60960_0;  alias, 1 drivers
v0x122e5d9a0_0 .net "readAddressFirst", 4 0, L_0x122e616d0;  alias, 1 drivers
v0x122e5da40_0 .net "readAddressSecond", 4 0, L_0x122e61780;  alias, 1 drivers
v0x122e5dad0_0 .var "readValueFirst", 31 0;
v0x122e5db60_0 .var "readValueSecond", 31 0;
v0x122e5dc30 .array "registerFile", 31 0, 31 0;
v0x122e5dfd0_0 .net "writeAddress", 4 0, L_0x122e619b0;  alias, 1 drivers
v0x122e5e080_0 .net "writeEnable", 0 0, L_0x122e61660;  alias, 1 drivers
v0x122e5e120_0 .net "writeValue", 31 0, L_0x122e628a0;  alias, 1 drivers
v0x122e5dc30_0 .array/port v0x122e5dc30, 0;
v0x122e5dc30_1 .array/port v0x122e5dc30, 1;
v0x122e5dc30_2 .array/port v0x122e5dc30, 2;
E_0x122e5d7a0/0 .event anyedge, v0x122e5d9a0_0, v0x122e5dc30_0, v0x122e5dc30_1, v0x122e5dc30_2;
v0x122e5dc30_3 .array/port v0x122e5dc30, 3;
v0x122e5dc30_4 .array/port v0x122e5dc30, 4;
v0x122e5dc30_5 .array/port v0x122e5dc30, 5;
v0x122e5dc30_6 .array/port v0x122e5dc30, 6;
E_0x122e5d7a0/1 .event anyedge, v0x122e5dc30_3, v0x122e5dc30_4, v0x122e5dc30_5, v0x122e5dc30_6;
v0x122e5dc30_7 .array/port v0x122e5dc30, 7;
v0x122e5dc30_8 .array/port v0x122e5dc30, 8;
v0x122e5dc30_9 .array/port v0x122e5dc30, 9;
v0x122e5dc30_10 .array/port v0x122e5dc30, 10;
E_0x122e5d7a0/2 .event anyedge, v0x122e5dc30_7, v0x122e5dc30_8, v0x122e5dc30_9, v0x122e5dc30_10;
v0x122e5dc30_11 .array/port v0x122e5dc30, 11;
v0x122e5dc30_12 .array/port v0x122e5dc30, 12;
v0x122e5dc30_13 .array/port v0x122e5dc30, 13;
v0x122e5dc30_14 .array/port v0x122e5dc30, 14;
E_0x122e5d7a0/3 .event anyedge, v0x122e5dc30_11, v0x122e5dc30_12, v0x122e5dc30_13, v0x122e5dc30_14;
v0x122e5dc30_15 .array/port v0x122e5dc30, 15;
v0x122e5dc30_16 .array/port v0x122e5dc30, 16;
v0x122e5dc30_17 .array/port v0x122e5dc30, 17;
v0x122e5dc30_18 .array/port v0x122e5dc30, 18;
E_0x122e5d7a0/4 .event anyedge, v0x122e5dc30_15, v0x122e5dc30_16, v0x122e5dc30_17, v0x122e5dc30_18;
v0x122e5dc30_19 .array/port v0x122e5dc30, 19;
v0x122e5dc30_20 .array/port v0x122e5dc30, 20;
v0x122e5dc30_21 .array/port v0x122e5dc30, 21;
v0x122e5dc30_22 .array/port v0x122e5dc30, 22;
E_0x122e5d7a0/5 .event anyedge, v0x122e5dc30_19, v0x122e5dc30_20, v0x122e5dc30_21, v0x122e5dc30_22;
v0x122e5dc30_23 .array/port v0x122e5dc30, 23;
v0x122e5dc30_24 .array/port v0x122e5dc30, 24;
v0x122e5dc30_25 .array/port v0x122e5dc30, 25;
v0x122e5dc30_26 .array/port v0x122e5dc30, 26;
E_0x122e5d7a0/6 .event anyedge, v0x122e5dc30_23, v0x122e5dc30_24, v0x122e5dc30_25, v0x122e5dc30_26;
v0x122e5dc30_27 .array/port v0x122e5dc30, 27;
v0x122e5dc30_28 .array/port v0x122e5dc30, 28;
v0x122e5dc30_29 .array/port v0x122e5dc30, 29;
v0x122e5dc30_30 .array/port v0x122e5dc30, 30;
E_0x122e5d7a0/7 .event anyedge, v0x122e5dc30_27, v0x122e5dc30_28, v0x122e5dc30_29, v0x122e5dc30_30;
v0x122e5dc30_31 .array/port v0x122e5dc30, 31;
E_0x122e5d7a0/8 .event anyedge, v0x122e5dc30_31, v0x122e5da40_0;
E_0x122e5d7a0 .event/or E_0x122e5d7a0/0, E_0x122e5d7a0/1, E_0x122e5d7a0/2, E_0x122e5d7a0/3, E_0x122e5d7a0/4, E_0x122e5d7a0/5, E_0x122e5d7a0/6, E_0x122e5d7a0/7, E_0x122e5d7a0/8;
    .scope S_0x122e5cd30;
T_0 ;
    %wait E_0x122e5b900;
    %load/vec4 v0x122e5d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x122e5d170_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 8 13 "$display", "Program Counter: %b", v0x122e5d170_0 {0 0 0};
    %load/vec4 v0x122e5d200_0;
    %assign/vec4 v0x122e5d170_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x122e5c280;
T_1 ;
    %wait E_0x122e5c650;
    %load/vec4 v0x122e5cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x122e5cb50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x122e5c7a0, 4;
    %assign/vec4 v0x122e5cbf0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x122e5a880;
T_2 ;
    %wait E_0x122e5acc0;
    %load/vec4 v0x122e5b430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5aff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ada0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ae40_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x122e5b370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5aff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ada0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ae40_0, 0, 1;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122e5b130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5aff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122e5b1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ada0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ae40_0, 0, 1;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122e5ad00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122e5aff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122e5b1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122e5af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ada0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ae40_0, 0, 1;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122e5ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5aff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5af60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122e5b090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ada0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ae40_0, 0, 1;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5aff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122e5ada0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ae40_0, 0, 1;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5aff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ada0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122e5aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ae40_0, 0, 1;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5aff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122e5b1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5b090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e5ada0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122e5aed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122e5ae40_0, 0, 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x122e5d340;
T_3 ;
    %wait E_0x122e5d7a0;
    %load/vec4 v0x122e5d9a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x122e5dc30, 4;
    %store/vec4 v0x122e5dad0_0, 0, 32;
    %load/vec4 v0x122e5da40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x122e5dc30, 4;
    %store/vec4 v0x122e5db60_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x122e5d340;
T_4 ;
    %wait E_0x122e5b900;
    %load/vec4 v0x122e5e080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x122e5e120_0;
    %load/vec4 v0x122e5dfd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122e5dc30, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x122e24130;
T_5 ;
    %wait E_0x122e26400;
    %load/vec4 v0x122e5a540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x122e5a5d0_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x122e5a4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x122e5a5d0_0, 0, 32;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v0x122e5a410_0;
    %load/vec4 v0x122e5a6a0_0;
    %add;
    %store/vec4 v0x122e5a5d0_0, 0, 32;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v0x122e5a410_0;
    %load/vec4 v0x122e5a6a0_0;
    %sub;
    %store/vec4 v0x122e5a5d0_0, 0, 32;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x122e5a410_0;
    %load/vec4 v0x122e5a6a0_0;
    %and;
    %store/vec4 v0x122e5a5d0_0, 0, 32;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0x122e5a410_0;
    %load/vec4 v0x122e5a6a0_0;
    %or;
    %store/vec4 v0x122e5a5d0_0, 0, 32;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0x122e5a410_0;
    %load/vec4 v0x122e5a6a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %store/vec4 v0x122e5a5d0_0, 0, 32;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x122e5a410_0;
    %load/vec4 v0x122e5a6a0_0;
    %add;
    %store/vec4 v0x122e5a5d0_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x122e5a410_0;
    %load/vec4 v0x122e5a6a0_0;
    %add;
    %store/vec4 v0x122e5a5d0_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x122e5a410_0;
    %load/vec4 v0x122e5a6a0_0;
    %sub;
    %store/vec4 v0x122e5a5d0_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x122e5b5a0;
T_6 ;
    %wait E_0x122e5b950;
    %load/vec4 v0x122e5bf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x122e5be70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x122e5bb60, 4;
    %store/vec4 v0x122e5bfe0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x122e5bfe0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x122e5b5a0;
T_7 ;
    %wait E_0x122e5b900;
    %load/vec4 v0x122e5c0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x122e5c150_0;
    %load/vec4 v0x122e5be70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122e5bb60, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x122e49ef0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x122e60960_0;
    %inv;
    %store/vec4 v0x122e60960_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x122e49ef0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e60960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122e609f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122e609f0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5dc30, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5dc30, 4, 0;
    %pushi/vec4 4294967291, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5dc30, 4, 0;
    %pushi/vec4 4294967291, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5dc30, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5dc30, 4, 0;
    %pushi/vec4 123, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5bb60, 4, 0;
    %pushi/vec4 2238464, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5c7a0, 4, 0;
    %pushi/vec4 4272129, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5c7a0, 4, 0;
    %pushi/vec4 2242562, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5c7a0, 4, 0;
    %pushi/vec4 2244611, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5c7a0, 4, 0;
    %pushi/vec4 6440964, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5c7a0, 4, 0;
    %pushi/vec4 409206786, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5c7a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5c7a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5c7a0, 4, 0;
    %pushi/vec4 290127877, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5c7a0, 4, 0;
    %pushi/vec4 356843526, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122e5c7a0, 4, 0;
    %delay 100, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x122e5dc30, 4;
    %vpi_call 2 73 "$display", "Register 11 = %0d", S<0,vec4,s32> {1 0 0};
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x122e5bb60, 4;
    %vpi_call 2 74 "$display", "mem16th location = %0d", S<0,vec4,s32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x122e5bb60, 4;
    %vpi_call 2 75 "$display", "mem15th location = %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "TopModule.v";
    "AluControl.v";
    "Control.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "ProgramCounter.v";
    "RegisterFile.v";
