@W: MT420 |Found inferred clock SPI_test_system_I|clk with period 3.22ns. Please declare a user-defined clock on port clk.
