set_property PACKAGE_PIN H5 [get_ports {sdram_addr[12]}]
set_property PACKAGE_PIN H4 [get_ports {sdram_addr[11]}]
set_property PACKAGE_PIN J4 [get_ports {sdram_addr[10]}]
set_property PACKAGE_PIN H2 [get_ports {sdram_addr[9]}]
set_property PACKAGE_PIN J5 [get_ports {sdram_addr[8]}]
set_property PACKAGE_PIN H1 [get_ports {sdram_addr[7]}]
set_property PACKAGE_PIN G1 [get_ports {sdram_addr[6]}]
set_property PACKAGE_PIN G2 [get_ports {sdram_addr[5]}]
set_property PACKAGE_PIN F3 [get_ports {sdram_addr[4]}]
set_property PACKAGE_PIN D14 [get_ports {sdram_addr[3]}]
set_property PACKAGE_PIN E13 [get_ports {sdram_addr[2]}]
set_property PACKAGE_PIN E11 [get_ports {sdram_addr[1]}]
set_property PACKAGE_PIN D11 [get_ports {sdram_addr[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_addr[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_addr[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_addr[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_addr[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_addr[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_addr[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_addr[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_addr[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_addr[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_addr[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_addr[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_addr[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_addr[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_ba[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_ba[0]}]
set_property PACKAGE_PIN B15 [get_ports {sdram_ba[1]}]
set_property PACKAGE_PIN B14 [get_ports {sdram_ba[0]}]
set_property PACKAGE_PIN B11 [get_ports {sdram_dq[15]}]
set_property PACKAGE_PIN B12 [get_ports {sdram_dq[14]}]
set_property PACKAGE_PIN A12 [get_ports {sdram_dq[13]}]
set_property PACKAGE_PIN C9 [get_ports {sdram_dq[12]}]
set_property PACKAGE_PIN D10 [get_ports {sdram_dq[11]}]
set_property PACKAGE_PIN D9 [get_ports {sdram_dq[10]}]
set_property PACKAGE_PIN A13 [get_ports {sdram_dq[9]}]
set_property PACKAGE_PIN A14 [get_ports {sdram_dq[8]}]
set_property PACKAGE_PIN C14 [get_ports {sdram_dq[7]}]
set_property PACKAGE_PIN B10 [get_ports {sdram_dq[6]}]
set_property PACKAGE_PIN A10 [get_ports {sdram_dq[5]}]
set_property PACKAGE_PIN B9 [get_ports {sdram_dq[4]}]
set_property PACKAGE_PIN A9 [get_ports {sdram_dq[3]}]
set_property PACKAGE_PIN A8 [get_ports {sdram_dq[2]}]
set_property PACKAGE_PIN C8 [get_ports {sdram_dq[1]}]
set_property PACKAGE_PIN D8 [get_ports {sdram_dq[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dq[0]}]
set_property PACKAGE_PIN C16 [get_ports {sdram_dqm[1]}]
set_property PACKAGE_PIN E12 [get_ports {sdram_dqm[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dqm[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sdram_dqm[0]}]
set_property PACKAGE_PIN N11 [get_ports clk]
set_property PACKAGE_PIN L5 [get_ports rst]
set_property PACKAGE_PIN C13 [get_ports sdram_cas_n]
set_property PACKAGE_PIN A15 [get_ports sdram_cke]
set_property PACKAGE_PIN C12 [get_ports sdram_cs_n]
set_property PACKAGE_PIN B16 [get_ports sdram_ras_n]
set_property PACKAGE_PIN C11 [get_ports sdram_we_n]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports rst]
set_property IOSTANDARD LVCMOS33 [get_ports sdram_cas_n]
set_property IOSTANDARD LVCMOS33 [get_ports sdram_cke]
set_property IOSTANDARD LVCMOS33 [get_ports sdram_cs_n]
set_property IOSTANDARD LVCMOS33 [get_ports sdram_ras_n]
set_property IOSTANDARD LVCMOS33 [get_ports sdram_we_n]
set_property -dict { PACKAGE_PIN D13 IOSTANDARD LVCMOS33 } [get_ports { sdram_clk }];
set_property PACKAGE_PIN J3 [get_ports o_led_receive_done]
set_property IOSTANDARD LVCMOS33 [get_ports o_led_receive_done]




 





## sdram_cke
set_output_delay -clock [get_clocks clk] -max 1.500 [get_ports sdram_cke]
set_output_delay -clock [get_clocks clk] -min 0.800 [get_ports sdram_cke]

#sdram_dqm
set_output_delay -clock [get_clocks clk] -max 1.500 [get_ports {sdram_dqm[*]}]
set_output_delay -clock [get_clocks clk] -min 0.800 [get_ports {sdram_dqm[*]}]

#sdram_cas_n
set_output_delay -clock [get_clocks clk] -max 1.500 [get_ports sdram_cas_n]
set_output_delay -clock [get_clocks clk] -min 0.800 [get_ports sdram_cas_n]

#sdram_ras_n
set_output_delay -clock [get_clocks clk] -max 1.500 [get_ports sdram_ras_n]
set_output_delay -clock [get_clocks clk] -min 0.800 [get_ports sdram_ras_n]

#sdram_we_n
set_output_delay -clock [get_clocks clk] -max 1.500 [get_ports sdram_we_n]
set_output_delay -clock [get_clocks clk] -min 0.800 [get_ports sdram_we_n]

#sdram_ba
set_output_delay -clock [get_clocks clk] -max 1.500 [get_ports {sdram_ba[*]}]
set_output_delay -clock [get_clocks clk] -min 0.800 [get_ports {sdram_ba[*]}]

#sdram_addr
set_output_delay -clock [get_clocks clk] -max 1.500 [get_ports {sdram_addr[*]}]
set_output_delay -clock [get_clocks clk] -min 0.800 [get_ports {sdram_addr[*]}]

#set_output_delay <max delay> -max -clock [get_clocks <clock>] [get_ports <ports>]
#set_output_delay <min delay> -min -clock [get_clocks <clock>] [get_ports <ports>]

set_output_delay -clock [get_clocks clk] -max 1.500 [get_ports {sdram_dq[*]}]
set_output_delay -clock [get_clocks clk] -min 0.800 [get_ports {sdram_dq[*]}]

set_input_delay -clock [get_clocks clk] -max 1.500 [get_ports {sdram_dq[*]}]
set_input_delay -clock [get_clocks clk] -min 0.800 [get_ports {sdram_dq[*]}]







create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_wizard/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {uo_sdram_controller/sdr_dq_in[0]} {uo_sdram_controller/sdr_dq_in[1]} {uo_sdram_controller/sdr_dq_in[2]} {uo_sdram_controller/sdr_dq_in[3]} {uo_sdram_controller/sdr_dq_in[4]} {uo_sdram_controller/sdr_dq_in[5]} {uo_sdram_controller/sdr_dq_in[6]} {uo_sdram_controller/sdr_dq_in[7]} {uo_sdram_controller/sdr_dq_in[8]} {uo_sdram_controller/sdr_dq_in[9]} {uo_sdram_controller/sdr_dq_in[10]} {uo_sdram_controller/sdr_dq_in[11]} {uo_sdram_controller/sdr_dq_in[12]} {uo_sdram_controller/sdr_dq_in[13]} {uo_sdram_controller/sdr_dq_in[14]} {uo_sdram_controller/sdr_dq_in[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {uo_sdram_controller/sdram_ba_r[0]} {uo_sdram_controller/sdram_ba_r[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 13 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {uo_sdram_controller/sdram_addr_r[0]} {uo_sdram_controller/sdram_addr_r[1]} {uo_sdram_controller/sdram_addr_r[2]} {uo_sdram_controller/sdram_addr_r[3]} {uo_sdram_controller/sdram_addr_r[4]} {uo_sdram_controller/sdram_addr_r[5]} {uo_sdram_controller/sdram_addr_r[6]} {uo_sdram_controller/sdram_addr_r[7]} {uo_sdram_controller/sdram_addr_r[8]} {uo_sdram_controller/sdram_addr_r[9]} {uo_sdram_controller/sdram_addr_r[10]} {uo_sdram_controller/sdram_addr_r[11]} {uo_sdram_controller/sdram_addr_r[12]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 5 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {uo_sdram_controller/state[0]} {uo_sdram_controller/state[1]} {uo_sdram_controller/state[2]} {uo_sdram_controller/state[3]} {uo_sdram_controller/state[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {uo_sdram_controller/sdr_dq_out[0]} {uo_sdram_controller/sdr_dq_out[1]} {uo_sdram_controller/sdr_dq_out[2]} {uo_sdram_controller/sdr_dq_out[3]} {uo_sdram_controller/sdr_dq_out[4]} {uo_sdram_controller/sdr_dq_out[5]} {uo_sdram_controller/sdr_dq_out[6]} {uo_sdram_controller/sdr_dq_out[7]} {uo_sdram_controller/sdr_dq_out[8]} {uo_sdram_controller/sdr_dq_out[9]} {uo_sdram_controller/sdr_dq_out[10]} {uo_sdram_controller/sdr_dq_out[11]} {uo_sdram_controller/sdr_dq_out[12]} {uo_sdram_controller/sdr_dq_out[13]} {uo_sdram_controller/sdr_dq_out[14]} {uo_sdram_controller/sdr_dq_out[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list uo_sdram_controller/cas_n_r]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list uo_sdram_controller/ras_n_r]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list uo_sdram_controller/sdr_dq_oe]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list uo_sdram_controller/we_n_r]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_out1]
