{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 22:26:47 2021 " "Info: Processing started: Thu Jan 07 22:26:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off liushuixian -c liushuixian --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off liushuixian -c liushuixian --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-mealy " "Info: Found design unit 1: pc-mealy" {  } { { "pc.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/pc.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/pc.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file signextender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextender-shuju " "Info: Found design unit 1: signextender-shuju" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signextender " "Info: Found entity 1: signextender" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-mealy " "Info: Found design unit 1: decoder-mealy" {  } { { "decoder.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/decoder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifttwo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file leftshifttwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leftshifttwo-zhi " "Info: Found design unit 1: leftshifttwo-zhi" {  } { { "leftshifttwo.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/leftshifttwo.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 leftshifttwo " "Info: Found entity 1: leftshifttwo" {  } { { "leftshifttwo.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/leftshifttwo.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-shuju " "Info: Found design unit 1: extender-shuju" {  } { { "extender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/extender.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Info: Found entity 1: extender" {  } { { "extender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/extender.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Jkuobing.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Jkuobing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Jkuobing-zhi " "Info: Found design unit 1: Jkuobing-zhi" {  } { { "Jkuobing.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/Jkuobing.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Jkuobing " "Info: Found entity 1: Jkuobing" {  } { { "Jkuobing.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/Jkuobing.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifidreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ifidreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ifidreg-a " "Info: Found design unit 1: ifidreg-a" {  } { { "ifidreg.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ifidreg.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ifidreg " "Info: Found entity 1: ifidreg" {  } { { "ifidreg.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ifidreg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idexreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file idexreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idexreg-a " "Info: Found design unit 1: idexreg-a" {  } { { "idexreg.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/idexreg.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 idexreg " "Info: Found entity 1: idexreg" {  } { { "idexreg.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/idexreg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux0-shuju " "Info: Found design unit 1: mux0-shuju" {  } { { "mux0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux0.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux0 " "Info: Found entity 1: mux0" {  } { { "mux0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux0.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add0-al " "Info: Found design unit 1: add0-al" {  } { { "add0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/add0.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add0 " "Info: Found entity 1: add0" {  } { { "add0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/add0.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1-al " "Info: Found design unit 1: add1-al" {  } { { "add1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/add1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Info: Found entity 1: add1" {  } { { "add1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/add1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU0-project " "Info: Found design unit 1: ALU0-project" {  } { { "ALU0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU0.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU0 " "Info: Found entity 1: ALU0" {  } { { "ALU0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU0.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-shuju " "Info: Found design unit 1: mux1-shuju" {  } { { "mux1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux1.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Info: Found entity 1: mux1" {  } { { "mux1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-shuju " "Info: Found design unit 1: mux2-shuju" {  } { { "mux2.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux2.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux2.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-shuju " "Info: Found design unit 1: mux3-shuju" {  } { { "mux3.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux3.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Info: Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux3.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control0-ct " "Info: Found design unit 1: control0-ct" {  } { { "control0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control0.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Control0 " "Info: Found entity 1: Control0" {  } { { "control0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control0.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmemreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exmemreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exmemreg-a " "Info: Found design unit 1: exmemreg-a" {  } { { "exmemreg.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/exmemreg.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 exmemreg " "Info: Found entity 1: exmemreg" {  } { { "exmemreg.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/exmemreg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-shuju " "Info: Found design unit 1: mux4-shuju" {  } { { "mux4.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux4.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Info: Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-shuju " "Info: Found design unit 1: mux5-shuju" {  } { { "mux5.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux5.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Info: Found entity 1: mux5" {  } { { "mux5.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux5.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux6-shuju " "Info: Found design unit 1: mux6-shuju" {  } { { "mux6.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux6.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Info: Found entity 1: mux6" {  } { { "mux6.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux6.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux7-shuju " "Info: Found design unit 1: mux7-shuju" {  } { { "mux7.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux7.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux7 " "Info: Found entity 1: mux7" {  } { { "mux7.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux7.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-shuju " "Info: Found design unit 1: mux8-shuju" {  } { { "mux8.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux8.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Info: Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/mux8.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwbreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memwbreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memwbreg-a " "Info: Found design unit 1: memwbreg-a" {  } { { "memwbreg.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/memwbreg.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memwbreg " "Info: Found entity 1: memwbreg" {  } { { "memwbreg.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/memwbreg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1-project " "Info: Found design unit 1: ALU1-project" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Info: Found entity 1: ALU1" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control1-ct " "Info: Found design unit 1: control1-ct" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control1 " "Info: Found entity 1: control1" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control2-ct " "Info: Found design unit 1: control2-ct" {  } { { "control2.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control2.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control2 " "Info: Found entity 1: control2" {  } { { "control2.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control3-ct " "Info: Found design unit 1: control3-ct" {  } { { "control3.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control3.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control3 " "Info: Found entity 1: control3" {  } { { "control3.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-register_zhc_body " "Info: Found design unit 1: rom-register_zhc_body" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-a " "Info: Found design unit 1: ram-a" {  } { { "ram.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "ram.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_set.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_set-register_set_body " "Info: Found design unit 1: register_set-register_set_body" {  } { { "register_set.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_set " "Info: Found entity 1: register_set" {  } { { "register_set.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zhong.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file zhong.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zhong " "Info: Found entity 1: zhong" {  } { { "zhong.bdf" "" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "zhong " "Info: Elaborating entity \"zhong\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control0 Control0:inst10 " "Info: Elaborating entity \"Control0\" for hierarchy \"Control0:inst10\"" {  } { { "zhong.bdf" "inst10" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { -216 2152 2344 8 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux3_s control0.vhd(28) " "Warning (10631): VHDL Process Statement warning at control0.vhd(28): inferring latch(es) for signal or variable \"mux3_s\", which holds its previous value in one or more paths through the process" {  } { { "control0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control0.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux1_s control0.vhd(28) " "Warning (10631): VHDL Process Statement warning at control0.vhd(28): inferring latch(es) for signal or variable \"mux1_s\", which holds its previous value in one or more paths through the process" {  } { { "control0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control0.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux2_s control0.vhd(28) " "Warning (10631): VHDL Process Statement warning at control0.vhd(28): inferring latch(es) for signal or variable \"mux2_s\", which holds its previous value in one or more paths through the process" {  } { { "control0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control0.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_s\[0\] control0.vhd(28) " "Info (10041): Inferred latch for \"mux2_s\[0\]\" at control0.vhd(28)" {  } { { "control0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control0.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_s\[1\] control0.vhd(28) " "Info (10041): Inferred latch for \"mux2_s\[1\]\" at control0.vhd(28)" {  } { { "control0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control0.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1_s\[0\] control0.vhd(28) " "Info (10041): Inferred latch for \"mux1_s\[0\]\" at control0.vhd(28)" {  } { { "control0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control0.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1_s\[1\] control0.vhd(28) " "Info (10041): Inferred latch for \"mux1_s\[1\]\" at control0.vhd(28)" {  } { { "control0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control0.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux3_s control0.vhd(28) " "Info (10041): Inferred latch for \"mux3_s\" at control0.vhd(28)" {  } { { "control0.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control0.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU0 ALU0:inst15 " "Info: Elaborating entity \"ALU0\" for hierarchy \"ALU0:inst15\"" {  } { { "zhong.bdf" "inst15" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { -112 1960 2088 -16 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 mux1:inst13 " "Info: Elaborating entity \"mux1\" for hierarchy \"mux1:inst13\"" {  } { { "zhong.bdf" "inst13" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { -112 1640 1824 16 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_set register_set:inst1 " "Info: Elaborating entity \"register_set\" for hierarchy \"register_set:inst1\"" {  } { { "zhong.bdf" "inst1" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 88 1960 2112 248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control3 control3:inst29 " "Info: Elaborating entity \"control3\" for hierarchy \"control3:inst29\"" {  } { { "zhong.bdf" "inst29" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { -280 3936 4072 -184 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memwbreg memwbreg:inst7 " "Info: Elaborating entity \"memwbreg\" for hierarchy \"memwbreg:inst7\"" {  } { { "zhong.bdf" "inst7" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { -120 3792 4064 40 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control2 control2:inst28 " "Info: Elaborating entity \"control2\" for hierarchy \"control2:inst28\"" {  } { { "zhong.bdf" "inst28" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { -192 3224 3392 -96 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exmemreg exmemreg:inst23 " "Info: Elaborating entity \"exmemreg\" for hierarchy \"exmemreg:inst23\"" {  } { { "zhong.bdf" "inst23" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { -64 3104 3376 96 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control1 control1:inst31 " "Info: Elaborating entity \"control1\" for hierarchy \"control1:inst31\"" {  } { { "zhong.bdf" "inst31" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { -224 2656 2856 -96 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_sel control1.vhd(25) " "Warning (10631): VHDL Process Statement warning at control1.vhd(25): inferring latch(es) for signal or variable \"alu_sel\", which holds its previous value in one or more paths through the process" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[0\] control1.vhd(25) " "Info (10041): Inferred latch for \"alu_sel\[0\]\" at control1.vhd(25)" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[1\] control1.vhd(25) " "Info (10041): Inferred latch for \"alu_sel\[1\]\" at control1.vhd(25)" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[2\] control1.vhd(25) " "Info (10041): Inferred latch for \"alu_sel\[2\]\" at control1.vhd(25)" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[3\] control1.vhd(25) " "Info (10041): Inferred latch for \"alu_sel\[3\]\" at control1.vhd(25)" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idexreg idexreg:inst17 " "Info: Elaborating entity \"idexreg\" for hierarchy \"idexreg:inst17\"" {  } { { "zhong.bdf" "inst17" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 176 2168 2416 368 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender signextender:inst8 " "Info: Elaborating entity \"signextender\" for hierarchy \"signextender:inst8\"" {  } { { "zhong.bdf" "inst8" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 264 1368 1536 360 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m signextender.vhd(19) " "Warning (10492): VHDL Process Statement warning at signextender.vhd(19): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m signextender.vhd(21) " "Warning (10492): VHDL Process Statement warning at signextender.vhd(21): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data signextender.vhd(15) " "Warning (10631): VHDL Process Statement warning at signextender.vhd(15): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[0\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[1\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[2\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[3\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[4\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[5\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[6\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[7\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[8\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[9\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[10\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[11\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[12\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[13\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[14\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[15\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[16\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[17\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[18\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[19\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[20\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[21\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[22\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[23\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[24\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[25\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[26\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[27\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[28\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[29\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[30\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] signextender.vhd(15) " "Info (10041): Inferred latch for \"data\[31\]\" at signextender.vhd(15)" {  } { { "signextender.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/signextender.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst2 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:inst2\"" {  } { { "zhong.bdf" "inst2" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 184 1104 1264 312 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifidreg ifidreg:inst5 " "Info: Elaborating entity \"ifidreg\" for hierarchy \"ifidreg:inst5\"" {  } { { "zhong.bdf" "inst5" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 184 792 1008 344 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst4 " "Info: Elaborating entity \"rom\" for hierarchy \"rom:inst4\"" {  } { { "zhong.bdf" "inst4" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 264 384 552 360 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg rom.vhd(21) " "Warning (10631): VHDL Process Statement warning at rom.vhd(21): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "reg\[128\]\[7\] rom.vhd(17) " "Warning (10873): Using initial value X (don't care) for net \"reg\[128\]\[7\]\" at rom.vhd(17)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "reg\[128\]\[6\] rom.vhd(17) " "Warning (10873): Using initial value X (don't care) for net \"reg\[128\]\[6\]\" at rom.vhd(17)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "reg\[128\]\[5\] rom.vhd(17) " "Warning (10873): Using initial value X (don't care) for net \"reg\[128\]\[5\]\" at rom.vhd(17)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "reg\[128\]\[4\] rom.vhd(17) " "Warning (10873): Using initial value X (don't care) for net \"reg\[128\]\[4\]\" at rom.vhd(17)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "reg\[128\]\[3\] rom.vhd(17) " "Warning (10873): Using initial value X (don't care) for net \"reg\[128\]\[3\]\" at rom.vhd(17)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "reg\[128\]\[2\] rom.vhd(17) " "Warning (10873): Using initial value X (don't care) for net \"reg\[128\]\[2\]\" at rom.vhd(17)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "reg\[128\]\[1\] rom.vhd(17) " "Warning (10873): Using initial value X (don't care) for net \"reg\[128\]\[1\]\" at rom.vhd(17)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "reg\[128\]\[0\] rom.vhd(17) " "Warning (10873): Using initial value X (don't care) for net \"reg\[128\]\[0\]\" at rom.vhd(17)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[0\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[0\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[0\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[0\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[0\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[0\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[0\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[0\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[1\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[1\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[1\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[1\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[1\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[1\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[1\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[1\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[2\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[2\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[2\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[2\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[2\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[2\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[2\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[2\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[3\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[3\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[3\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[3\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[3\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[3\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[3\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[3\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[4\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[4\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[4\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[4\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[4\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[4\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[4\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[4\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[5\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[5\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[5\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[5\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[5\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[5\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[5\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[5\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[6\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[6\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[6\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[6\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[6\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[6\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[6\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[6\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[7\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[7\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[7\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[7\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[7\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[7\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[7\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[7\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[8\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[8\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[8\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[8\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[8\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[8\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[8\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[8\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[9\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[9\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[9\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[9\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[9\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[9\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[9\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[9\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[10\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[10\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[10\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[10\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[10\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[10\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[10\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[10\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[11\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[11\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[11\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[11\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[11\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[11\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[11\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[11\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[12\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[12\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[12\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[12\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[12\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[12\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[12\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[12\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[13\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[13\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[13\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[13\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[13\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[13\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[13\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[13\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[14\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[14\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[14\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[14\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[14\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[14\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[14\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[14\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[15\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[15\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[15\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[15\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[15\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[15\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[15\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[15\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[16\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[16\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[16\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[16\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[16\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[16\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[16\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[16\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[16\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[17\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[17\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[17\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[17\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[17\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[17\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[17\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[17\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[17\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[18\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[18\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[18\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[18\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[18\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[18\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[18\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[18\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[18\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[19\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[19\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[19\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[19\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[19\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[19\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[19\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[19\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[19\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[20\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[20\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[20\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[20\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[20\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[20\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[20\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[20\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[20\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[21\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[21\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[21\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[21\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[21\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[21\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[21\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[21\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[21\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[22\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[22\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[22\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[22\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[22\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[22\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[22\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[22\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[22\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[23\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[23\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[23\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[23\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[23\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[23\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[23\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[23\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[23\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[24\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[24\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[24\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[24\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[24\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[24\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[24\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[24\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[24\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[25\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[25\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[25\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[25\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[25\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[25\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[25\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[25\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[25\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[26\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[26\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[26\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[26\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[26\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[26\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[26\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[26\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[26\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[27\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[27\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[27\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[27\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[27\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[27\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[27\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[27\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[27\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[28\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[28\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[28\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[28\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[28\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[28\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[28\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[28\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[28\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[29\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[29\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[29\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[29\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[29\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[29\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[29\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[29\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[29\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[30\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[30\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[30\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[30\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[30\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[30\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[30\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[30\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[30\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[31\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[31\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[31\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[31\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[31\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[31\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[31\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[31\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[31\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[32\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[32\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[32\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[32\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[32\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[32\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[32\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[32\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[32\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[33\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[33\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[33\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[33\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[33\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[33\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[33\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[33\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[33\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[34\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[34\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[34\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[34\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[34\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[34\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[34\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[34\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[34\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[35\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[35\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[35\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[35\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[35\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[35\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[35\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[35\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[35\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[36\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[36\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[36\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[36\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[36\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[36\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[36\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[36\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[36\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[37\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[37\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[37\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[37\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[37\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[37\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[37\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[37\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[37\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[38\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[38\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[38\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[38\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[38\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[38\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[38\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[38\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[38\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[39\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[39\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[39\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[39\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[39\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[39\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[39\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[39\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[39\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[40\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[40\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[40\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[40\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[40\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[40\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[40\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[40\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[40\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[41\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[41\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[41\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[41\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[41\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[41\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[41\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[41\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[41\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[42\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[42\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[42\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[42\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[42\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[42\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[42\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[42\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[43\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[43\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[43\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[43\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[43\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[43\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[43\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[43\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[43\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[44\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[44\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[44\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[44\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[44\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[44\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[44\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[44\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[44\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[45\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[45\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[45\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[45\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[45\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[45\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[45\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[45\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[45\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[46\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[46\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[46\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[46\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[46\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[46\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[46\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[46\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[46\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[47\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[47\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[47\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[47\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[47\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[47\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[47\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[47\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[47\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[48\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[48\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[48\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[48\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[48\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[48\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[48\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[48\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[48\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[49\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[49\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[49\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[49\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[49\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[49\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[49\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[49\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[49\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[50\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[50\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[50\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[50\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[50\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[50\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[50\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[50\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[50\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[51\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[51\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[51\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[51\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[51\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[51\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[51\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[51\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[51\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[52\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[52\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[52\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[52\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[52\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[52\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[52\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[52\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[52\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[53\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[53\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[53\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[53\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[53\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[53\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[53\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[53\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[53\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[54\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[54\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[54\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[54\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[54\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[54\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[54\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[54\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[54\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[55\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[55\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[55\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[55\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[55\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[55\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[55\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[55\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[55\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[56\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[56\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[56\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[56\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[56\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[56\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[56\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[56\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[56\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[57\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[57\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[57\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[57\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[57\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[57\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[57\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[57\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[57\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[58\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[58\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[58\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[58\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[58\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[58\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[58\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[58\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[58\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[59\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[59\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[59\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[59\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[59\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[59\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[59\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[59\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[59\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[60\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[60\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[60\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[60\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[60\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[60\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[60\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[60\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[60\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[61\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[61\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[61\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[61\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[61\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[61\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[61\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[61\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[61\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[62\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[62\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[62\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[62\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[62\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[62\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[62\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[62\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[62\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[63\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[63\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[63\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[63\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[63\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[63\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[63\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[63\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[63\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[64\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[64\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[64\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[64\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[64\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[64\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[64\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[64\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[64\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[65\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[65\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[65\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[65\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[65\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[65\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[65\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[65\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[65\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[66\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[66\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[66\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[66\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[66\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[66\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[66\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[66\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[66\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[67\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[67\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[67\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[67\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[67\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[67\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[67\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[67\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[67\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[68\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[68\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[68\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[68\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[68\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[68\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[68\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[68\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[68\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[69\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[69\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[69\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[69\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[69\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[69\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[69\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[69\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[69\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[70\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[70\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[70\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[70\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[70\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[70\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[70\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[70\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[70\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[71\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[71\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[71\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[71\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[71\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[71\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[71\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[71\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[71\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[72\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[72\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[72\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[72\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[72\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[72\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[72\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[72\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[72\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[73\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[73\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[73\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[73\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[73\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[73\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[73\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[73\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[73\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[74\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[74\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[74\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[74\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[74\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[74\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[74\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[74\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[74\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[75\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[75\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[75\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[75\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[75\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[75\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[75\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[75\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[75\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[76\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[76\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[76\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[76\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[76\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[76\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[76\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[76\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[76\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[77\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[77\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[77\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[77\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[77\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[77\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[77\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[77\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[77\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[78\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[78\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[78\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[78\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[78\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[78\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[78\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[78\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[78\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[79\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[79\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[79\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[79\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[79\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[79\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[79\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[79\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[79\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[80\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[80\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[80\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[80\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[80\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[80\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[80\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[80\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[80\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[81\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[81\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[81\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[81\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[81\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[81\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[81\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[81\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[81\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[82\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[82\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[82\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[82\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[82\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[82\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[82\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[82\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[82\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[83\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[83\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[83\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[83\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[83\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[83\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[83\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[83\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[83\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[84\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[84\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[84\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[84\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[84\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[84\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[84\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[84\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[84\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[85\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[85\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[85\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[85\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[85\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[85\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[85\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[85\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[85\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[86\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[86\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[86\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[86\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[86\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[86\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[86\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[86\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[86\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[87\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[87\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[87\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[87\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[87\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[87\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[87\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[87\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[87\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[88\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[88\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[88\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[88\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[88\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[88\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[88\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[88\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[88\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[89\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[89\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[89\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[89\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[89\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[89\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[89\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[89\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[89\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[90\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[90\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[90\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[90\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[90\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[90\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[90\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[90\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[90\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[91\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[91\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[91\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[91\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[91\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[91\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[91\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[91\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[91\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[92\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[92\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[92\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[92\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[92\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[92\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[92\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[92\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[92\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[93\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[93\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[93\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[93\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[93\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[93\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[93\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[93\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[93\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[94\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[94\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[94\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[94\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[94\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[94\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[94\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[94\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[94\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[95\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[95\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[95\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[95\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[95\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[95\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[95\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[95\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[95\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[96\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[96\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[96\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[96\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[96\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[96\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[96\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[96\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[96\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[97\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[97\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[97\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[97\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[97\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[97\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[97\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[97\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[97\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[98\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[98\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[98\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[98\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[98\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[98\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[98\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[98\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[98\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[99\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[99\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[99\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[99\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[99\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[99\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[99\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[99\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[99\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[100\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[100\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[100\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[100\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[100\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[100\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[100\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[100\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[100\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[101\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[101\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[101\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[101\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[101\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[101\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[101\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[101\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[101\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[102\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[102\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[102\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[102\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[102\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[102\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[102\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[102\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[102\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[103\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[103\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[103\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[103\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[103\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[103\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[103\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[103\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[103\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[104\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[104\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[104\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[104\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[104\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[104\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[104\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[104\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[104\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[105\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[105\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[105\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[105\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[105\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[105\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[105\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[105\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[105\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[106\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[106\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[106\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[106\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[106\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[106\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[106\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[106\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[106\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[107\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[107\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[107\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[107\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[107\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[107\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[107\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[107\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[107\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[108\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[108\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[108\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[108\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[108\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[108\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[108\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[108\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[108\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[109\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[109\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[109\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[109\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[109\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[109\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[109\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[109\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[109\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[110\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[110\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[110\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[110\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[110\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[110\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[110\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[110\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[110\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[111\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[111\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[111\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[111\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[111\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[111\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[111\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[111\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[111\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[112\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[112\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[112\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[112\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[112\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[112\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[112\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[112\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[112\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[113\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[113\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[113\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[113\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[113\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[113\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[113\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[113\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[113\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[114\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[114\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[114\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[114\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[114\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[114\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[114\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[114\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[114\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[115\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[115\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[115\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[115\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[115\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[115\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[115\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[115\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[115\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[116\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[116\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[116\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[116\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[116\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[116\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[116\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[116\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[116\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[117\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[117\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[117\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[117\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[117\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[117\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[117\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[117\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[117\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[118\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[118\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[118\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[118\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[118\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[118\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[118\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[118\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[118\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[119\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[119\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[119\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[119\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[119\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[119\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[119\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[119\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[119\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[120\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[120\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[120\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[120\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[120\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[120\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[120\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[120\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[120\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[121\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[121\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[121\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[121\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[121\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[121\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[121\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[121\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[121\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[122\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[122\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[122\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[122\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[122\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[122\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[122\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[122\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[122\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[123\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[123\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[123\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[123\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[123\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[123\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[123\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[123\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[123\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[124\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[124\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[124\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[124\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[124\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[124\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[124\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[124\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[124\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[125\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[125\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[125\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[125\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[125\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[125\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[125\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[125\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[125\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[126\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[126\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[126\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[126\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[126\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[126\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[126\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[126\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[126\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[0\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[127\]\[0\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[1\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[127\]\[1\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[2\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[127\]\[2\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[3\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[127\]\[3\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[4\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[127\]\[4\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[5\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[127\]\[5\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[6\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[127\]\[6\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[127\]\[7\] rom.vhd(21) " "Info (10041): Inferred latch for \"reg\[127\]\[7\]\" at rom.vhd(21)" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst\"" {  } { { "zhong.bdf" "inst" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 80 64 256 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux0 mux0:inst3 " "Info: Elaborating entity \"mux0\" for hierarchy \"mux0:inst3\"" {  } { { "zhong.bdf" "inst3" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { -24 784 968 104 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add0 add0:inst25 " "Info: Elaborating entity \"add0\" for hierarchy \"add0:inst25\"" {  } { { "zhong.bdf" "inst25" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { -8 328 472 88 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 add1:inst6 " "Info: Elaborating entity \"add1\" for hierarchy \"add1:inst6\"" {  } { { "zhong.bdf" "inst6" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { -24 1104 1256 72 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftshifttwo leftshifttwo:inst9 " "Info: Elaborating entity \"leftshifttwo\" for hierarchy \"leftshifttwo:inst9\"" {  } { { "zhong.bdf" "inst9" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 264 1592 1808 360 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jkuobing Jkuobing:inst11 " "Info: Elaborating entity \"Jkuobing\" for hierarchy \"Jkuobing:inst11\"" {  } { { "zhong.bdf" "inst11" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 392 1368 1536 488 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst33 " "Info: Elaborating entity \"mux2\" for hierarchy \"mux2:inst33\"" {  } { { "zhong.bdf" "inst33" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 40 520 704 168 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 ALU1:inst21 " "Info: Elaborating entity \"ALU1\" for hierarchy \"ALU1:inst21\"" {  } { { "zhong.bdf" "inst21" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 32 2792 2968 128 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp1 ALU1.vhd(16) " "Warning (10631): VHDL Process Statement warning at ALU1.vhd(16): inferring latch(es) for signal or variable \"temp1\", which holds its previous value in one or more paths through the process" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp2 ALU1.vhd(16) " "Warning (10631): VHDL Process Statement warning at ALU1.vhd(16): inferring latch(es) for signal or variable \"temp2\", which holds its previous value in one or more paths through the process" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp3 ALU1.vhd(16) " "Warning (10631): VHDL Process Statement warning at ALU1.vhd(16): inferring latch(es) for signal or variable \"temp3\", which holds its previous value in one or more paths through the process" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "symbol ALU1.vhd(16) " "Warning (10631): VHDL Process Statement warning at ALU1.vhd(16): inferring latch(es) for signal or variable \"symbol\", which holds its previous value in one or more paths through the process" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "symbol ALU1.vhd(16) " "Info (10041): Inferred latch for \"symbol\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[0\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[0\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[1\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[1\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[2\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[2\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[3\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[3\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[4\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[4\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[5\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[5\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[6\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[6\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[7\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[7\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[8\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[8\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[9\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[9\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[10\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[10\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[11\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[11\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[12\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[12\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[13\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[13\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[14\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[14\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[15\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[15\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[16\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[16\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[17\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[17\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[18\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[18\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[19\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[19\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[20\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[20\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[21\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[21\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[22\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[22\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[23\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[23\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[24\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[24\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[25\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[25\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[26\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[26\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[27\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[27\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[28\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[28\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[29\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[29\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[30\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[30\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp3\[31\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp3\[31\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[0\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[0\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[1\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[1\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[2\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[2\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[3\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[3\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[4\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[4\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[5\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[5\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[6\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[6\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[7\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[7\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[8\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[8\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[9\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[9\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[10\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[10\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[11\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[11\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[12\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[12\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[13\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[13\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[14\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[14\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[15\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[15\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[16\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[16\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[17\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[17\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[18\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[18\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[19\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[19\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[20\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[20\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[21\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[21\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[22\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[22\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[23\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[23\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[24\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[24\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[25\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[25\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[26\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[26\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[27\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[27\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[28\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[28\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[29\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[29\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[30\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[30\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[31\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[31\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[32\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp2\[32\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[0\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[0\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[1\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[1\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[2\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[2\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[3\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[3\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[4\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[4\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[5\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[5\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[6\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[6\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[7\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[7\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[8\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[8\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[9\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[9\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[10\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[10\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[11\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[11\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[12\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[12\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[13\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[13\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[14\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[14\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[15\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[15\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[16\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[16\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[17\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[17\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[18\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[18\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[19\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[19\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[20\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[20\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[21\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[21\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[22\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[22\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[23\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[23\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[24\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[24\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[25\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[25\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[26\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[26\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[27\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[27\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[28\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[28\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[29\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[29\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[30\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[30\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[31\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[31\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[32\] ALU1.vhd(16) " "Info (10041): Inferred latch for \"temp1\[32\]\" at ALU1.vhd(16)" {  } { { "ALU1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:inst30 " "Info: Elaborating entity \"mux4\" for hierarchy \"mux4:inst30\"" {  } { { "zhong.bdf" "inst30" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { -56 2512 2696 104 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:inst19 " "Info: Elaborating entity \"mux5\" for hierarchy \"mux5:inst19\"" {  } { { "zhong.bdf" "inst19" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 176 2520 2704 336 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst16 " "Info: Elaborating entity \"ram\" for hierarchy \"ram:inst16\"" {  } { { "zhong.bdf" "inst16" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { -128 3456 3664 0 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender extender:inst12 " "Info: Elaborating entity \"extender\" for hierarchy \"extender:inst12\"" {  } { { "zhong.bdf" "inst12" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 528 1368 1544 624 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 mux6:inst22 " "Info: Elaborating entity \"mux6\" for hierarchy \"mux6:inst22\"" {  } { { "zhong.bdf" "inst22" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 232 2800 2984 360 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux7 mux7:inst26 " "Info: Elaborating entity \"mux7\" for hierarchy \"mux7:inst26\"" {  } { { "zhong.bdf" "inst26" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { -72 4208 4376 24 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:inst27 " "Info: Elaborating entity \"mux8\" for hierarchy \"mux8:inst27\"" {  } { { "zhong.bdf" "inst27" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 40 4184 4336 136 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:inst14 " "Info: Elaborating entity \"mux3\" for hierarchy \"mux3:inst14\"" {  } { { "zhong.bdf" "inst14" { Schematic "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/zhong.bdf" { { 112 1664 1848 208 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "332 " "Info: Inferred 332 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux0\"" {  } { { "ram.vhd" "Mux0" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux1\"" {  } { { "ram.vhd" "Mux1" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux2\"" {  } { { "ram.vhd" "Mux2" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux3\"" {  } { { "ram.vhd" "Mux3" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux4\"" {  } { { "ram.vhd" "Mux4" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux5\"" {  } { { "ram.vhd" "Mux5" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux6\"" {  } { { "ram.vhd" "Mux6" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux7\"" {  } { { "ram.vhd" "Mux7" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 49 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux8\"" {  } { { "ram.vhd" "Mux8" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux9\"" {  } { { "ram.vhd" "Mux9" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux10\"" {  } { { "ram.vhd" "Mux10" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux11\"" {  } { { "ram.vhd" "Mux11" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux12\"" {  } { { "ram.vhd" "Mux12" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux13\"" {  } { { "ram.vhd" "Mux13" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux14\"" {  } { { "ram.vhd" "Mux14" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux15\"" {  } { { "ram.vhd" "Mux15" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux16\"" {  } { { "ram.vhd" "Mux16" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux17\"" {  } { { "ram.vhd" "Mux17" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux18\"" {  } { { "ram.vhd" "Mux18" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux19\"" {  } { { "ram.vhd" "Mux19" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux20\"" {  } { { "ram.vhd" "Mux20" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux21\"" {  } { { "ram.vhd" "Mux21" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux22\"" {  } { { "ram.vhd" "Mux22" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux23\"" {  } { { "ram.vhd" "Mux23" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux24\"" {  } { { "ram.vhd" "Mux24" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux25\"" {  } { { "ram.vhd" "Mux25" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux26\"" {  } { { "ram.vhd" "Mux26" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux27\"" {  } { { "ram.vhd" "Mux27" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux28\"" {  } { { "ram.vhd" "Mux28" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux29\"" {  } { { "ram.vhd" "Mux29" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux30\"" {  } { { "ram.vhd" "Mux30" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram:inst16\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram:inst16\|Mux31\"" {  } { { "ram.vhd" "Mux31" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux0\"" {  } { { "rom.vhd" "Mux0" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux1\"" {  } { { "rom.vhd" "Mux1" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux2\"" {  } { { "rom.vhd" "Mux2" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux3\"" {  } { { "rom.vhd" "Mux3" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux4\"" {  } { { "rom.vhd" "Mux4" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux5\"" {  } { { "rom.vhd" "Mux5" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux6\"" {  } { { "rom.vhd" "Mux6" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux7\"" {  } { { "rom.vhd" "Mux7" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux8\"" {  } { { "rom.vhd" "Mux8" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux9\"" {  } { { "rom.vhd" "Mux9" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux10\"" {  } { { "rom.vhd" "Mux10" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux11\"" {  } { { "rom.vhd" "Mux11" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux12\"" {  } { { "rom.vhd" "Mux12" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux13\"" {  } { { "rom.vhd" "Mux13" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux14\"" {  } { { "rom.vhd" "Mux14" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux15\"" {  } { { "rom.vhd" "Mux15" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux16\"" {  } { { "rom.vhd" "Mux16" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux17\"" {  } { { "rom.vhd" "Mux17" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux18\"" {  } { { "rom.vhd" "Mux18" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux19\"" {  } { { "rom.vhd" "Mux19" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux20\"" {  } { { "rom.vhd" "Mux20" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux21\"" {  } { { "rom.vhd" "Mux21" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux22\"" {  } { { "rom.vhd" "Mux22" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux23\"" {  } { { "rom.vhd" "Mux23" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux24\"" {  } { { "rom.vhd" "Mux24" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux25\"" {  } { { "rom.vhd" "Mux25" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux26\"" {  } { { "rom.vhd" "Mux26" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux27\"" {  } { { "rom.vhd" "Mux27" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux28\"" {  } { { "rom.vhd" "Mux28" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux29\"" {  } { { "rom.vhd" "Mux29" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux30\"" {  } { { "rom.vhd" "Mux30" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "rom:inst4\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"rom:inst4\|Mux31\"" {  } { { "rom.vhd" "Mux31" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control1:inst31\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control1:inst31\|Mux0\"" {  } { { "control1.vhd" "Mux0" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control1:inst31\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control1:inst31\|Mux1\"" {  } { { "control1.vhd" "Mux1" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control1:inst31\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control1:inst31\|Mux2\"" {  } { { "control1.vhd" "Mux2" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control1:inst31\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control1:inst31\|Mux3\"" {  } { { "control1.vhd" "Mux3" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control1:inst31\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control1:inst31\|Mux4\"" {  } { { "control1.vhd" "Mux4" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control1:inst31\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control1:inst31\|Mux5\"" {  } { { "control1.vhd" "Mux5" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control1:inst31\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control1:inst31\|Mux6\"" {  } { { "control1.vhd" "Mux6" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control1:inst31\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control1:inst31\|Mux7\"" {  } { { "control1.vhd" "Mux7" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux0\"" {  } { { "register_set.vhd" "Mux0" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux1\"" {  } { { "register_set.vhd" "Mux1" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux2\"" {  } { { "register_set.vhd" "Mux2" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux3\"" {  } { { "register_set.vhd" "Mux3" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux4\"" {  } { { "register_set.vhd" "Mux4" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux5\"" {  } { { "register_set.vhd" "Mux5" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux6\"" {  } { { "register_set.vhd" "Mux6" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux7\"" {  } { { "register_set.vhd" "Mux7" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux8\"" {  } { { "register_set.vhd" "Mux8" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux9\"" {  } { { "register_set.vhd" "Mux9" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux10\"" {  } { { "register_set.vhd" "Mux10" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux11\"" {  } { { "register_set.vhd" "Mux11" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux12\"" {  } { { "register_set.vhd" "Mux12" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux13\"" {  } { { "register_set.vhd" "Mux13" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux14\"" {  } { { "register_set.vhd" "Mux14" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux15\"" {  } { { "register_set.vhd" "Mux15" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux16\"" {  } { { "register_set.vhd" "Mux16" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux17\"" {  } { { "register_set.vhd" "Mux17" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux18\"" {  } { { "register_set.vhd" "Mux18" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux19\"" {  } { { "register_set.vhd" "Mux19" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux20\"" {  } { { "register_set.vhd" "Mux20" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux21\"" {  } { { "register_set.vhd" "Mux21" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux22\"" {  } { { "register_set.vhd" "Mux22" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux23\"" {  } { { "register_set.vhd" "Mux23" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux24\"" {  } { { "register_set.vhd" "Mux24" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux25\"" {  } { { "register_set.vhd" "Mux25" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux26\"" {  } { { "register_set.vhd" "Mux26" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux27\"" {  } { { "register_set.vhd" "Mux27" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux28\"" {  } { { "register_set.vhd" "Mux28" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux29\"" {  } { { "register_set.vhd" "Mux29" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux30\"" {  } { { "register_set.vhd" "Mux30" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux31\"" {  } { { "register_set.vhd" "Mux31" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux32\"" {  } { { "register_set.vhd" "Mux32" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux33\"" {  } { { "register_set.vhd" "Mux33" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux34\"" {  } { { "register_set.vhd" "Mux34" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux35\"" {  } { { "register_set.vhd" "Mux35" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux36\"" {  } { { "register_set.vhd" "Mux36" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux37\"" {  } { { "register_set.vhd" "Mux37" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux38\"" {  } { { "register_set.vhd" "Mux38" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux39\"" {  } { { "register_set.vhd" "Mux39" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux40\"" {  } { { "register_set.vhd" "Mux40" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux41\"" {  } { { "register_set.vhd" "Mux41" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux42\"" {  } { { "register_set.vhd" "Mux42" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux43\"" {  } { { "register_set.vhd" "Mux43" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux44\"" {  } { { "register_set.vhd" "Mux44" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux45\"" {  } { { "register_set.vhd" "Mux45" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux46\"" {  } { { "register_set.vhd" "Mux46" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux47\"" {  } { { "register_set.vhd" "Mux47" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux48\"" {  } { { "register_set.vhd" "Mux48" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux49\"" {  } { { "register_set.vhd" "Mux49" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux50\"" {  } { { "register_set.vhd" "Mux50" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux51\"" {  } { { "register_set.vhd" "Mux51" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux52\"" {  } { { "register_set.vhd" "Mux52" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux53\"" {  } { { "register_set.vhd" "Mux53" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux54\"" {  } { { "register_set.vhd" "Mux54" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux55\"" {  } { { "register_set.vhd" "Mux55" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux56\"" {  } { { "register_set.vhd" "Mux56" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux57\"" {  } { { "register_set.vhd" "Mux57" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux58\"" {  } { { "register_set.vhd" "Mux58" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux59\"" {  } { { "register_set.vhd" "Mux59" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux60\"" {  } { { "register_set.vhd" "Mux60" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux61\"" {  } { { "register_set.vhd" "Mux61" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux62\"" {  } { { "register_set.vhd" "Mux62" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "register_set:inst1\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register_set:inst1\|Mux63\"" {  } { { "register_set.vhd" "Mux63" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 51 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~34\"" {  } { { "ALU1.vhd" "ShiftLeft0~34" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~35\"" {  } { { "ALU1.vhd" "ShiftLeft0~35" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~36\"" {  } { { "ALU1.vhd" "ShiftLeft0~36" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~37\"" {  } { { "ALU1.vhd" "ShiftLeft0~37" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~39\"" {  } { { "ALU1.vhd" "ShiftLeft0~39" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~40\"" {  } { { "ALU1.vhd" "ShiftLeft0~40" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~42\"" {  } { { "ALU1.vhd" "ShiftLeft0~42" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~43\"" {  } { { "ALU1.vhd" "ShiftLeft0~43" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~45\"" {  } { { "ALU1.vhd" "ShiftLeft0~45" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~46\"" {  } { { "ALU1.vhd" "ShiftLeft0~46" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~48\"" {  } { { "ALU1.vhd" "ShiftLeft0~48" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~49\"" {  } { { "ALU1.vhd" "ShiftLeft0~49" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~51\"" {  } { { "ALU1.vhd" "ShiftLeft0~51" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~52\"" {  } { { "ALU1.vhd" "ShiftLeft0~52" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~54\"" {  } { { "ALU1.vhd" "ShiftLeft0~54" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~55\"" {  } { { "ALU1.vhd" "ShiftLeft0~55" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~57\"" {  } { { "ALU1.vhd" "ShiftLeft0~57" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~58\"" {  } { { "ALU1.vhd" "ShiftLeft0~58" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~60\"" {  } { { "ALU1.vhd" "ShiftLeft0~60" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~61\"" {  } { { "ALU1.vhd" "ShiftLeft0~61" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~63\"" {  } { { "ALU1.vhd" "ShiftLeft0~63" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~64 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~64\"" {  } { { "ALU1.vhd" "ShiftLeft0~64" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~66 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~66\"" {  } { { "ALU1.vhd" "ShiftLeft0~66" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~67 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~67\"" {  } { { "ALU1.vhd" "ShiftLeft0~67" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~69 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~69\"" {  } { { "ALU1.vhd" "ShiftLeft0~69" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~70 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~70\"" {  } { { "ALU1.vhd" "ShiftLeft0~70" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~72 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~72\"" {  } { { "ALU1.vhd" "ShiftLeft0~72" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~73 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~73\"" {  } { { "ALU1.vhd" "ShiftLeft0~73" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~75 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~75\"" {  } { { "ALU1.vhd" "ShiftLeft0~75" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~76 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~76\"" {  } { { "ALU1.vhd" "ShiftLeft0~76" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~78 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~78\"" {  } { { "ALU1.vhd" "ShiftLeft0~78" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~79 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~79\"" {  } { { "ALU1.vhd" "ShiftLeft0~79" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~81 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~81\"" {  } { { "ALU1.vhd" "ShiftLeft0~81" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~82 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~82\"" {  } { { "ALU1.vhd" "ShiftLeft0~82" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~84 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~84\"" {  } { { "ALU1.vhd" "ShiftLeft0~84" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~85 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~85\"" {  } { { "ALU1.vhd" "ShiftLeft0~85" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~87 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~87\"" {  } { { "ALU1.vhd" "ShiftLeft0~87" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~88 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~88\"" {  } { { "ALU1.vhd" "ShiftLeft0~88" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~90 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~90\"" {  } { { "ALU1.vhd" "ShiftLeft0~90" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~91 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~91\"" {  } { { "ALU1.vhd" "ShiftLeft0~91" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~93 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~93\"" {  } { { "ALU1.vhd" "ShiftLeft0~93" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~94 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~94\"" {  } { { "ALU1.vhd" "ShiftLeft0~94" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~96 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~96\"" {  } { { "ALU1.vhd" "ShiftLeft0~96" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~97 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~97\"" {  } { { "ALU1.vhd" "ShiftLeft0~97" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~99 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~99\"" {  } { { "ALU1.vhd" "ShiftLeft0~99" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~100 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~100\"" {  } { { "ALU1.vhd" "ShiftLeft0~100" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~102 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~102\"" {  } { { "ALU1.vhd" "ShiftLeft0~102" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~103 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~103\"" {  } { { "ALU1.vhd" "ShiftLeft0~103" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~105 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~105\"" {  } { { "ALU1.vhd" "ShiftLeft0~105" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~106 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~106\"" {  } { { "ALU1.vhd" "ShiftLeft0~106" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~108 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~108\"" {  } { { "ALU1.vhd" "ShiftLeft0~108" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~109 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~109\"" {  } { { "ALU1.vhd" "ShiftLeft0~109" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~111 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~111\"" {  } { { "ALU1.vhd" "ShiftLeft0~111" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~112 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~112\"" {  } { { "ALU1.vhd" "ShiftLeft0~112" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~114 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~114\"" {  } { { "ALU1.vhd" "ShiftLeft0~114" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~115 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~115\"" {  } { { "ALU1.vhd" "ShiftLeft0~115" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~117 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~117\"" {  } { { "ALU1.vhd" "ShiftLeft0~117" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~118 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~118\"" {  } { { "ALU1.vhd" "ShiftLeft0~118" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~120 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~120\"" {  } { { "ALU1.vhd" "ShiftLeft0~120" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~121 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~121\"" {  } { { "ALU1.vhd" "ShiftLeft0~121" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~123 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~123\"" {  } { { "ALU1.vhd" "ShiftLeft0~123" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~124 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~124\"" {  } { { "ALU1.vhd" "ShiftLeft0~124" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~126 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~126\"" {  } { { "ALU1.vhd" "ShiftLeft0~126" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~127 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~127\"" {  } { { "ALU1.vhd" "ShiftLeft0~127" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~129 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~129\"" {  } { { "ALU1.vhd" "ShiftLeft0~129" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftLeft0~130 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftLeft0~130\"" {  } { { "ALU1.vhd" "ShiftLeft0~130" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~34\"" {  } { { "ALU1.vhd" "ShiftRight0~34" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~35\"" {  } { { "ALU1.vhd" "ShiftRight0~35" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~36\"" {  } { { "ALU1.vhd" "ShiftRight0~36" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~37\"" {  } { { "ALU1.vhd" "ShiftRight0~37" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~38\"" {  } { { "ALU1.vhd" "ShiftRight0~38" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~39\"" {  } { { "ALU1.vhd" "ShiftRight0~39" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~40\"" {  } { { "ALU1.vhd" "ShiftRight0~40" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~41\"" {  } { { "ALU1.vhd" "ShiftRight0~41" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~42\"" {  } { { "ALU1.vhd" "ShiftRight0~42" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~43\"" {  } { { "ALU1.vhd" "ShiftRight0~43" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~45\"" {  } { { "ALU1.vhd" "ShiftRight0~45" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~46\"" {  } { { "ALU1.vhd" "ShiftRight0~46" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~47\"" {  } { { "ALU1.vhd" "ShiftRight0~47" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~48\"" {  } { { "ALU1.vhd" "ShiftRight0~48" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~49\"" {  } { { "ALU1.vhd" "ShiftRight0~49" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~50\"" {  } { { "ALU1.vhd" "ShiftRight0~50" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~51\"" {  } { { "ALU1.vhd" "ShiftRight0~51" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~52\"" {  } { { "ALU1.vhd" "ShiftRight0~52" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~53\"" {  } { { "ALU1.vhd" "ShiftRight0~53" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~54\"" {  } { { "ALU1.vhd" "ShiftRight0~54" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~56\"" {  } { { "ALU1.vhd" "ShiftRight0~56" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~57\"" {  } { { "ALU1.vhd" "ShiftRight0~57" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~58\"" {  } { { "ALU1.vhd" "ShiftRight0~58" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~59\"" {  } { { "ALU1.vhd" "ShiftRight0~59" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~60\"" {  } { { "ALU1.vhd" "ShiftRight0~60" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~61\"" {  } { { "ALU1.vhd" "ShiftRight0~61" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~62\"" {  } { { "ALU1.vhd" "ShiftRight0~62" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~63\"" {  } { { "ALU1.vhd" "ShiftRight0~63" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~64 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~64\"" {  } { { "ALU1.vhd" "ShiftRight0~64" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~65 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~65\"" {  } { { "ALU1.vhd" "ShiftRight0~65" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~67 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~67\"" {  } { { "ALU1.vhd" "ShiftRight0~67" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~68 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~68\"" {  } { { "ALU1.vhd" "ShiftRight0~68" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~69 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~69\"" {  } { { "ALU1.vhd" "ShiftRight0~69" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~70 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~70\"" {  } { { "ALU1.vhd" "ShiftRight0~70" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~71 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~71\"" {  } { { "ALU1.vhd" "ShiftRight0~71" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~72 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~72\"" {  } { { "ALU1.vhd" "ShiftRight0~72" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~73 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~73\"" {  } { { "ALU1.vhd" "ShiftRight0~73" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~74 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~74\"" {  } { { "ALU1.vhd" "ShiftRight0~74" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~75 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~75\"" {  } { { "ALU1.vhd" "ShiftRight0~75" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~76 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~76\"" {  } { { "ALU1.vhd" "ShiftRight0~76" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~78 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~78\"" {  } { { "ALU1.vhd" "ShiftRight0~78" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~79 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~79\"" {  } { { "ALU1.vhd" "ShiftRight0~79" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~80 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~80\"" {  } { { "ALU1.vhd" "ShiftRight0~80" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~82 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~82\"" {  } { { "ALU1.vhd" "ShiftRight0~82" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~83 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~83\"" {  } { { "ALU1.vhd" "ShiftRight0~83" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~85 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~85\"" {  } { { "ALU1.vhd" "ShiftRight0~85" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~86 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~86\"" {  } { { "ALU1.vhd" "ShiftRight0~86" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~88 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~88\"" {  } { { "ALU1.vhd" "ShiftRight0~88" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~89 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~89\"" {  } { { "ALU1.vhd" "ShiftRight0~89" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~91 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~91\"" {  } { { "ALU1.vhd" "ShiftRight0~91" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~92 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~92\"" {  } { { "ALU1.vhd" "ShiftRight0~92" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~94 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~94\"" {  } { { "ALU1.vhd" "ShiftRight0~94" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~95 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~95\"" {  } { { "ALU1.vhd" "ShiftRight0~95" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~97 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~97\"" {  } { { "ALU1.vhd" "ShiftRight0~97" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~98 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~98\"" {  } { { "ALU1.vhd" "ShiftRight0~98" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~100 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~100\"" {  } { { "ALU1.vhd" "ShiftRight0~100" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~101 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~101\"" {  } { { "ALU1.vhd" "ShiftRight0~101" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~103 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~103\"" {  } { { "ALU1.vhd" "ShiftRight0~103" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~104 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~104\"" {  } { { "ALU1.vhd" "ShiftRight0~104" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~106 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~106\"" {  } { { "ALU1.vhd" "ShiftRight0~106" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~107 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~107\"" {  } { { "ALU1.vhd" "ShiftRight0~107" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~109 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~109\"" {  } { { "ALU1.vhd" "ShiftRight0~109" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~110 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~110\"" {  } { { "ALU1.vhd" "ShiftRight0~110" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~112 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~112\"" {  } { { "ALU1.vhd" "ShiftRight0~112" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~113 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~113\"" {  } { { "ALU1.vhd" "ShiftRight0~113" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight0~115 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight0~115\"" {  } { { "ALU1.vhd" "ShiftRight0~115" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 58 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~34\"" {  } { { "ALU1.vhd" "ShiftRight1~34" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~35\"" {  } { { "ALU1.vhd" "ShiftRight1~35" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~36\"" {  } { { "ALU1.vhd" "ShiftRight1~36" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~37\"" {  } { { "ALU1.vhd" "ShiftRight1~37" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~38\"" {  } { { "ALU1.vhd" "ShiftRight1~38" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~39\"" {  } { { "ALU1.vhd" "ShiftRight1~39" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~40\"" {  } { { "ALU1.vhd" "ShiftRight1~40" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~41\"" {  } { { "ALU1.vhd" "ShiftRight1~41" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~42\"" {  } { { "ALU1.vhd" "ShiftRight1~42" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~43\"" {  } { { "ALU1.vhd" "ShiftRight1~43" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~45\"" {  } { { "ALU1.vhd" "ShiftRight1~45" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~46\"" {  } { { "ALU1.vhd" "ShiftRight1~46" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~47\"" {  } { { "ALU1.vhd" "ShiftRight1~47" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~48\"" {  } { { "ALU1.vhd" "ShiftRight1~48" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~49\"" {  } { { "ALU1.vhd" "ShiftRight1~49" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~50\"" {  } { { "ALU1.vhd" "ShiftRight1~50" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~51\"" {  } { { "ALU1.vhd" "ShiftRight1~51" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~52\"" {  } { { "ALU1.vhd" "ShiftRight1~52" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~53\"" {  } { { "ALU1.vhd" "ShiftRight1~53" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~54\"" {  } { { "ALU1.vhd" "ShiftRight1~54" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~56\"" {  } { { "ALU1.vhd" "ShiftRight1~56" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~57\"" {  } { { "ALU1.vhd" "ShiftRight1~57" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~58\"" {  } { { "ALU1.vhd" "ShiftRight1~58" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~59\"" {  } { { "ALU1.vhd" "ShiftRight1~59" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~60\"" {  } { { "ALU1.vhd" "ShiftRight1~60" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~61\"" {  } { { "ALU1.vhd" "ShiftRight1~61" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~62\"" {  } { { "ALU1.vhd" "ShiftRight1~62" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~63\"" {  } { { "ALU1.vhd" "ShiftRight1~63" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~64 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~64\"" {  } { { "ALU1.vhd" "ShiftRight1~64" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~65 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~65\"" {  } { { "ALU1.vhd" "ShiftRight1~65" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~67 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~67\"" {  } { { "ALU1.vhd" "ShiftRight1~67" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~68 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~68\"" {  } { { "ALU1.vhd" "ShiftRight1~68" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~69 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~69\"" {  } { { "ALU1.vhd" "ShiftRight1~69" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~70 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~70\"" {  } { { "ALU1.vhd" "ShiftRight1~70" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~71 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~71\"" {  } { { "ALU1.vhd" "ShiftRight1~71" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~72 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~72\"" {  } { { "ALU1.vhd" "ShiftRight1~72" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~73 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~73\"" {  } { { "ALU1.vhd" "ShiftRight1~73" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~74 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~74\"" {  } { { "ALU1.vhd" "ShiftRight1~74" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~75 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~75\"" {  } { { "ALU1.vhd" "ShiftRight1~75" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~76 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~76\"" {  } { { "ALU1.vhd" "ShiftRight1~76" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~78 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~78\"" {  } { { "ALU1.vhd" "ShiftRight1~78" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~79 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~79\"" {  } { { "ALU1.vhd" "ShiftRight1~79" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~81 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~81\"" {  } { { "ALU1.vhd" "ShiftRight1~81" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~82 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~82\"" {  } { { "ALU1.vhd" "ShiftRight1~82" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~84 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~84\"" {  } { { "ALU1.vhd" "ShiftRight1~84" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~85 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~85\"" {  } { { "ALU1.vhd" "ShiftRight1~85" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~87 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~87\"" {  } { { "ALU1.vhd" "ShiftRight1~87" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~88 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~88\"" {  } { { "ALU1.vhd" "ShiftRight1~88" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~90 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~90\"" {  } { { "ALU1.vhd" "ShiftRight1~90" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~91 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~91\"" {  } { { "ALU1.vhd" "ShiftRight1~91" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~93 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~93\"" {  } { { "ALU1.vhd" "ShiftRight1~93" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~94 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~94\"" {  } { { "ALU1.vhd" "ShiftRight1~94" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~96 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~96\"" {  } { { "ALU1.vhd" "ShiftRight1~96" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~97 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~97\"" {  } { { "ALU1.vhd" "ShiftRight1~97" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~99 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~99\"" {  } { { "ALU1.vhd" "ShiftRight1~99" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~100 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~100\"" {  } { { "ALU1.vhd" "ShiftRight1~100" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~102 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~102\"" {  } { { "ALU1.vhd" "ShiftRight1~102" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~103 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~103\"" {  } { { "ALU1.vhd" "ShiftRight1~103" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~105 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~105\"" {  } { { "ALU1.vhd" "ShiftRight1~105" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~106 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~106\"" {  } { { "ALU1.vhd" "ShiftRight1~106" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~108 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~108\"" {  } { { "ALU1.vhd" "ShiftRight1~108" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~109 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~109\"" {  } { { "ALU1.vhd" "ShiftRight1~109" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~111 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~111\"" {  } { { "ALU1.vhd" "ShiftRight1~111" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst21\|ShiftRight1~112 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst21\|ShiftRight1~112\"" {  } { { "ALU1.vhd" "ShiftRight1~112" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ALU1.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst16\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"ram:inst16\|lpm_mux:Mux0\"" {  } { { "ram.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 49 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst16\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"ram:inst16\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/ram.vhd" 49 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_kpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kpc " "Info: Found entity 1: mux_kpc" {  } { { "db/mux_kpc.tdf" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/db/mux_kpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux0\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_frc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_frc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_frc " "Info: Found entity 1: mux_frc" {  } { { "db/mux_frc.tdf" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/db/mux_frc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux1\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux2\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux3\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux4\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux5\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux6\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux7 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux7\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux7 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 59 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux8\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux8 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux9 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux9\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux9 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux10 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux10\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux10 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux11 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux11\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux11 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux12 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux12\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux12 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux13 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux13\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux13 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux14 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux14\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux14 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux15 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux15\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux15 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 60 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux16 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux16\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux16 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux17 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux17\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux17 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux18 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux18\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux18 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux19 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux19\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux19 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux20 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux20\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux20 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux21 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux21\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux21 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux22 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux22\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux22 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst4\|lpm_mux:Mux23 " "Info: Elaborated megafunction instantiation \"rom:inst4\|lpm_mux:Mux23\"" {  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst4\|lpm_mux:Mux23 " "Info: Instantiated megafunction \"rom:inst4\|lpm_mux:Mux23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/rom.vhd" 61 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control1:inst31\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"control1:inst31\|lpm_mux:Mux0\"" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control1:inst31\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"control1:inst31\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 30 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_qpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qpc " "Info: Found entity 1: mux_qpc" {  } { { "db/mux_qpc.tdf" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/db/mux_qpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control1:inst31\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"control1:inst31\|lpm_mux:Mux1\"" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control1:inst31\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"control1:inst31\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 30 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control1:inst31\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"control1:inst31\|lpm_mux:Mux2\"" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control1:inst31\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"control1:inst31\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control1:inst31\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"control1:inst31\|lpm_mux:Mux3\"" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control1:inst31\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"control1:inst31\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control1:inst31\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"control1:inst31\|lpm_mux:Mux4\"" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control1:inst31\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"control1:inst31\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 47 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control1:inst31\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"control1:inst31\|lpm_mux:Mux5\"" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control1:inst31\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"control1:inst31\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 47 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control1:inst31\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"control1:inst31\|lpm_mux:Mux6\"" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control1:inst31\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"control1:inst31\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 47 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control1:inst31\|lpm_mux:Mux7 " "Info: Elaborated megafunction instantiation \"control1:inst31\|lpm_mux:Mux7\"" {  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control1:inst31\|lpm_mux:Mux7 " "Info: Instantiated megafunction \"control1:inst31\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control1.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/control1.vhd" 47 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "register_set:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"register_set:inst1\|lpm_mux:Mux0\"" {  } { { "register_set.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register_set:inst1\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"register_set:inst1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "register_set.vhd" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/register_set.vhd" 50 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lpc " "Info: Found entity 1: mux_lpc" {  } { { "db/mux_lpc.tdf" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/db/mux_lpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_0 " "Info: Elaborated megafunction instantiation \"ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_0 " "Info: Instantiated megafunction \"ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0oc " "Info: Found entity 1: mux_0oc" {  } { { "db/mux_0oc.tdf" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/db/mux_0oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_1 " "Info: Elaborated megafunction instantiation \"ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_1 " "Info: Instantiated megafunction \"ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_2 " "Info: Elaborated megafunction instantiation \"ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_2 " "Info: Instantiated megafunction \"ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a4d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_a4d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a4d " "Info: Found entity 1: mux_a4d" {  } { { "db/mux_a4d.tdf" "" { Text "E:/大四上学期/系统结构/课程设计/417109030209刘萍/CPU/db/mux_a4d.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_5 " "Info: Elaborated megafunction instantiation \"ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_5\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_5 " "Info: Instantiated megafunction \"ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_7 " "Info: Elaborated megafunction instantiation \"ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_7\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_7 " "Info: Instantiated megafunction \"ALU1:inst21\|lpm_mux:ShiftLeft0_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 20 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 22:26:57 2021 " "Info: Processing ended: Thu Jan 07 22:26:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
