

================================================================
== Vitis HLS Report for 'matrix_mul_Pipeline_writeC_inner'
================================================================
* Date:           Wed Nov 13 09:18:14 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrix_mul_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  13.320 ns|         ?|    4|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- writeC_inner  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      84|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       69|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       69|     129|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_121_p2         |         +|   0|  0|  38|          31|           1|
    |add_ln80_fu_131_p2         |         +|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln78_fu_115_p2        |      icmp|   0|  0|  19|          31|          31|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  84|          80|          51|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   31|         62|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |j_fu_60                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   65|        130|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln78_reg_168                 |   1|   0|    1|          0|
    |j_fu_60                           |  31|   0|   31|          0|
    |local_C_load_reg_182              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  69|   0|   69|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_writeC_inner|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_writeC_inner|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_writeC_inner|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_writeC_inner|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_writeC_inner|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_writeC_inner|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                             gmem2|       pointer|
|sext_ln78             |   in|   62|     ap_none|                         sext_ln78|        scalar|
|N                     |   in|   31|     ap_none|                                 N|        scalar|
|zext_ln80             |   in|   16|     ap_none|                         zext_ln80|        scalar|
|local_C_address0      |  out|   16|   ap_memory|                           local_C|         array|
|local_C_ce0           |  out|    1|   ap_memory|                           local_C|         array|
|local_C_q0            |   in|   32|   ap_memory|                           local_C|         array|
+----------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln80_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln80"   --->   Operation 7 'read' 'zext_ln80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%N_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %N"   --->   Operation 8 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln78_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln78"   --->   Operation 9 'read' 'sext_ln78_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln78_cast = sext i62 %sext_ln78_read"   --->   Operation 10 'sext' 'sext_ln78_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 4096, void @empty_8, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc111"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [./src/matrix_mul.cpp:80]   --->   Operation 14 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%icmp_ln78 = icmp_eq  i31 %j_1, i31 %N_read" [./src/matrix_mul.cpp:78]   --->   Operation 15 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.87ns)   --->   "%add_ln78 = add i31 %j_1, i31 1" [./src/matrix_mul.cpp:78]   --->   Operation 16 'add' 'add_ln78' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc111.split, void %for.inc114.loopexit.exitStub" [./src/matrix_mul.cpp:78]   --->   Operation 17 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i31 %j_1" [./src/matrix_mul.cpp:80]   --->   Operation 18 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln80 = add i16 %zext_ln80_read, i16 %trunc_ln80" [./src/matrix_mul.cpp:80]   --->   Operation 19 'add' 'add_ln80' <Predicate = (!icmp_ln78)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i16 %add_ln80" [./src/matrix_mul.cpp:80]   --->   Operation 20 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i32 %local_C, i64 0, i64 %zext_ln80_1" [./src/matrix_mul.cpp:80]   --->   Operation 21 'getelementptr' 'local_C_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.24ns)   --->   "%local_C_load = load i16 %local_C_addr" [./src/matrix_mul.cpp:80]   --->   Operation 22 'load' 'local_C_load' <Predicate = (!icmp_ln78)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln78 = store i31 %add_ln78, i31 %j" [./src/matrix_mul.cpp:78]   --->   Operation 23 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln78_cast" [./src/matrix_mul.cpp:78]   --->   Operation 25 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (1.24ns)   --->   "%local_C_load = load i16 %local_C_addr" [./src/matrix_mul.cpp:80]   --->   Operation 27 'load' 'local_C_load' <Predicate = (!icmp_ln78)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [./src/matrix_mul.cpp:79]   --->   Operation 28 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [./src/matrix_mul.cpp:78]   --->   Operation 29 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %local_C_load" [./src/matrix_mul.cpp:80]   --->   Operation 30 'bitcast' 'bitcast_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.43ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem2_addr, i32 %bitcast_ln80, i4 15" [./src/matrix_mul.cpp:80]   --->   Operation 31 'write' 'write_ln80' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.inc111" [./src/matrix_mul.cpp:78]   --->   Operation 32 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln78]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln80]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 0100]
zext_ln80_read    (read             ) [ 0000]
N_read            (read             ) [ 0000]
sext_ln78_read    (read             ) [ 0000]
sext_ln78_cast    (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
j_1               (load             ) [ 0000]
icmp_ln78         (icmp             ) [ 0110]
add_ln78          (add              ) [ 0000]
br_ln78           (br               ) [ 0000]
trunc_ln80        (trunc            ) [ 0000]
add_ln80          (add              ) [ 0000]
zext_ln80_1       (zext             ) [ 0000]
local_C_addr      (getelementptr    ) [ 0110]
store_ln78        (store            ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
gmem2_addr        (getelementptr    ) [ 0101]
empty             (speclooptripcount) [ 0000]
local_C_load      (load             ) [ 0101]
specpipeline_ln79 (specpipeline     ) [ 0000]
specloopname_ln78 (specloopname     ) [ 0000]
bitcast_ln80      (bitcast          ) [ 0000]
write_ln80        (write            ) [ 0000]
br_ln78           (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln78">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="N">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln80">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_C">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln80_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln80_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="N_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="31" slack="0"/>
<pin id="72" dir="0" index="1" bw="31" slack="0"/>
<pin id="73" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln78_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="62" slack="0"/>
<pin id="78" dir="0" index="1" bw="62" slack="0"/>
<pin id="79" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln78_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln80_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="1"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="0" index="3" bw="1" slack="0"/>
<pin id="87" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="local_C_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="16" slack="0"/>
<pin id="94" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_C_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sext_ln78_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="62" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="31" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="j_1_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="31" slack="0"/>
<pin id="114" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln78_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="31" slack="0"/>
<pin id="117" dir="0" index="1" bw="31" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln78_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="31" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln80_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="31" slack="0"/>
<pin id="129" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln80_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="0"/>
<pin id="134" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln80_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln78_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="0" index="1" bw="31" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="gmem2_addr_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="1"/>
<pin id="150" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bitcast_ln80_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln80/3 "/>
</bind>
</comp>

<comp id="156" class="1005" name="j_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="0"/>
<pin id="158" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="163" class="1005" name="sext_ln78_cast_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln78_cast "/>
</bind>
</comp>

<comp id="168" class="1005" name="icmp_ln78_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="172" class="1005" name="local_C_addr_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="1"/>
<pin id="174" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="local_C_addr "/>
</bind>
</comp>

<comp id="177" class="1005" name="gmem2_addr_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="182" class="1005" name="local_C_load_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_C_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="56" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="58" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="76" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="70" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="112" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="64" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="127" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="146"><net_src comp="121" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="159"><net_src comp="60" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="166"><net_src comp="103" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="171"><net_src comp="115" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="90" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="180"><net_src comp="147" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="185"><net_src comp="97" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="152" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {3 }
 - Input state : 
	Port: matrix_mul_Pipeline_writeC_inner : gmem2 | {}
	Port: matrix_mul_Pipeline_writeC_inner : sext_ln78 | {1 }
	Port: matrix_mul_Pipeline_writeC_inner : N | {1 }
	Port: matrix_mul_Pipeline_writeC_inner : zext_ln80 | {1 }
	Port: matrix_mul_Pipeline_writeC_inner : local_C | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln78 : 2
		add_ln78 : 2
		br_ln78 : 3
		trunc_ln80 : 2
		add_ln80 : 3
		zext_ln80_1 : 4
		local_C_addr : 5
		local_C_load : 6
		store_ln78 : 3
	State 2
	State 3
		write_ln80 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln78_fu_121      |    0    |    38   |
|          |      add_ln80_fu_131      |    0    |    23   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln78_fu_115     |    0    |    19   |
|----------|---------------------------|---------|---------|
|          | zext_ln80_read_read_fu_64 |    0    |    0    |
|   read   |     N_read_read_fu_70     |    0    |    0    |
|          | sext_ln78_read_read_fu_76 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln80_write_fu_82  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln78_cast_fu_103   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln80_fu_127     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     zext_ln80_1_fu_137    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    80   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  gmem2_addr_reg_177  |   32   |
|   icmp_ln78_reg_168  |    1   |
|       j_reg_156      |   31   |
| local_C_addr_reg_172 |   16   |
| local_C_load_reg_182 |   32   |
|sext_ln78_cast_reg_163|   64   |
+----------------------+--------+
|         Total        |   176  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_97 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   80   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   176  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   176  |   89   |
+-----------+--------+--------+--------+
