INFO: [Vivado 12-3442] The output from report_compile_order is primarily targeted for human readability and ease of use. The 'get_files' command, with the -compile_order and -used_in options, produces this same information in a format that is better suited for automated scripts.
Constraint evaluation order for 'synthesis' with fileset 'sources_1' & with fileset 'constrs_1':
Index  File Name  Used_In  Scoped_To_Ref  Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  ---------  -------  -------------  ---------------  ----------------  --------------  --------------
< empty >


Constraint evaluation order for 'implementation' with fileset 'sources_1' & with fileset 'constrs_1':
Index  File Name                Used_In       Scoped_To_Ref  Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  -----------------------  ------------  -------------  ---------------  ----------------  --------------  -------------------------------------------------------------------------------------------------------------
1      ddr3.xdc                 Synth & Impl  ddr3                            EARLY                             /home/sidharth/Wally/cvw/fpga/generator/WallyFPGA.gen/sources_1/ip/ddr3/ddr3/user_design/constraints/ddr3.xdc
2      sysrst_board.xdc         Synth & Impl  sysrst         U0               EARLY                             /home/sidharth/Wally/cvw/fpga/generator/WallyFPGA.gen/sources_1/ip/sysrst/sysrst_board.xdc
3      sysrst.xdc               Synth & Impl  sysrst         U0               EARLY                             /home/sidharth/Wally/cvw/fpga/generator/WallyFPGA.gen/sources_1/ip/sysrst/sysrst.xdc
4      mmcm_board.xdc           Synth & Impl  mmcm           inst             EARLY                             /home/sidharth/Wally/cvw/fpga/generator/WallyFPGA.gen/sources_1/ip/mmcm/mmcm_board.xdc
5      mmcm.xdc                 Synth & Impl  mmcm           inst             EARLY                             /home/sidharth/Wally/cvw/fpga/generator/WallyFPGA.gen/sources_1/ip/mmcm/mmcm.xdc
6      clkconverter_clocks.xdc  Impl          clkconverter   inst             LATE                              /home/sidharth/Wally/cvw/fpga/generator/WallyFPGA.gen/sources_1/ip/clkconverter/clkconverter_clocks.xdc


