multiline_comment|/* linux/arch/arm/mach-s3c2410/mach-bast.c&n; *&n; * Copyright (c) 2003-2005 Simtec Electronics&n; *   Ben Dooks &lt;ben@simtec.co.uk&gt;&n; *&n; * http://www.simtec.co.uk/products/EB2410ITX/&n; *&n; * This program is free software; you can redistribute it and/or modify&n; * it under the terms of the GNU General Public License version 2 as&n; * published by the Free Software Foundation.&n; *&n; * Modifications:&n; *     14-Sep-2004 BJD  USB power control&n; *     20-Aug-2004 BJD  Added s3c2410_board struct&n; *     18-Aug-2004 BJD  Added platform devices from default set&n; *     16-May-2003 BJD  Created initial version&n; *     16-Aug-2003 BJD  Fixed header files and copyright, added URL&n; *     05-Sep-2003 BJD  Moved to v2.6 kernel&n; *     06-Jan-2003 BJD  Updates for &lt;arch/map.h&gt;&n; *     18-Jan-2003 BJD  Added serial port configuration&n; *     05-Oct-2004 BJD  Power management code&n; *     04-Nov-2004 BJD  Updated serial port clocks&n; *     04-Jan-2005 BJD  New uart init call&n; *     10-Jan-2005 BJD  Removed include of s3c2410.h&n; *     14-Jan-2005 BJD  Add support for muitlple NAND devices&n; *     03-Mar-2005 BJD  Ensured that bast-cpld.h is included&n; *     10-Mar-2005 LCVR Changed S3C2410_VA to S3C24XX_VA&n;*/
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/list.h&gt;
macro_line|#include &lt;linux/timer.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/device.h&gt;
macro_line|#include &lt;asm/mach/arch.h&gt;
macro_line|#include &lt;asm/mach/map.h&gt;
macro_line|#include &lt;asm/mach/irq.h&gt;
macro_line|#include &lt;asm/arch/bast-map.h&gt;
macro_line|#include &lt;asm/arch/bast-irq.h&gt;
macro_line|#include &lt;asm/arch/bast-cpld.h&gt;
macro_line|#include &lt;asm/hardware.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/mach-types.h&gt;
singleline_comment|//#include &lt;asm/debug-ll.h&gt;
macro_line|#include &lt;asm/arch/regs-serial.h&gt;
macro_line|#include &lt;asm/arch/regs-gpio.h&gt;
macro_line|#include &lt;asm/arch/regs-mem.h&gt;
macro_line|#include &lt;asm/arch/nand.h&gt;
macro_line|#include &lt;linux/mtd/mtd.h&gt;
macro_line|#include &lt;linux/mtd/nand.h&gt;
macro_line|#include &lt;linux/mtd/nand_ecc.h&gt;
macro_line|#include &lt;linux/mtd/partitions.h&gt;
macro_line|#include &quot;clock.h&quot;
macro_line|#include &quot;devs.h&quot;
macro_line|#include &quot;cpu.h&quot;
macro_line|#include &quot;usb-simtec.h&quot;
macro_line|#include &quot;pm.h&quot;
DECL|macro|COPYRIGHT
mdefine_line|#define COPYRIGHT &quot;, (c) 2004-2005 Simtec Electronics&quot;
multiline_comment|/* macros for virtual address mods for the io space entries */
DECL|macro|VA_C5
mdefine_line|#define VA_C5(item) ((item) + BAST_VAM_CS5)
DECL|macro|VA_C4
mdefine_line|#define VA_C4(item) ((item) + BAST_VAM_CS4)
DECL|macro|VA_C3
mdefine_line|#define VA_C3(item) ((item) + BAST_VAM_CS3)
DECL|macro|VA_C2
mdefine_line|#define VA_C2(item) ((item) + BAST_VAM_CS2)
multiline_comment|/* macros to modify the physical addresses for io space */
DECL|macro|PA_CS2
mdefine_line|#define PA_CS2(item) ((item) + S3C2410_CS2)
DECL|macro|PA_CS3
mdefine_line|#define PA_CS3(item) ((item) + S3C2410_CS3)
DECL|macro|PA_CS4
mdefine_line|#define PA_CS4(item) ((item) + S3C2410_CS4)
DECL|macro|PA_CS5
mdefine_line|#define PA_CS5(item) ((item) + S3C2410_CS5)
DECL|variable|__initdata
r_static
r_struct
id|map_desc
id|bast_iodesc
(braket
)braket
id|__initdata
op_assign
(brace
multiline_comment|/* ISA IO areas */
(brace
id|S3C24XX_VA_ISA_BYTE
comma
id|PA_CS2
c_func
(paren
id|BAST_PA_ISAIO
)paren
comma
id|SZ_16M
comma
id|MT_DEVICE
)brace
comma
(brace
id|S3C24XX_VA_ISA_WORD
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_ISAIO
)paren
comma
id|SZ_16M
comma
id|MT_DEVICE
)brace
comma
multiline_comment|/* we could possibly compress the next set down into a set of smaller tables&n;   * pagetables, but that would mean using an L2 section, and it still means&n;   * we cannot actually feed the same register to an LDR due to 16K spacing&n;   */
multiline_comment|/* bast CPLD control registers, and external interrupt controls */
(brace
id|BAST_VA_CTRL1
comma
id|BAST_PA_CTRL1
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|BAST_VA_CTRL2
comma
id|BAST_PA_CTRL2
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|BAST_VA_CTRL3
comma
id|BAST_PA_CTRL3
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|BAST_VA_CTRL4
comma
id|BAST_PA_CTRL4
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
multiline_comment|/* PC104 IRQ mux */
(brace
id|BAST_VA_PC104_IRQREQ
comma
id|BAST_PA_PC104_IRQREQ
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|BAST_VA_PC104_IRQRAW
comma
id|BAST_PA_PC104_IRQRAW
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|BAST_VA_PC104_IRQMASK
comma
id|BAST_PA_PC104_IRQMASK
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
multiline_comment|/* onboard 8bit lcd port */
(brace
id|BAST_VA_LCD_RCMD1
comma
id|BAST_PA_LCD_RCMD1
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|BAST_VA_LCD_WCMD1
comma
id|BAST_PA_LCD_WCMD1
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|BAST_VA_LCD_RDATA1
comma
id|BAST_PA_LCD_RDATA1
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|BAST_VA_LCD_WDATA1
comma
id|BAST_PA_LCD_WDATA1
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|BAST_VA_LCD_RCMD2
comma
id|BAST_PA_LCD_RCMD2
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|BAST_VA_LCD_WCMD2
comma
id|BAST_PA_LCD_WCMD2
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|BAST_VA_LCD_RDATA2
comma
id|BAST_PA_LCD_RDATA2
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|BAST_VA_LCD_WDATA2
comma
id|BAST_PA_LCD_WDATA2
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
multiline_comment|/* peripheral space... one for each of fast/slow/byte/16bit */
multiline_comment|/* note, ide is only decoded in word space, even though some registers&n;   * are only 8bit */
multiline_comment|/* slow, byte */
(brace
id|VA_C2
c_func
(paren
id|BAST_VA_ISAIO
)paren
comma
id|PA_CS2
c_func
(paren
id|BAST_PA_ISAIO
)paren
comma
id|SZ_16M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C2
c_func
(paren
id|BAST_VA_ISAMEM
)paren
comma
id|PA_CS2
c_func
(paren
id|BAST_PA_ISAMEM
)paren
comma
id|SZ_16M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C2
c_func
(paren
id|BAST_VA_ASIXNET
)paren
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_ASIXNET
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C2
c_func
(paren
id|BAST_VA_SUPERIO
)paren
comma
id|PA_CS2
c_func
(paren
id|BAST_PA_SUPERIO
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C2
c_func
(paren
id|BAST_VA_DM9000
)paren
comma
id|PA_CS2
c_func
(paren
id|BAST_PA_DM9000
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C2
c_func
(paren
id|BAST_VA_IDEPRI
)paren
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_IDEPRI
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C2
c_func
(paren
id|BAST_VA_IDESEC
)paren
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_IDESEC
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C2
c_func
(paren
id|BAST_VA_IDEPRIAUX
)paren
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_IDEPRIAUX
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C2
c_func
(paren
id|BAST_VA_IDESECAUX
)paren
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_IDESECAUX
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
multiline_comment|/* slow, word */
(brace
id|VA_C3
c_func
(paren
id|BAST_VA_ISAIO
)paren
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_ISAIO
)paren
comma
id|SZ_16M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C3
c_func
(paren
id|BAST_VA_ISAMEM
)paren
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_ISAMEM
)paren
comma
id|SZ_16M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C3
c_func
(paren
id|BAST_VA_ASIXNET
)paren
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_ASIXNET
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C3
c_func
(paren
id|BAST_VA_SUPERIO
)paren
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_SUPERIO
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C3
c_func
(paren
id|BAST_VA_DM9000
)paren
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_DM9000
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C3
c_func
(paren
id|BAST_VA_IDEPRI
)paren
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_IDEPRI
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C3
c_func
(paren
id|BAST_VA_IDESEC
)paren
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_IDESEC
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C3
c_func
(paren
id|BAST_VA_IDEPRIAUX
)paren
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_IDEPRIAUX
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C3
c_func
(paren
id|BAST_VA_IDESECAUX
)paren
comma
id|PA_CS3
c_func
(paren
id|BAST_PA_IDESECAUX
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
multiline_comment|/* fast, byte */
(brace
id|VA_C4
c_func
(paren
id|BAST_VA_ISAIO
)paren
comma
id|PA_CS4
c_func
(paren
id|BAST_PA_ISAIO
)paren
comma
id|SZ_16M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C4
c_func
(paren
id|BAST_VA_ISAMEM
)paren
comma
id|PA_CS4
c_func
(paren
id|BAST_PA_ISAMEM
)paren
comma
id|SZ_16M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C4
c_func
(paren
id|BAST_VA_ASIXNET
)paren
comma
id|PA_CS5
c_func
(paren
id|BAST_PA_ASIXNET
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C4
c_func
(paren
id|BAST_VA_SUPERIO
)paren
comma
id|PA_CS4
c_func
(paren
id|BAST_PA_SUPERIO
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C4
c_func
(paren
id|BAST_VA_DM9000
)paren
comma
id|PA_CS4
c_func
(paren
id|BAST_PA_DM9000
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C4
c_func
(paren
id|BAST_VA_IDEPRI
)paren
comma
id|PA_CS5
c_func
(paren
id|BAST_PA_IDEPRI
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C4
c_func
(paren
id|BAST_VA_IDESEC
)paren
comma
id|PA_CS5
c_func
(paren
id|BAST_PA_IDESEC
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C4
c_func
(paren
id|BAST_VA_IDEPRIAUX
)paren
comma
id|PA_CS5
c_func
(paren
id|BAST_PA_IDEPRIAUX
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C4
c_func
(paren
id|BAST_VA_IDESECAUX
)paren
comma
id|PA_CS5
c_func
(paren
id|BAST_PA_IDESECAUX
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
multiline_comment|/* fast, word */
(brace
id|VA_C5
c_func
(paren
id|BAST_VA_ISAIO
)paren
comma
id|PA_CS5
c_func
(paren
id|BAST_PA_ISAIO
)paren
comma
id|SZ_16M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C5
c_func
(paren
id|BAST_VA_ISAMEM
)paren
comma
id|PA_CS5
c_func
(paren
id|BAST_PA_ISAMEM
)paren
comma
id|SZ_16M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C5
c_func
(paren
id|BAST_VA_ASIXNET
)paren
comma
id|PA_CS5
c_func
(paren
id|BAST_PA_ASIXNET
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C5
c_func
(paren
id|BAST_VA_SUPERIO
)paren
comma
id|PA_CS5
c_func
(paren
id|BAST_PA_SUPERIO
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C5
c_func
(paren
id|BAST_VA_DM9000
)paren
comma
id|PA_CS5
c_func
(paren
id|BAST_PA_DM9000
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C5
c_func
(paren
id|BAST_VA_IDEPRI
)paren
comma
id|PA_CS5
c_func
(paren
id|BAST_PA_IDEPRI
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C5
c_func
(paren
id|BAST_VA_IDESEC
)paren
comma
id|PA_CS5
c_func
(paren
id|BAST_PA_IDESEC
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C5
c_func
(paren
id|BAST_VA_IDEPRIAUX
)paren
comma
id|PA_CS5
c_func
(paren
id|BAST_PA_IDEPRIAUX
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
(brace
id|VA_C5
c_func
(paren
id|BAST_VA_IDESECAUX
)paren
comma
id|PA_CS5
c_func
(paren
id|BAST_PA_IDESECAUX
)paren
comma
id|SZ_1M
comma
id|MT_DEVICE
)brace
comma
)brace
suffix:semicolon
DECL|macro|UCON
mdefine_line|#define UCON S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK
DECL|macro|ULCON
mdefine_line|#define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB
DECL|macro|UFCON
mdefine_line|#define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE
DECL|variable|bast_serial_clocks
r_static
r_struct
id|s3c24xx_uart_clksrc
id|bast_serial_clocks
(braket
)braket
op_assign
(brace
(braket
l_int|0
)braket
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;uclk&quot;
comma
dot
id|divisor
op_assign
l_int|1
comma
dot
id|min_baud
op_assign
l_int|0
comma
dot
id|max_baud
op_assign
l_int|0
comma
)brace
comma
(braket
l_int|1
)braket
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;pclk&quot;
comma
dot
id|divisor
op_assign
l_int|1
comma
dot
id|min_baud
op_assign
l_int|0
comma
dot
id|max_baud
op_assign
l_float|0.
)brace
)brace
suffix:semicolon
DECL|variable|bast_uartcfgs
r_static
r_struct
id|s3c2410_uartcfg
id|bast_uartcfgs
(braket
)braket
op_assign
(brace
(braket
l_int|0
)braket
op_assign
(brace
dot
id|hwport
op_assign
l_int|0
comma
dot
id|flags
op_assign
l_int|0
comma
dot
id|ucon
op_assign
id|UCON
comma
dot
id|ulcon
op_assign
id|ULCON
comma
dot
id|ufcon
op_assign
id|UFCON
comma
dot
id|clocks
op_assign
id|bast_serial_clocks
comma
dot
id|clocks_size
op_assign
id|ARRAY_SIZE
c_func
(paren
id|bast_serial_clocks
)paren
)brace
comma
(braket
l_int|1
)braket
op_assign
(brace
dot
id|hwport
op_assign
l_int|1
comma
dot
id|flags
op_assign
l_int|0
comma
dot
id|ucon
op_assign
id|UCON
comma
dot
id|ulcon
op_assign
id|ULCON
comma
dot
id|ufcon
op_assign
id|UFCON
comma
dot
id|clocks
op_assign
id|bast_serial_clocks
comma
dot
id|clocks_size
op_assign
id|ARRAY_SIZE
c_func
(paren
id|bast_serial_clocks
)paren
)brace
comma
multiline_comment|/* port 2 is not actually used */
(braket
l_int|2
)braket
op_assign
(brace
dot
id|hwport
op_assign
l_int|2
comma
dot
id|flags
op_assign
l_int|0
comma
dot
id|ucon
op_assign
id|UCON
comma
dot
id|ulcon
op_assign
id|ULCON
comma
dot
id|ufcon
op_assign
id|UFCON
comma
dot
id|clocks
op_assign
id|bast_serial_clocks
comma
dot
id|clocks_size
op_assign
id|ARRAY_SIZE
c_func
(paren
id|bast_serial_clocks
)paren
)brace
)brace
suffix:semicolon
multiline_comment|/* NOR Flash on BAST board */
DECL|variable|bast_nor_resource
r_static
r_struct
id|resource
id|bast_nor_resource
(braket
)braket
op_assign
(brace
(braket
l_int|0
)braket
op_assign
(brace
dot
id|start
op_assign
id|S3C2410_CS1
op_plus
l_int|0x4000000
comma
dot
id|end
op_assign
id|S3C2410_CS1
op_plus
l_int|0x4000000
op_plus
(paren
l_int|32
op_star
l_int|1024
op_star
l_int|1024
)paren
op_minus
l_int|1
comma
dot
id|flags
op_assign
id|IORESOURCE_MEM
comma
)brace
)brace
suffix:semicolon
DECL|variable|bast_device_nor
r_static
r_struct
id|platform_device
id|bast_device_nor
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;bast-nor&quot;
comma
dot
id|id
op_assign
op_minus
l_int|1
comma
dot
id|num_resources
op_assign
id|ARRAY_SIZE
c_func
(paren
id|bast_nor_resource
)paren
comma
dot
id|resource
op_assign
id|bast_nor_resource
comma
)brace
suffix:semicolon
multiline_comment|/* NAND Flash on BAST board */
DECL|variable|smartmedia_map
r_static
r_int
id|smartmedia_map
(braket
)braket
op_assign
(brace
l_int|0
)brace
suffix:semicolon
DECL|variable|chip0_map
r_static
r_int
id|chip0_map
(braket
)braket
op_assign
(brace
l_int|1
)brace
suffix:semicolon
DECL|variable|chip1_map
r_static
r_int
id|chip1_map
(braket
)braket
op_assign
(brace
l_int|2
)brace
suffix:semicolon
DECL|variable|chip2_map
r_static
r_int
id|chip2_map
(braket
)braket
op_assign
(brace
l_int|3
)brace
suffix:semicolon
DECL|variable|bast_default_nand_part
r_struct
id|mtd_partition
id|bast_default_nand_part
(braket
)braket
op_assign
(brace
(braket
l_int|0
)braket
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;Boot Agent&quot;
comma
dot
id|size
op_assign
id|SZ_16K
comma
dot
id|offset
op_assign
l_int|0
)brace
comma
(braket
l_int|1
)braket
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;/boot&quot;
comma
dot
id|size
op_assign
id|SZ_4M
op_minus
id|SZ_16K
comma
dot
id|offset
op_assign
id|SZ_16K
comma
)brace
comma
(braket
l_int|2
)braket
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;user&quot;
comma
dot
id|offset
op_assign
id|SZ_4M
comma
dot
id|size
op_assign
id|MTDPART_SIZ_FULL
comma
)brace
)brace
suffix:semicolon
multiline_comment|/* the bast has 4 selectable slots for nand-flash, the three&n; * on-board chip areas, as well as the external SmartMedia&n; * slot.&n; *&n; * Note, there is no current hot-plug support for the SmartMedia&n; * socket.&n;*/
DECL|variable|bast_nand_sets
r_static
r_struct
id|s3c2410_nand_set
id|bast_nand_sets
(braket
)braket
op_assign
(brace
(braket
l_int|0
)braket
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;SmartMedia&quot;
comma
dot
id|nr_chips
op_assign
l_int|1
comma
dot
id|nr_map
op_assign
id|smartmedia_map
comma
dot
id|nr_partitions
op_assign
id|ARRAY_SIZE
c_func
(paren
id|bast_default_nand_part
)paren
comma
dot
id|partitions
op_assign
id|bast_default_nand_part
)brace
comma
(braket
l_int|1
)braket
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;chip0&quot;
comma
dot
id|nr_chips
op_assign
l_int|1
comma
dot
id|nr_map
op_assign
id|chip0_map
comma
dot
id|nr_partitions
op_assign
id|ARRAY_SIZE
c_func
(paren
id|bast_default_nand_part
)paren
comma
dot
id|partitions
op_assign
id|bast_default_nand_part
)brace
comma
(braket
l_int|2
)braket
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;chip1&quot;
comma
dot
id|nr_chips
op_assign
l_int|1
comma
dot
id|nr_map
op_assign
id|chip1_map
comma
dot
id|nr_partitions
op_assign
id|ARRAY_SIZE
c_func
(paren
id|bast_default_nand_part
)paren
comma
dot
id|partitions
op_assign
id|bast_default_nand_part
)brace
comma
(braket
l_int|3
)braket
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;chip2&quot;
comma
dot
id|nr_chips
op_assign
l_int|1
comma
dot
id|nr_map
op_assign
id|chip2_map
comma
dot
id|nr_partitions
op_assign
id|ARRAY_SIZE
c_func
(paren
id|bast_default_nand_part
)paren
comma
dot
id|partitions
op_assign
id|bast_default_nand_part
)brace
)brace
suffix:semicolon
DECL|function|bast_nand_select
r_static
r_void
id|bast_nand_select
c_func
(paren
r_struct
id|s3c2410_nand_set
op_star
id|set
comma
r_int
id|slot
)paren
(brace
r_int
r_int
id|tmp
suffix:semicolon
id|slot
op_assign
id|set-&gt;nr_map
(braket
id|slot
)braket
op_amp
l_int|3
suffix:semicolon
id|pr_debug
c_func
(paren
l_string|&quot;bast_nand: selecting slot %d (set %p,%p)&bslash;n&quot;
comma
id|slot
comma
id|set
comma
id|set-&gt;nr_map
)paren
suffix:semicolon
id|tmp
op_assign
id|__raw_readb
c_func
(paren
id|BAST_VA_CTRL2
)paren
suffix:semicolon
id|tmp
op_and_assign
id|BAST_CPLD_CTLR2_IDERST
suffix:semicolon
id|tmp
op_or_assign
id|slot
suffix:semicolon
id|tmp
op_or_assign
id|BAST_CPLD_CTRL2_WNAND
suffix:semicolon
id|pr_debug
c_func
(paren
l_string|&quot;bast_nand: ctrl2 now %02x&bslash;n&quot;
comma
id|tmp
)paren
suffix:semicolon
id|__raw_writeb
c_func
(paren
id|tmp
comma
id|BAST_VA_CTRL2
)paren
suffix:semicolon
)brace
DECL|variable|bast_nand_info
r_static
r_struct
id|s3c2410_platform_nand
id|bast_nand_info
op_assign
(brace
dot
id|tacls
op_assign
l_int|80
comma
dot
id|twrph0
op_assign
l_int|80
comma
dot
id|twrph1
op_assign
l_int|80
comma
dot
id|nr_sets
op_assign
id|ARRAY_SIZE
c_func
(paren
id|bast_nand_sets
)paren
comma
dot
id|sets
op_assign
id|bast_nand_sets
comma
dot
id|select_chip
op_assign
id|bast_nand_select
comma
)brace
suffix:semicolon
multiline_comment|/* Standard BAST devices */
DECL|variable|__initdata
r_static
r_struct
id|platform_device
op_star
id|bast_devices
(braket
)braket
id|__initdata
op_assign
(brace
op_amp
id|s3c_device_usb
comma
op_amp
id|s3c_device_lcd
comma
op_amp
id|s3c_device_wdt
comma
op_amp
id|s3c_device_i2c
comma
op_amp
id|s3c_device_iis
comma
op_amp
id|s3c_device_rtc
comma
op_amp
id|s3c_device_nand
comma
op_amp
id|bast_device_nor
)brace
suffix:semicolon
DECL|variable|bast_clocks
r_static
r_struct
id|clk
op_star
id|bast_clocks
(braket
)braket
op_assign
(brace
op_amp
id|s3c24xx_dclk0
comma
op_amp
id|s3c24xx_dclk1
comma
op_amp
id|s3c24xx_clkout0
comma
op_amp
id|s3c24xx_clkout1
comma
op_amp
id|s3c24xx_uclk
comma
)brace
suffix:semicolon
DECL|variable|__initdata
r_static
r_struct
id|s3c24xx_board
id|bast_board
id|__initdata
op_assign
(brace
dot
id|devices
op_assign
id|bast_devices
comma
dot
id|devices_count
op_assign
id|ARRAY_SIZE
c_func
(paren
id|bast_devices
)paren
comma
dot
id|clocks
op_assign
id|bast_clocks
comma
dot
id|clocks_count
op_assign
id|ARRAY_SIZE
c_func
(paren
id|bast_clocks
)paren
)brace
suffix:semicolon
DECL|function|bast_map_io
r_void
id|__init
id|bast_map_io
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* initialise the clocks */
id|s3c24xx_dclk0.parent
op_assign
l_int|NULL
suffix:semicolon
id|s3c24xx_dclk0.rate
op_assign
l_int|12
op_star
l_int|1000
op_star
l_int|1000
suffix:semicolon
id|s3c24xx_dclk1.parent
op_assign
l_int|NULL
suffix:semicolon
id|s3c24xx_dclk1.rate
op_assign
l_int|24
op_star
l_int|1000
op_star
l_int|1000
suffix:semicolon
id|s3c24xx_clkout0.parent
op_assign
op_amp
id|s3c24xx_dclk0
suffix:semicolon
id|s3c24xx_clkout1.parent
op_assign
op_amp
id|s3c24xx_dclk1
suffix:semicolon
id|s3c24xx_uclk.parent
op_assign
op_amp
id|s3c24xx_clkout1
suffix:semicolon
id|s3c_device_nand.dev.platform_data
op_assign
op_amp
id|bast_nand_info
suffix:semicolon
id|s3c24xx_init_io
c_func
(paren
id|bast_iodesc
comma
id|ARRAY_SIZE
c_func
(paren
id|bast_iodesc
)paren
)paren
suffix:semicolon
id|s3c24xx_init_clocks
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|s3c24xx_init_uarts
c_func
(paren
id|bast_uartcfgs
comma
id|ARRAY_SIZE
c_func
(paren
id|bast_uartcfgs
)paren
)paren
suffix:semicolon
id|s3c24xx_set_board
c_func
(paren
op_amp
id|bast_board
)paren
suffix:semicolon
id|usb_simtec_init
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|bast_init_irq
r_void
id|__init
id|bast_init_irq
c_func
(paren
r_void
)paren
(brace
id|s3c24xx_init_irq
c_func
(paren
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_PM
multiline_comment|/* bast_init_machine&n; *&n; * enable the power management functions for the EB2410ITX&n;*/
DECL|function|bast_init_machine
r_static
id|__init
r_void
id|bast_init_machine
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|gstatus4
suffix:semicolon
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;BAST Power Manangement&quot;
id|COPYRIGHT
l_string|&quot;&bslash;n&quot;
)paren
suffix:semicolon
id|gstatus4
op_assign
(paren
id|__raw_readl
c_func
(paren
id|S3C2410_BANKCON7
)paren
op_amp
l_int|0x3
)paren
op_lshift
l_int|30
suffix:semicolon
id|gstatus4
op_or_assign
(paren
id|__raw_readl
c_func
(paren
id|S3C2410_BANKCON6
)paren
op_amp
l_int|0x3
)paren
op_lshift
l_int|28
suffix:semicolon
id|gstatus4
op_or_assign
(paren
id|__raw_readl
c_func
(paren
id|S3C2410_BANKSIZE
)paren
op_amp
id|S3C2410_BANKSIZE_MASK
)paren
suffix:semicolon
id|__raw_writel
c_func
(paren
id|gstatus4
comma
id|S3C2410_GSTATUS4
)paren
suffix:semicolon
id|s3c2410_pm_init
c_func
(paren
)paren
suffix:semicolon
)brace
macro_line|#else
DECL|macro|bast_init_machine
mdefine_line|#define bast_init_machine NULL
macro_line|#endif
id|MACHINE_START
c_func
(paren
id|BAST
comma
l_string|&quot;Simtec-BAST&quot;
)paren
id|MAINTAINER
c_func
(paren
l_string|&quot;Ben Dooks &lt;ben@simtec.co.uk&gt;&quot;
)paren
id|BOOT_MEM
c_func
(paren
id|S3C2410_SDRAM_PA
comma
id|S3C2410_PA_UART
comma
id|S3C24XX_VA_UART
)paren
id|BOOT_PARAMS
c_func
(paren
id|S3C2410_SDRAM_PA
op_plus
l_int|0x100
)paren
id|MAPIO
c_func
(paren
id|bast_map_io
)paren
id|INITIRQ
c_func
(paren
id|bast_init_irq
)paren
dot
id|init_machine
op_assign
id|bast_init_machine
comma
dot
id|timer
op_assign
op_amp
id|s3c24xx_timer
comma
id|MACHINE_END
eof
