[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CPUTop|CPUTop>io_done",
    "sources":[
      "~CPUTop|CPUTop>io_testerProgMemEnable"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CPUTop|CPUTop>io_testerDataMemDataRead",
    "sources":[
      "~CPUTop|CPUTop>io_testerDataMemEnable",
      "~CPUTop|CPUTop>io_testerDataMemWriteEnable",
      "~CPUTop|CPUTop>io_testerDataMemDataWrite",
      "~CPUTop|CPUTop>io_testerDataMemAddress"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CPUTop|CPUTop>io_testerProgMemDataRead",
    "sources":[
      "~CPUTop|CPUTop>io_testerProgMemEnable",
      "~CPUTop|CPUTop>io_testerProgMemWriteEnable",
      "~CPUTop|CPUTop>io_testerProgMemDataWrite",
      "~CPUTop|CPUTop>io_testerProgMemAddress"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"generated"
  },
  {
    "class":"firrtl.stage.phases.DriverCompatibility$TopNameAnnotation",
    "topName":"CPUTop"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"CPUTop"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  }
]