{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 01:07:51 2010 " "Info: Processing started: Sat Jul 17 01:07:51 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shifter -c Shifter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Shifter -c Shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Info: Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Shifter " "Info: Elaborating entity \"Shifter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SHT_DC Shifter.v(18) " "Warning (10240): Verilog HDL Always Construct warning at Shifter.v(18): inferring latch(es) for variable \"SHT_DC\", which holds its previous value in one or more paths through the always construct" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[0\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[0\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[1\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[1\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[2\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[2\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[3\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[3\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[4\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[4\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[5\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[5\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[6\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[6\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[7\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[7\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[8\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[8\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[9\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[9\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[10\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[10\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[11\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[11\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[12\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[12\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[13\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[13\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[14\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[14\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[15\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[15\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[16\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[16\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[17\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[17\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[18\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[18\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[19\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[19\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[20\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[20\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[21\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[21\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[22\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[22\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[23\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[23\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[24\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[24\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[25\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[25\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[26\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[26\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[27\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[27\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[28\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[28\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[29\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[29\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[30\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[30\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[31\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[31\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[0\]\$latch " "Warning: Latch SHT_DC\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[1\]\$latch " "Warning: Latch SHT_DC\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[2\]\$latch " "Warning: Latch SHT_DC\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[3\]\$latch " "Warning: Latch SHT_DC\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[4\]\$latch " "Warning: Latch SHT_DC\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[5\]\$latch " "Warning: Latch SHT_DC\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[6\]\$latch " "Warning: Latch SHT_DC\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[7\]\$latch " "Warning: Latch SHT_DC\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[8\]\$latch " "Warning: Latch SHT_DC\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[9\]\$latch " "Warning: Latch SHT_DC\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[10\]\$latch " "Warning: Latch SHT_DC\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[11\]\$latch " "Warning: Latch SHT_DC\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[12\]\$latch " "Warning: Latch SHT_DC\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[13\]\$latch " "Warning: Latch SHT_DC\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[14\]\$latch " "Warning: Latch SHT_DC\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[15\]\$latch " "Warning: Latch SHT_DC\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[16\]\$latch " "Warning: Latch SHT_DC\[16\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[17\]\$latch " "Warning: Latch SHT_DC\[17\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[18\]\$latch " "Warning: Latch SHT_DC\[18\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[19\]\$latch " "Warning: Latch SHT_DC\[19\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[20\]\$latch " "Warning: Latch SHT_DC\[20\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[21\]\$latch " "Warning: Latch SHT_DC\[21\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[22\]\$latch " "Warning: Latch SHT_DC\[22\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[23\]\$latch " "Warning: Latch SHT_DC\[23\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[24\]\$latch " "Warning: Latch SHT_DC\[24\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[25\]\$latch " "Warning: Latch SHT_DC\[25\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[26\]\$latch " "Warning: Latch SHT_DC\[26\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[27\]\$latch " "Warning: Latch SHT_DC\[27\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[28\]\$latch " "Warning: Latch SHT_DC\[28\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[29\]\$latch " "Warning: Latch SHT_DC\[29\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[30\]\$latch " "Warning: Latch SHT_DC\[30\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[31\]\$latch " "Warning: Latch SHT_DC\[31\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "480 " "Info: Implemented 480 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Info: Implemented 39 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "409 " "Info: Implemented 409 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Allocated 166 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 01:07:55 2010 " "Info: Processing ended: Sat Jul 17 01:07:55 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
