#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001cd1e6df200 .scope module, "ed25519_field_add" "ed25519_field_add" 2 171;
 .timescale 0 0;
    .port_info 0 /INPUT 255 "a";
    .port_info 1 /INPUT 255 "b";
    .port_info 2 /OUTPUT 255 "result";
o000001cd1e72b1c8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e6fd110_0 .net "a", 254 0, o000001cd1e72b1c8;  0 drivers
o000001cd1e72b1f8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e6fc210_0 .net "b", 254 0, o000001cd1e72b1f8;  0 drivers
v000001cd1e6fb9f0_0 .net "result", 254 0, L_000001cd1e7ca0d0;  1 drivers
L_000001cd1e7ca0d0 .arith/sum 255, o000001cd1e72b1c8, o000001cd1e72b1f8;
S_000001cd1e4398e0 .scope module, "ed25519_field_mult" "ed25519_field_mult" 2 179;
 .timescale 0 0;
    .port_info 0 /INPUT 255 "a";
    .port_info 1 /INPUT 255 "b";
    .port_info 2 /OUTPUT 255 "result";
v000001cd1e6fc670_0 .net *"_ivl_0", 509 0, L_000001cd1e7c9270;  1 drivers
L_000001cd1e7d18c8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e6fcad0_0 .net *"_ivl_3", 254 0, L_000001cd1e7d18c8;  1 drivers
v000001cd1e6fc990_0 .net *"_ivl_4", 509 0, L_000001cd1e7caf30;  1 drivers
L_000001cd1e7d1910 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e6fca30_0 .net *"_ivl_7", 254 0, L_000001cd1e7d1910;  1 drivers
o000001cd1e72b3a8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e6fc350_0 .net "a", 254 0, o000001cd1e72b3a8;  0 drivers
o000001cd1e72b3d8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e6fd250_0 .net "b", 254 0, o000001cd1e72b3d8;  0 drivers
v000001cd1e6fc5d0_0 .net "product", 509 0, L_000001cd1e7ca030;  1 drivers
v000001cd1e6fbe50_0 .net "result", 254 0, L_000001cd1e7ca530;  1 drivers
L_000001cd1e7c9270 .concat [ 255 255 0 0], o000001cd1e72b3a8, L_000001cd1e7d18c8;
L_000001cd1e7caf30 .concat [ 255 255 0 0], o000001cd1e72b3d8, L_000001cd1e7d1910;
L_000001cd1e7ca030 .arith/mult 510, L_000001cd1e7c9270, L_000001cd1e7caf30;
L_000001cd1e7ca530 .part L_000001cd1e7ca030, 0, 255;
S_000001cd1e439a70 .scope module, "ed25519_point_double" "ed25519_point_double" 2 62;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P_X";
    .port_info 4 /INPUT 255 "P_Y";
    .port_info 5 /INPUT 255 "P_Z";
    .port_info 6 /INPUT 255 "P_T";
    .port_info 7 /OUTPUT 255 "R_X";
    .port_info 8 /OUTPUT 255 "R_Y";
    .port_info 9 /OUTPUT 255 "R_Z";
    .port_info 10 /OUTPUT 255 "R_T";
    .port_info 11 /OUTPUT 1 "done";
P_000001cd1e6bc4a0 .param/l "COMPUTE" 1 2 78, +C4<00000000000000000000000000000001>;
P_000001cd1e6bc4d8 .param/l "DONE" 1 2 78, +C4<00000000000000000000000000000010>;
P_000001cd1e6bc510 .param/l "IDLE" 1 2 78, +C4<00000000000000000000000000000000>;
o000001cd1e72b4f8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e6fcf30_0 .net "P_T", 254 0, o000001cd1e72b4f8;  0 drivers
o000001cd1e72b528 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e6fb810_0 .net "P_X", 254 0, o000001cd1e72b528;  0 drivers
o000001cd1e72b558 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e6fd890_0 .net "P_Y", 254 0, o000001cd1e72b558;  0 drivers
o000001cd1e72b588 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e6fc7b0_0 .net "P_Z", 254 0, o000001cd1e72b588;  0 drivers
v000001cd1e6fd390_0 .var "R_T", 254 0;
v000001cd1e6fcb70_0 .var "R_X", 254 0;
v000001cd1e6fc8f0_0 .var "R_Y", 254 0;
v000001cd1e6fc490_0 .var "R_Z", 254 0;
o000001cd1e72b678 .functor BUFZ 1, C4<z>; HiZ drive
v000001cd1e6fd430_0 .net "clk", 0 0, o000001cd1e72b678;  0 drivers
v000001cd1e6fc3f0_0 .var "done", 0 0;
o000001cd1e72b6d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001cd1e6fc850_0 .net "rst_n", 0 0, o000001cd1e72b6d8;  0 drivers
o000001cd1e72b708 .functor BUFZ 1, C4<z>; HiZ drive
v000001cd1e6fba90_0 .net "start", 0 0, o000001cd1e72b708;  0 drivers
v000001cd1e6fb270_0 .var "state", 1 0;
E_000001cd1e70f9a0/0 .event negedge, v000001cd1e6fc850_0;
E_000001cd1e70f9a0/1 .event posedge, v000001cd1e6fd430_0;
E_000001cd1e70f9a0 .event/or E_000001cd1e70f9a0/0, E_000001cd1e70f9a0/1;
S_000001cd1e439c00 .scope module, "sha256_padded" "sha256_padded" 3 227;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 11 "msg_length";
    .port_info 4 /INPUT 512 "message";
    .port_info 5 /OUTPUT 256 "hash_out";
    .port_info 6 /OUTPUT 1 "done";
P_000001cd1e4ac340 .param/l "MAX_MSG_BYTES" 0 3 228, +C4<00000000000000000000000001000000>;
P_000001cd1e4ac378 .param/l "SHA256_IV" 1 3 240, C4<0110101000001001111001100110011110111011011001111010111010000101001111000110111011110011011100101010010101001111111101010011101001010001000011100101001001111111100110110000010101101000100011000001111110000011110110011010101101011011111000001100110100011001>;
L_000001cd1e69c670 .functor BUFZ 256, v000001cd1e6fdbb0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001cd1e69afb0 .functor BUFZ 1, v000001cd1e6fea10_0, C4<0>, C4<0>, C4<0>;
o000001cd1e72c278 .functor BUFZ 1, C4<z>; HiZ drive
v000001cd1e664f10_0 .net "clk", 0 0, o000001cd1e72c278;  0 drivers
v000001cd1e664c90_0 .net "done", 0 0, L_000001cd1e69afb0;  1 drivers
v000001cd1e664fb0_0 .net "hash_out", 255 0, L_000001cd1e69c670;  1 drivers
v000001cd1e665050_0 .var/i "i", 31 0;
o000001cd1e72c7b8 .functor BUFZ 512, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e665190_0 .net "message", 511 0, o000001cd1e72c7b8;  0 drivers
o000001cd1e72c7e8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v000001cd1e663070_0 .net "msg_length", 10 0, o000001cd1e72c7e8;  0 drivers
v000001cd1e663110_0 .var "padded_message", 511 0;
o000001cd1e72c4b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001cd1e663250_0 .net "rst_n", 0 0, o000001cd1e72c4b8;  0 drivers
v000001cd1e6639d0_0 .net "sha_cycles", 7 0, v000001cd1e6fefb0_0;  1 drivers
v000001cd1e661c70_0 .net "sha_done", 0 0, v000001cd1e6fea10_0;  1 drivers
v000001cd1e663390_0 .net "sha_hash_out", 255 0, v000001cd1e6fdbb0_0;  1 drivers
o000001cd1e72c548 .functor BUFZ 1, C4<z>; HiZ drive
v000001cd1e6627b0_0 .net "start", 0 0, o000001cd1e72c548;  0 drivers
E_000001cd1e70fc60 .event edge, v000001cd1e663070_0, v000001cd1e665190_0;
S_000001cd1e4ebcf0 .scope module, "core" "sha256_core" 3 269, 3 8 0, S_000001cd1e439c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "message_block";
    .port_info 4 /INPUT 256 "hash_in";
    .port_info 5 /OUTPUT 256 "hash_out";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 8 "cycles";
P_000001cd1e445620 .param/l "COMPRESS" 1 3 44, C4<10>;
P_000001cd1e445658 .param/l "EXPAND" 1 3 43, C4<01>;
P_000001cd1e445690 .param/l "FINALIZE" 1 3 45, C4<11>;
P_000001cd1e4456c8 .param/l "IDLE" 1 3 42, C4<00>;
v000001cd1e6fb950 .array "H", 7 0, 31 0;
v000001cd1e6fbc70 .array "K", 63 0, 31 0;
v000001cd1e6fbbd0_0 .net "T1", 31 0, L_000001cd1e7c9a90;  1 drivers
v000001cd1e6fbdb0_0 .net "T2", 31 0, L_000001cd1e7caa30;  1 drivers
v000001cd1e6fe5b0 .array "W", 63 0, 31 0;
v000001cd1e6fdd90_0 .net *"_ivl_1", 31 0, L_000001cd1e7c9c70;  1 drivers
v000001cd1e6febf0_0 .net *"_ivl_10", 7 0, L_000001cd1e7ca210;  1 drivers
L_000001cd1e7d1958 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd1e6fe0b0_0 .net *"_ivl_13", 1 0, L_000001cd1e7d1958;  1 drivers
v000001cd1e6fe3d0_0 .net *"_ivl_14", 31 0, L_000001cd1e7c9f90;  1 drivers
v000001cd1e6fde30_0 .net *"_ivl_16", 31 0, L_000001cd1e7cb1b0;  1 drivers
v000001cd1e6fe470_0 .net *"_ivl_18", 7 0, L_000001cd1e7cab70;  1 drivers
v000001cd1e6fe6f0_0 .net *"_ivl_2", 31 0, L_000001cd1e7c99f0;  1 drivers
L_000001cd1e7d19a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd1e6fd9d0_0 .net *"_ivl_21", 1 0, L_000001cd1e7d19a0;  1 drivers
v000001cd1e6fe290_0 .net *"_ivl_25", 31 0, L_000001cd1e7ca990;  1 drivers
v000001cd1e6fe510_0 .net *"_ivl_27", 31 0, L_000001cd1e7c98b0;  1 drivers
v000001cd1e6fdb10_0 .net *"_ivl_30", 31 0, L_000001cd1e7c9950;  1 drivers
v000001cd1e6fdc50_0 .net *"_ivl_32", 31 0, L_000001cd1e7ca3f0;  1 drivers
L_000001cd1e7d19e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e6fdf70_0 .net *"_ivl_35", 25 0, L_000001cd1e7d19e8;  1 drivers
L_000001cd1e7d1a30 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001cd1e6fded0_0 .net/2u *"_ivl_36", 31 0, L_000001cd1e7d1a30;  1 drivers
v000001cd1e6fe790_0 .net *"_ivl_38", 31 0, L_000001cd1e7ca5d0;  1 drivers
v000001cd1e6fe330_0 .net *"_ivl_42", 31 0, L_000001cd1e7cb4d0;  1 drivers
v000001cd1e6fec90_0 .net *"_ivl_44", 31 0, L_000001cd1e7ca170;  1 drivers
L_000001cd1e7d1a78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e6fdcf0_0 .net *"_ivl_47", 25 0, L_000001cd1e7d1a78;  1 drivers
L_000001cd1e7d1ac0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001cd1e6fe970_0 .net/2u *"_ivl_48", 31 0, L_000001cd1e7d1ac0;  1 drivers
v000001cd1e6fda70_0 .net *"_ivl_5", 31 0, L_000001cd1e7c9450;  1 drivers
v000001cd1e6fe650_0 .net *"_ivl_50", 31 0, L_000001cd1e7cb610;  1 drivers
v000001cd1e6fed30_0 .net *"_ivl_6", 31 0, L_000001cd1e7c9e50;  1 drivers
v000001cd1e6fee70_0 .net *"_ivl_8", 31 0, L_000001cd1e7ca350;  1 drivers
v000001cd1e6fe010_0 .var "a", 31 0;
v000001cd1e6feab0_0 .var "b", 31 0;
v000001cd1e6fe150_0 .var "c", 31 0;
v000001cd1e6feb50_0 .net "clk", 0 0, o000001cd1e72c278;  alias, 0 drivers
v000001cd1e6fefb0_0 .var "cycles", 7 0;
v000001cd1e6fedd0_0 .var "d", 31 0;
v000001cd1e6fea10_0 .var "done", 0 0;
v000001cd1e6fe830_0 .var "e", 31 0;
v000001cd1e6fe1f0_0 .var "f", 31 0;
v000001cd1e6fe8d0_0 .var "g", 31 0;
v000001cd1e6fef10_0 .var "h", 31 0;
L_000001cd1e7d1b08 .functor BUFT 1, C4<0110101000001001111001100110011110111011011001111010111010000101001111000110111011110011011100101010010101001111111101010011101001010001000011100101001001111111100110110000010101101000100011000001111110000011110110011010101101011011111000001100110100011001>, C4<0>, C4<0>, C4<0>;
v000001cd1e6ff050_0 .net "hash_in", 255 0, L_000001cd1e7d1b08;  1 drivers
v000001cd1e6fdbb0_0 .var "hash_out", 255 0;
v000001cd1e6643d0_0 .net "message_block", 511 0, v000001cd1e663110_0;  1 drivers
v000001cd1e664ab0_0 .var "round", 5 0;
v000001cd1e664830_0 .net "rst_n", 0 0, o000001cd1e72c4b8;  alias, 0 drivers
v000001cd1e6654b0_0 .net "s0", 31 0, L_000001cd1e7c96d0;  1 drivers
v000001cd1e6648d0_0 .net "s1", 31 0, L_000001cd1e7cafd0;  1 drivers
v000001cd1e664650_0 .net "start", 0 0, o000001cd1e72c548;  alias, 0 drivers
v000001cd1e664b50_0 .var "state", 1 0;
E_000001cd1e70f9e0/0 .event negedge, v000001cd1e664830_0;
E_000001cd1e70f9e0/1 .event posedge, v000001cd1e6feb50_0;
E_000001cd1e70f9e0 .event/or E_000001cd1e70f9e0/0, E_000001cd1e70f9e0/1;
L_000001cd1e7c9c70 .ufunc/vec4 TD_sha256_padded.core.Sigma1, 32, v000001cd1e6fe830_0 (v000001cd1e6fb3b0_0) S_000001cd1e77b720;
L_000001cd1e7c99f0 .arith/sum 32, v000001cd1e6fef10_0, L_000001cd1e7c9c70;
L_000001cd1e7c9450 .ufunc/vec4 TD_sha256_padded.core.Ch, 32, v000001cd1e6fe830_0, v000001cd1e6fe1f0_0, v000001cd1e6fe8d0_0 (v000001cd1e6fccb0_0, v000001cd1e6fcd50_0, v000001cd1e6fc030_0) S_000001cd1e4ebe80;
L_000001cd1e7c9e50 .arith/sum 32, L_000001cd1e7c99f0, L_000001cd1e7c9450;
L_000001cd1e7ca350 .array/port v000001cd1e6fbc70, L_000001cd1e7ca210;
L_000001cd1e7ca210 .concat [ 6 2 0 0], v000001cd1e664ab0_0, L_000001cd1e7d1958;
L_000001cd1e7c9f90 .arith/sum 32, L_000001cd1e7c9e50, L_000001cd1e7ca350;
L_000001cd1e7cb1b0 .array/port v000001cd1e6fe5b0, L_000001cd1e7cab70;
L_000001cd1e7cab70 .concat [ 6 2 0 0], v000001cd1e664ab0_0, L_000001cd1e7d19a0;
L_000001cd1e7c9a90 .arith/sum 32, L_000001cd1e7c9f90, L_000001cd1e7cb1b0;
L_000001cd1e7ca990 .ufunc/vec4 TD_sha256_padded.core.Sigma0, 32, v000001cd1e6fe010_0 (v000001cd1e6fbb30_0) S_000001cd1e418680;
L_000001cd1e7c98b0 .ufunc/vec4 TD_sha256_padded.core.Maj, 32, v000001cd1e6fe010_0, v000001cd1e6feab0_0, v000001cd1e6fe150_0 (v000001cd1e6fd4d0_0, v000001cd1e6fd610_0, v000001cd1e6fbef0_0) S_000001cd1e4ec010;
L_000001cd1e7caa30 .arith/sum 32, L_000001cd1e7ca990, L_000001cd1e7c98b0;
L_000001cd1e7c9950 .array/port v000001cd1e6fe5b0, L_000001cd1e7ca5d0;
L_000001cd1e7ca3f0 .concat [ 6 26 0 0], v000001cd1e664ab0_0, L_000001cd1e7d19e8;
L_000001cd1e7ca5d0 .arith/sub 32, L_000001cd1e7ca3f0, L_000001cd1e7d1a30;
L_000001cd1e7c96d0 .ufunc/vec4 TD_sha256_padded.core.sigma0, 32, L_000001cd1e7c9950 (v000001cd1e6fb630_0) S_000001cd1e77ba40;
L_000001cd1e7cb4d0 .array/port v000001cd1e6fe5b0, L_000001cd1e7cb610;
L_000001cd1e7ca170 .concat [ 6 26 0 0], v000001cd1e664ab0_0, L_000001cd1e7d1a78;
L_000001cd1e7cb610 .arith/sub 32, L_000001cd1e7ca170, L_000001cd1e7d1ac0;
L_000001cd1e7cafd0 .ufunc/vec4 TD_sha256_padded.core.sigma1, 32, L_000001cd1e7cb4d0 (v000001cd1e6fb6d0_0) S_000001cd1e77bd60;
S_000001cd1e4ebe80 .scope function.vec4.s32, "Ch" "Ch" 3 70, 3 70 0, S_000001cd1e4ebcf0;
 .timescale 0 0;
; Variable Ch is vec4 return value of scope S_000001cd1e4ebe80
v000001cd1e6fccb0_0 .var "x", 31 0;
v000001cd1e6fcd50_0 .var "y", 31 0;
v000001cd1e6fc030_0 .var "z", 31 0;
TD_sha256_padded.core.Ch ;
    %load/vec4 v000001cd1e6fccb0_0;
    %load/vec4 v000001cd1e6fcd50_0;
    %and;
    %load/vec4 v000001cd1e6fccb0_0;
    %inv;
    %load/vec4 v000001cd1e6fc030_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Ch (store_vec4_to_lval)
    %end;
S_000001cd1e4ec010 .scope function.vec4.s32, "Maj" "Maj" 3 77, 3 77 0, S_000001cd1e4ebcf0;
 .timescale 0 0;
; Variable Maj is vec4 return value of scope S_000001cd1e4ec010
v000001cd1e6fd4d0_0 .var "x", 31 0;
v000001cd1e6fd610_0 .var "y", 31 0;
v000001cd1e6fbef0_0 .var "z", 31 0;
TD_sha256_padded.core.Maj ;
    %load/vec4 v000001cd1e6fd4d0_0;
    %load/vec4 v000001cd1e6fd610_0;
    %and;
    %load/vec4 v000001cd1e6fd4d0_0;
    %load/vec4 v000001cd1e6fbef0_0;
    %and;
    %xor;
    %load/vec4 v000001cd1e6fd610_0;
    %load/vec4 v000001cd1e6fbef0_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Maj (store_vec4_to_lval)
    %end;
S_000001cd1e418680 .scope function.vec4.s32, "Sigma0" "Sigma0" 3 84, 3 84 0, S_000001cd1e4ebcf0;
 .timescale 0 0;
; Variable Sigma0 is vec4 return value of scope S_000001cd1e418680
v000001cd1e6fbb30_0 .var "x", 31 0;
TD_sha256_padded.core.Sigma0 ;
    %load/vec4 v000001cd1e6fbb30_0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001cd1e6fbd10_0, 0, 5;
    %store/vec4 v000001cd1e6fb8b0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001cd1e77b400;
    %load/vec4 v000001cd1e6fbb30_0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001cd1e6fbd10_0, 0, 5;
    %store/vec4 v000001cd1e6fb8b0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001cd1e77b400;
    %xor;
    %load/vec4 v000001cd1e6fbb30_0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v000001cd1e6fbd10_0, 0, 5;
    %store/vec4 v000001cd1e6fb8b0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001cd1e77b400;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma0 (store_vec4_to_lval)
    %end;
S_000001cd1e77b720 .scope function.vec4.s32, "Sigma1" "Sigma1" 3 91, 3 91 0, S_000001cd1e4ebcf0;
 .timescale 0 0;
; Variable Sigma1 is vec4 return value of scope S_000001cd1e77b720
v000001cd1e6fb3b0_0 .var "x", 31 0;
TD_sha256_padded.core.Sigma1 ;
    %load/vec4 v000001cd1e6fb3b0_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001cd1e6fbd10_0, 0, 5;
    %store/vec4 v000001cd1e6fb8b0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001cd1e77b400;
    %load/vec4 v000001cd1e6fb3b0_0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001cd1e6fbd10_0, 0, 5;
    %store/vec4 v000001cd1e6fb8b0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001cd1e77b400;
    %xor;
    %load/vec4 v000001cd1e6fb3b0_0;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v000001cd1e6fbd10_0, 0, 5;
    %store/vec4 v000001cd1e6fb8b0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001cd1e77b400;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma1 (store_vec4_to_lval)
    %end;
S_000001cd1e77b400 .scope function.vec4.s32, "rotr" "rotr" 3 62, 3 62 0, S_000001cd1e4ebcf0;
 .timescale 0 0;
v000001cd1e6fbd10_0 .var "n", 4 0;
; Variable rotr is vec4 return value of scope S_000001cd1e77b400
v000001cd1e6fb8b0_0 .var "x", 31 0;
TD_sha256_padded.core.rotr ;
    %load/vec4 v000001cd1e6fb8b0_0;
    %ix/getv 4, v000001cd1e6fbd10_0;
    %shiftr 4;
    %load/vec4 v000001cd1e6fb8b0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001cd1e6fbd10_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %ret/vec4 0, 0, 32;  Assign to rotr (store_vec4_to_lval)
    %end;
S_000001cd1e77ba40 .scope function.vec4.s32, "sigma0" "sigma0" 3 98, 3 98 0, S_000001cd1e4ebcf0;
 .timescale 0 0;
; Variable sigma0 is vec4 return value of scope S_000001cd1e77ba40
v000001cd1e6fb630_0 .var "x", 31 0;
TD_sha256_padded.core.sigma0 ;
    %load/vec4 v000001cd1e6fb630_0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001cd1e6fbd10_0, 0, 5;
    %store/vec4 v000001cd1e6fb8b0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001cd1e77b400;
    %load/vec4 v000001cd1e6fb630_0;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000001cd1e6fbd10_0, 0, 5;
    %store/vec4 v000001cd1e6fb8b0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001cd1e77b400;
    %xor;
    %load/vec4 v000001cd1e6fb630_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma0 (store_vec4_to_lval)
    %end;
S_000001cd1e77bd60 .scope function.vec4.s32, "sigma1" "sigma1" 3 105, 3 105 0, S_000001cd1e4ebcf0;
 .timescale 0 0;
; Variable sigma1 is vec4 return value of scope S_000001cd1e77bd60
v000001cd1e6fb6d0_0 .var "x", 31 0;
TD_sha256_padded.core.sigma1 ;
    %load/vec4 v000001cd1e6fb6d0_0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001cd1e6fbd10_0, 0, 5;
    %store/vec4 v000001cd1e6fb8b0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001cd1e77b400;
    %load/vec4 v000001cd1e6fb6d0_0;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v000001cd1e6fbd10_0, 0, 5;
    %store/vec4 v000001cd1e6fb8b0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001cd1e77b400;
    %xor;
    %load/vec4 v000001cd1e6fb6d0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma1 (store_vec4_to_lval)
    %end;
S_000001cd1e42ad30 .scope module, "tb_frost_v2" "tb_frost_v2" 4 6;
 .timescale -9 -12;
v000001cd1e7bbd40_0 .var "clk", 0 0;
v000001cd1e7bbe80_0 .net "final_keys_0", 251 0, L_000001cd1e4fe020;  1 drivers
v000001cd1e7bbfc0_0 .net "final_keys_1", 251 0, L_000001cd1e4fdd10;  1 drivers
v000001cd1e7bd8c0_0 .net "final_keys_2", 251 0, L_000001cd1e46df50;  1 drivers
v000001cd1e7bcec0_0 .net "final_keys_3", 251 0, L_000001cd1e43a090;  1 drivers
v000001cd1e7bcf60_0 .net "protocol_done", 0 0, L_000001cd1e4fd8b0;  1 drivers
v000001cd1e7bde60_0 .var "rst_n", 0 0;
v000001cd1e7be220_0 .var "start_protocol", 0 0;
v000001cd1e7bc420_0 .net "total_cycles", 15 0, v000001cd1e7bb7a0_0;  1 drivers
E_000001cd1e70fa60 .event posedge, v000001cd1e5f7a90_0;
E_000001cd1e70fba0 .event edge, v000001cd1e7bae40_0;
S_000001cd1e77b270 .scope module, "dut" "frost_coordinator" 4 26, 5 5 0, S_000001cd1e42ad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_protocol";
    .port_info 3 /OUTPUT 1 "protocol_done";
    .port_info 4 /OUTPUT 16 "total_cycles";
    .port_info 5 /OUTPUT 252 "final_keys_0";
    .port_info 6 /OUTPUT 252 "final_keys_1";
    .port_info 7 /OUTPUT 252 "final_keys_2";
    .port_info 8 /OUTPUT 252 "final_keys_3";
P_000001cd1e418a20 .param/l "NUM_NODES" 0 5 6, +C4<00000000000000000000000000000100>;
P_000001cd1e418a58 .param/l "POINT_BITS" 0 5 9, +C4<00000000000000000000000011111111>;
P_000001cd1e418a90 .param/l "SCALAR_BITS" 0 5 8, +C4<00000000000000000000000011111100>;
P_000001cd1e418ac8 .param/l "THRESHOLD" 0 5 7, +C4<00000000000000000000000000000010>;
L_000001cd1e4fd3e0 .functor AND 1, v000001cd1e78e570_0, v000001cd1e7926c0_0, C4<1>, C4<1>;
L_000001cd1e4fcce0 .functor AND 1, L_000001cd1e4fd3e0, v000001cd1e7a7af0_0, C4<1>, C4<1>;
L_000001cd1e4fd8b0 .functor AND 1, L_000001cd1e4fcce0, v000001cd1e7b5490_0, C4<1>, C4<1>;
L_000001cd1e4fe020 .functor BUFZ 252, v000001cd1e78c3b0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001cd1e4fdd10 .functor BUFZ 252, v000001cd1e791f40_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001cd1e46df50 .functor BUFZ 252, v000001cd1e7a7f50_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001cd1e43a090 .functor BUFZ 252, v000001cd1e7bf080_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v000001cd1e7c0f20_0 .net *"_ivl_0", 0 0, L_000001cd1e4fd3e0;  1 drivers
v000001cd1e7bfc60_0 .net *"_ivl_2", 0 0, L_000001cd1e4fcce0;  1 drivers
v000001cd1e7c0fc0_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  1 drivers
v000001cd1e7bfda0_0 .net "final_keys_0", 251 0, L_000001cd1e4fe020;  alias, 1 drivers
v000001cd1e7bf440_0 .net "final_keys_1", 251 0, L_000001cd1e4fdd10;  alias, 1 drivers
v000001cd1e7bfe40_0 .net "final_keys_2", 251 0, L_000001cd1e46df50;  alias, 1 drivers
v000001cd1e7c0020_0 .net "final_keys_3", 251 0, L_000001cd1e43a090;  alias, 1 drivers
v000001cd1e7c0160_0 .net "n0_commit_X", 254 0, v000001cd1e788af0_0;  1 drivers
v000001cd1e7c1060_0 .net "n0_commit_Y", 254 0, v000001cd1e7885f0_0;  1 drivers
v000001cd1e7c05c0_0 .net "n0_commit_ready", 0 0, v000001cd1e78e1b0_0;  1 drivers
v000001cd1e7c0340_0 .net "n0_cycles", 15 0, v000001cd1e78f010_0;  1 drivers
v000001cd1e7c07a0_0 .net "n0_done", 0 0, v000001cd1e78e570_0;  1 drivers
v000001cd1e7c08e0_0 .net "n0_group_X", 254 0, v000001cd1e78dcb0_0;  1 drivers
v000001cd1e7be900_0 .net "n0_group_Y", 254 0, v000001cd1e78e930_0;  1 drivers
v000001cd1e7c1380_0 .net "n0_proof_R_X", 254 0, v000001cd1e78dc10_0;  1 drivers
v000001cd1e7c1420_0 .net "n0_proof_R_Y", 254 0, v000001cd1e78c310_0;  1 drivers
v000001cd1e7c1740_0 .net "n0_proof_z", 251 0, v000001cd1e78b4b0_0;  1 drivers
v000001cd1e7c1560_0 .net "n0_secret", 251 0, v000001cd1e78c3b0_0;  1 drivers
v000001cd1e7c1600_0 .net "n0_share_out_0", 251 0, v000001cd1e78baf0_0;  1 drivers
v000001cd1e7c14c0_0 .net "n0_share_out_1", 251 0, v000001cd1e78d990_0;  1 drivers
v000001cd1e7c16a0_0 .net "n0_share_out_2", 251 0, v000001cd1e78d210_0;  1 drivers
v000001cd1e7c17e0_0 .net "n0_share_out_3", 251 0, v000001cd1e78c630_0;  1 drivers
v000001cd1e7c1100_0 .net "n0_share_ready_0", 0 0, v000001cd1e78bc30_0;  1 drivers
v000001cd1e7c11a0_0 .net "n0_share_ready_1", 0 0, v000001cd1e78d2b0_0;  1 drivers
v000001cd1e7c1240_0 .net "n0_share_ready_2", 0 0, v000001cd1e78d490_0;  1 drivers
v000001cd1e7c12e0_0 .net "n0_share_ready_3", 0 0, v000001cd1e78ce50_0;  1 drivers
v000001cd1e7ba3a0_0 .net "n1_commit_X", 254 0, v000001cd1e791680_0;  1 drivers
v000001cd1e7bbf20_0 .net "n1_commit_Y", 254 0, v000001cd1e78f600_0;  1 drivers
v000001cd1e7bb020_0 .net "n1_commit_ready", 0 0, v000001cd1e790780_0;  1 drivers
v000001cd1e7b9cc0_0 .net "n1_cycles", 15 0, v000001cd1e7935c0_0;  1 drivers
v000001cd1e7bc060_0 .net "n1_done", 0 0, v000001cd1e7926c0_0;  1 drivers
v000001cd1e7ba9e0_0 .net "n1_group_X", 254 0, v000001cd1e792760_0;  1 drivers
v000001cd1e7b9900_0 .net "n1_group_Y", 254 0, v000001cd1e792120_0;  1 drivers
v000001cd1e7baa80_0 .net "n1_proof_R_X", 254 0, v000001cd1e791e00_0;  1 drivers
v000001cd1e7baee0_0 .net "n1_proof_R_Y", 254 0, v000001cd1e792b20_0;  1 drivers
v000001cd1e7bbc00_0 .net "n1_proof_z", 251 0, v000001cd1e793980_0;  1 drivers
v000001cd1e7ba440_0 .net "n1_secret", 251 0, v000001cd1e791f40_0;  1 drivers
v000001cd1e7bbde0_0 .net "n1_share_out_0", 251 0, v000001cd1e793200_0;  1 drivers
v000001cd1e7b9ae0_0 .net "n1_share_out_1", 251 0, v000001cd1e7923a0_0;  1 drivers
v000001cd1e7b9fe0_0 .net "n1_share_out_2", 251 0, v000001cd1e792800_0;  1 drivers
v000001cd1e7bb5c0_0 .net "n1_share_out_3", 251 0, v000001cd1e7924e0_0;  1 drivers
v000001cd1e7ba580_0 .net "n1_share_ready_0", 0 0, v000001cd1e7928a0_0;  1 drivers
v000001cd1e7b9a40_0 .net "n1_share_ready_1", 0 0, v000001cd1e793700_0;  1 drivers
v000001cd1e7b9e00_0 .net "n1_share_ready_2", 0 0, v000001cd1e7929e0_0;  1 drivers
v000001cd1e7ba1c0_0 .net "n1_share_ready_3", 0 0, v000001cd1e7932a0_0;  1 drivers
v000001cd1e7b9d60_0 .net "n2_commit_X", 254 0, v000001cd1e7a6970_0;  1 drivers
v000001cd1e7bb3e0_0 .net "n2_commit_Y", 254 0, v000001cd1e7a6dd0_0;  1 drivers
v000001cd1e7b99a0_0 .net "n2_commit_ready", 0 0, v000001cd1e7a5c50_0;  1 drivers
v000001cd1e7bb0c0_0 .net "n2_cycles", 15 0, v000001cd1e7a60b0_0;  1 drivers
v000001cd1e7bb480_0 .net "n2_done", 0 0, v000001cd1e7a7af0_0;  1 drivers
v000001cd1e7bb160_0 .net "n2_group_X", 254 0, v000001cd1e7a7c30_0;  1 drivers
v000001cd1e7bb200_0 .net "n2_group_Y", 254 0, v000001cd1e7a7a50_0;  1 drivers
v000001cd1e7bbac0_0 .net "n2_proof_R_X", 254 0, v000001cd1e7a7e10_0;  1 drivers
v000001cd1e7ba260_0 .net "n2_proof_R_Y", 254 0, v000001cd1e7a7230_0;  1 drivers
v000001cd1e7b9ea0_0 .net "n2_proof_z", 251 0, v000001cd1e7a7910_0;  1 drivers
v000001cd1e7ba300_0 .net "n2_secret", 251 0, v000001cd1e7a7f50_0;  1 drivers
v000001cd1e7b9b80_0 .net "n2_share_out_0", 251 0, v000001cd1e7a81d0_0;  1 drivers
v000001cd1e7b9c20_0 .net "n2_share_out_1", 251 0, v000001cd1e7a6b50_0;  1 drivers
v000001cd1e7ba760_0 .net "n2_share_out_2", 251 0, v000001cd1e7af630_0;  1 drivers
v000001cd1e7ba8a0_0 .net "n2_share_out_3", 251 0, v000001cd1e7b0670_0;  1 drivers
v000001cd1e7ba120_0 .net "n2_share_ready_0", 0 0, v000001cd1e7ae7d0_0;  1 drivers
v000001cd1e7bb520_0 .net "n2_share_ready_1", 0 0, v000001cd1e7aeb90_0;  1 drivers
v000001cd1e7bab20_0 .net "n2_share_ready_2", 0 0, v000001cd1e7aef50_0;  1 drivers
v000001cd1e7babc0_0 .net "n2_share_ready_3", 0 0, v000001cd1e7aeaf0_0;  1 drivers
v000001cd1e7bac60_0 .net "n3_commit_X", 254 0, v000001cd1e7b4450_0;  1 drivers
v000001cd1e7ba080_0 .net "n3_commit_Y", 254 0, v000001cd1e7b46d0_0;  1 drivers
v000001cd1e7bbb60_0 .net "n3_commit_ready", 0 0, v000001cd1e7b3b90_0;  1 drivers
v000001cd1e7bb980_0 .net "n3_cycles", 15 0, v000001cd1e7b53f0_0;  1 drivers
v000001cd1e7b9f40_0 .net "n3_done", 0 0, v000001cd1e7b5490_0;  1 drivers
v000001cd1e7ba4e0_0 .net "n3_group_X", 254 0, v000001cd1e7b5cb0_0;  1 drivers
v000001cd1e7bba20_0 .net "n3_group_Y", 254 0, v000001cd1e7b5df0_0;  1 drivers
v000001cd1e7bb840_0 .net "n3_proof_R_X", 254 0, v000001cd1e7c03e0_0;  1 drivers
v000001cd1e7bbca0_0 .net "n3_proof_R_Y", 254 0, v000001cd1e7bf760_0;  1 drivers
v000001cd1e7bb8e0_0 .net "n3_proof_z", 251 0, v000001cd1e7c0200_0;  1 drivers
v000001cd1e7bb2a0_0 .net "n3_secret", 251 0, v000001cd1e7bf080_0;  1 drivers
v000001cd1e7ba620_0 .net "n3_share_out_0", 251 0, v000001cd1e7c0ca0_0;  1 drivers
v000001cd1e7ba6c0_0 .net "n3_share_out_1", 251 0, v000001cd1e7bf3a0_0;  1 drivers
v000001cd1e7bb660_0 .net "n3_share_out_2", 251 0, v000001cd1e7c0de0_0;  1 drivers
v000001cd1e7ba800_0 .net "n3_share_out_3", 251 0, v000001cd1e7beb80_0;  1 drivers
v000001cd1e7bad00_0 .net "n3_share_ready_0", 0 0, v000001cd1e7befe0_0;  1 drivers
v000001cd1e7bb340_0 .net "n3_share_ready_1", 0 0, v000001cd1e7bf8a0_0;  1 drivers
v000001cd1e7ba940_0 .net "n3_share_ready_2", 0 0, v000001cd1e7bf800_0;  1 drivers
v000001cd1e7bada0_0 .net "n3_share_ready_3", 0 0, v000001cd1e7bf580_0;  1 drivers
v000001cd1e7bae40_0 .net "protocol_done", 0 0, L_000001cd1e4fd8b0;  alias, 1 drivers
v000001cd1e7baf80_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  1 drivers
v000001cd1e7bb700_0 .net "start_protocol", 0 0, v000001cd1e7be220_0;  1 drivers
v000001cd1e7bb7a0_0 .var "total_cycles", 15 0;
S_000001cd1e77bef0 .scope module, "node0" "frost_node" 5 75, 6 5 0, S_000001cd1e77b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_000001cd1e41ee60 .param/l "DONE" 1 6 79, C4<1100>;
P_000001cd1e41ee98 .param/l "ERROR" 1 6 80, C4<1101>;
P_000001cd1e41eed0 .param/l "IDLE" 1 6 67, C4<0000>;
P_000001cd1e41ef08 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000000>;
P_000001cd1e41ef40 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_000001cd1e41ef78 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_000001cd1e41efb0 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_000001cd1e41efe8 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_000001cd1e41f020 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_000001cd1e41f058 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_000001cd1e41f090 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_000001cd1e41f0c8 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_000001cd1e41f100 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_000001cd1e41f138 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_000001cd1e41f170 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_000001cd1e41f1a8 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_000001cd1e41f1e0 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_000001cd1e41f218 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_000001cd1e41f250 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_000001cd1e69b100 .functor XOR 252, v000001cd1e78eb10_0, L_000001cd1e7ca7b0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001cd1e7d1b50 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001cd1e69bbf0 .functor XOR 252, L_000001cd1e69b100, L_000001cd1e7d1b50, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001cd1e69cb40 .functor AND 1, v000001cd1e78e1b0_0, v000001cd1e790780_0, C4<1>, C4<1>;
L_000001cd1e69cbb0 .functor AND 1, L_000001cd1e69cb40, v000001cd1e7a5c50_0, C4<1>, C4<1>;
L_000001cd1e69cc90 .functor AND 1, L_000001cd1e69cbb0, v000001cd1e7b3b90_0, C4<1>, C4<1>;
L_000001cd1e69c9f0 .functor AND 1, v000001cd1e78bc30_0, v000001cd1e7928a0_0, C4<1>, C4<1>;
L_000001cd1e69cc20 .functor AND 1, L_000001cd1e69c9f0, v000001cd1e7ae7d0_0, C4<1>, C4<1>;
L_000001cd1e69cad0 .functor AND 1, L_000001cd1e69cc20, v000001cd1e7befe0_0, C4<1>, C4<1>;
v000001cd1e7884b0_0 .net *"_ivl_1", 127 0, L_000001cd1e7c9d10;  1 drivers
L_000001cd1e7d1c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd1e787d30_0 .net/2u *"_ivl_15", 0 0, L_000001cd1e7d1c28;  1 drivers
v000001cd1e788d70_0 .net *"_ivl_3", 123 0, L_000001cd1e7cb7f0;  1 drivers
v000001cd1e788190_0 .net *"_ivl_35", 0 0, L_000001cd1e69cb40;  1 drivers
v000001cd1e787f10_0 .net *"_ivl_37", 0 0, L_000001cd1e69cbb0;  1 drivers
v000001cd1e7880f0_0 .net *"_ivl_4", 251 0, L_000001cd1e7ca7b0;  1 drivers
v000001cd1e7887d0_0 .net *"_ivl_41", 0 0, L_000001cd1e69c9f0;  1 drivers
v000001cd1e788230_0 .net *"_ivl_43", 0 0, L_000001cd1e69cc20;  1 drivers
v000001cd1e788f50_0 .net *"_ivl_6", 251 0, L_000001cd1e69b100;  1 drivers
v000001cd1e7882d0_0 .net/2u *"_ivl_8", 251 0, L_000001cd1e7d1b50;  1 drivers
v000001cd1e788870_0 .net "all_commitments_valid", 0 0, L_000001cd1e69cc90;  1 drivers
v000001cd1e788370_0 .net "all_shares_valid", 0 0, L_000001cd1e69cad0;  1 drivers
v000001cd1e788410_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e788550_0 .var "coeff_index", 2 0;
v000001cd1e788af0_0 .var "commitment_out_X", 254 0;
v000001cd1e7885f0_0 .var "commitment_out_Y", 254 0;
v000001cd1e78e1b0_0 .var "commitment_ready", 0 0;
v000001cd1e78de90_0 .net "commitments_in_X_0", 254 0, v000001cd1e788af0_0;  alias, 1 drivers
v000001cd1e78ee30_0 .net "commitments_in_X_1", 254 0, v000001cd1e791680_0;  alias, 1 drivers
v000001cd1e78e2f0_0 .net "commitments_in_X_2", 254 0, v000001cd1e7a6970_0;  alias, 1 drivers
v000001cd1e78e070_0 .net "commitments_in_X_3", 254 0, v000001cd1e7b4450_0;  alias, 1 drivers
v000001cd1e78ed90_0 .net "commitments_in_Y_0", 254 0, v000001cd1e7885f0_0;  alias, 1 drivers
v000001cd1e78ecf0_0 .net "commitments_in_Y_1", 254 0, v000001cd1e78f600_0;  alias, 1 drivers
v000001cd1e78eed0_0 .net "commitments_in_Y_2", 254 0, v000001cd1e7a6dd0_0;  alias, 1 drivers
v000001cd1e78ef70_0 .net "commitments_in_Y_3", 254 0, v000001cd1e7b46d0_0;  alias, 1 drivers
v000001cd1e78e890_0 .net "commitments_valid_0", 0 0, v000001cd1e78e1b0_0;  alias, 1 drivers
v000001cd1e78e4d0_0 .net "commitments_valid_1", 0 0, v000001cd1e790780_0;  alias, 1 drivers
v000001cd1e78e250_0 .net "commitments_valid_2", 0 0, v000001cd1e7a5c50_0;  alias, 1 drivers
v000001cd1e78e390_0 .net "commitments_valid_3", 0 0, v000001cd1e7b3b90_0;  alias, 1 drivers
v000001cd1e78f010_0 .var "cycles", 15 0;
v000001cd1e78e570_0 .var "dkg_done", 0 0;
v000001cd1e78dcb0_0 .var "group_key_X", 254 0;
v000001cd1e78e930_0 .var "group_key_Y", 254 0;
v000001cd1e78df30 .array "my_commitments_X", 2 0, 254 0;
v000001cd1e78dad0 .array "my_commitments_Y", 2 0, 254 0;
v000001cd1e78dfd0_0 .var "next_state", 3 0;
v000001cd1e78dd50_0 .var "point_add_P_X", 254 0;
v000001cd1e78e430_0 .var "point_add_P_Y", 254 0;
v000001cd1e78e610_0 .var "point_add_Q_X", 254 0;
v000001cd1e78e750_0 .var "point_add_Q_Y", 254 0;
v000001cd1e78e6b0_0 .net "point_add_X", 254 0, v000001cd1e5f76d0_0;  1 drivers
v000001cd1e78e110_0 .net "point_add_Y", 254 0, v000001cd1e5f7810_0;  1 drivers
v000001cd1e78ebb0_0 .net "point_add_done", 0 0, v000001cd1e5f7b30_0;  1 drivers
v000001cd1e78f0b0_0 .var "point_add_start", 0 0;
v000001cd1e78ddf0_0 .net "poly_eval_done", 0 0, v000001cd1e627020_0;  1 drivers
v000001cd1e78e7f0_0 .net "poly_eval_result", 251 0, v000001cd1e627160_0;  1 drivers
v000001cd1e78e9d0_0 .var "poly_eval_start", 0 0;
v000001cd1e78ea70_0 .var "poly_eval_x", 251 0;
v000001cd1e78f150 .array "polynomial_coeffs", 2 0, 251 0;
v000001cd1e78db70_0 .net "prng_output", 251 0, L_000001cd1e69bbf0;  1 drivers
v000001cd1e78eb10_0 .var "prng_state", 251 0;
v000001cd1e78ec50_0 .var "process_index", 2 0;
v000001cd1e78dc10_0 .var "proof_R_X", 254 0;
v000001cd1e78c310_0 .var "proof_R_Y", 254 0;
v000001cd1e78b4b0_0 .var "proof_z", 251 0;
v000001cd1e78be10_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e78c130_0 .net "scalar_mult_X", 254 0, v000001cd1e5a3480_0;  1 drivers
v000001cd1e78d8f0_0 .net "scalar_mult_Y", 254 0, v000001cd1e5a4ba0_0;  1 drivers
v000001cd1e78cef0_0 .net "scalar_mult_done", 0 0, v000001cd1e787650_0;  1 drivers
v000001cd1e78c090_0 .var "scalar_mult_k", 251 0;
v000001cd1e78ca90_0 .var "scalar_mult_start", 0 0;
v000001cd1e78c3b0_0 .var "secret_share", 251 0;
v000001cd1e78b2d0_0 .var "share_accumulator", 251 0;
v000001cd1e78b370_0 .net "shares_in_0", 251 0, v000001cd1e78baf0_0;  alias, 1 drivers
v000001cd1e78ba50_0 .net "shares_in_1", 251 0, v000001cd1e793200_0;  alias, 1 drivers
v000001cd1e78b550_0 .net "shares_in_2", 251 0, v000001cd1e7a81d0_0;  alias, 1 drivers
v000001cd1e78b730_0 .net "shares_in_3", 251 0, v000001cd1e7c0ca0_0;  alias, 1 drivers
v000001cd1e78baf0_0 .var "shares_out_0", 251 0;
v000001cd1e78d990_0 .var "shares_out_1", 251 0;
v000001cd1e78d210_0 .var "shares_out_2", 251 0;
v000001cd1e78c630_0 .var "shares_out_3", 251 0;
v000001cd1e78bc30_0 .var "shares_ready_0", 0 0;
v000001cd1e78d2b0_0 .var "shares_ready_1", 0 0;
v000001cd1e78d490_0 .var "shares_ready_2", 0 0;
v000001cd1e78ce50_0 .var "shares_ready_3", 0 0;
v000001cd1e78c6d0_0 .net "shares_valid_0", 0 0, v000001cd1e78bc30_0;  alias, 1 drivers
v000001cd1e78bb90_0 .net "shares_valid_1", 0 0, v000001cd1e7928a0_0;  alias, 1 drivers
v000001cd1e78c450_0 .net "shares_valid_2", 0 0, v000001cd1e7ae7d0_0;  alias, 1 drivers
v000001cd1e78b690_0 .net "shares_valid_3", 0 0, v000001cd1e7befe0_0;  alias, 1 drivers
v000001cd1e78c4f0_0 .net "start_dkg", 0 0, v000001cd1e7be220_0;  alias, 1 drivers
v000001cd1e78cb30_0 .var "state", 3 0;
v000001cd1e78d530_0 .var "temp_commit_X", 254 0;
v000001cd1e78bcd0_0 .var "temp_commit_Y", 254 0;
v000001cd1e78b5f0_0 .var "temp_share_in", 251 0;
v000001cd1e78beb0_0 .var "vss_C0_X", 254 0;
v000001cd1e78bf50_0 .var "vss_C0_Y", 254 0;
v000001cd1e78c770_0 .var "vss_C1_X", 254 0;
v000001cd1e78c1d0_0 .var "vss_C1_Y", 254 0;
v000001cd1e78b870_0 .var "vss_C2_X", 254 0;
v000001cd1e78cf90_0 .var "vss_C2_Y", 254 0;
v000001cd1e78c950_0 .net "vss_done", 0 0, v000001cd1e785c10_0;  1 drivers
v000001cd1e78d710_0 .var "vss_index", 251 0;
v000001cd1e78b7d0_0 .var "vss_share", 251 0;
v000001cd1e78cbd0_0 .var "vss_start", 0 0;
v000001cd1e78d0d0_0 .net "vss_valid", 0 0, v000001cd1e787c90_0;  1 drivers
E_000001cd1e70f360/0 .event edge, v000001cd1e78cb30_0, v000001cd1e78c4f0_0, v000001cd1e788550_0, v000001cd1e787650_0;
E_000001cd1e70f360/1 .event edge, v000001cd1e788870_0, v000001cd1e78ec50_0, v000001cd1e627020_0, v000001cd1e788370_0;
E_000001cd1e70f360 .event/or E_000001cd1e70f360/0, E_000001cd1e70f360/1;
E_000001cd1e70f7e0/0 .event edge, v000001cd1e78ec50_0, v000001cd1e78b370_0, v000001cd1e78ba50_0, v000001cd1e78b550_0;
E_000001cd1e70f7e0/1 .event edge, v000001cd1e78b730_0;
E_000001cd1e70f7e0 .event/or E_000001cd1e70f7e0/0, E_000001cd1e70f7e0/1;
E_000001cd1e70f420/0 .event edge, v000001cd1e78ec50_0, v000001cd1e788af0_0, v000001cd1e7885f0_0, v000001cd1e78ee30_0;
E_000001cd1e70f420/1 .event edge, v000001cd1e78ecf0_0, v000001cd1e78e2f0_0, v000001cd1e78eed0_0, v000001cd1e78e070_0;
E_000001cd1e70f420/2 .event edge, v000001cd1e78ef70_0;
E_000001cd1e70f420 .event/or E_000001cd1e70f420/0, E_000001cd1e70f420/1, E_000001cd1e70f420/2;
L_000001cd1e7c9d10 .part v000001cd1e78eb10_0, 0, 128;
L_000001cd1e7cb7f0 .part v000001cd1e78eb10_0, 128, 124;
L_000001cd1e7ca7b0 .concat [ 124 128 0 0], L_000001cd1e7cb7f0, L_000001cd1e7c9d10;
L_000001cd1e7cb6b0 .concat [ 252 1 0 0], v000001cd1e78c090_0, L_000001cd1e7d1c28;
S_000001cd1e77c080 .scope module, "point_add" "ed25519_point_add" 6 149, 2 5 0, S_000001cd1e77bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001cd1e6b0c20 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001cd1e6b0c58 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001cd1e6b0c90 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001cd1e7d1dd8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e663a70_0 .net "P1_T", 254 0, L_000001cd1e7d1dd8;  1 drivers
v000001cd1e662490_0 .net "P1_X", 254 0, v000001cd1e78dd50_0;  1 drivers
v000001cd1e663e30_0 .net "P1_Y", 254 0, v000001cd1e78e430_0;  1 drivers
L_000001cd1e7d1d90 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e662030_0 .net "P1_Z", 254 0, L_000001cd1e7d1d90;  1 drivers
L_000001cd1e7d1e68 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e662170_0 .net "P2_T", 254 0, L_000001cd1e7d1e68;  1 drivers
v000001cd1e663f70_0 .net "P2_X", 254 0, v000001cd1e78e610_0;  1 drivers
v000001cd1e661810_0 .net "P2_Y", 254 0, v000001cd1e78e750_0;  1 drivers
L_000001cd1e7d1e20 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e662850_0 .net "P2_Z", 254 0, L_000001cd1e7d1e20;  1 drivers
v000001cd1e6628f0_0 .var "P3_T", 254 0;
v000001cd1e5f76d0_0 .var "P3_X", 254 0;
v000001cd1e5f7810_0 .var "P3_Y", 254 0;
v000001cd1e5f6af0_0 .var "P3_Z", 254 0;
v000001cd1e5f7a90_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e5f65f0_0 .var "cycles", 15 0;
v000001cd1e5f7b30_0 .var "done", 0 0;
v000001cd1e5f5fb0_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e5f6050_0 .net "start", 0 0, v000001cd1e78f0b0_0;  1 drivers
v000001cd1e5f6410_0 .var "state", 1 0;
E_000001cd1e70fd20/0 .event negedge, v000001cd1e5f5fb0_0;
E_000001cd1e70fd20/1 .event posedge, v000001cd1e5f7a90_0;
E_000001cd1e70fd20 .event/or E_000001cd1e70fd20/0, E_000001cd1e70fd20/1;
S_000001cd1e77b590 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_000001cd1e77bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_000001cd1e77b8b0 .param/l "ADD1" 1 7 28, C4<010>;
P_000001cd1e77b8e8 .param/l "ADD2" 1 7 30, C4<100>;
P_000001cd1e77b920 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_000001cd1e77b958 .param/l "FINISH" 1 7 31, C4<101>;
P_000001cd1e77b990 .param/l "IDLE" 1 7 26, C4<000>;
P_000001cd1e77b9c8 .param/l "MULT1" 1 7 27, C4<001>;
P_000001cd1e77ba00 .param/l "MULT2" 1 7 29, C4<011>;
v000001cd1e5f6730_0 .net *"_ivl_0", 503 0, L_000001cd1e7c9b30;  1 drivers
L_000001cd1e7d1b98 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e5f6910_0 .net *"_ivl_3", 251 0, L_000001cd1e7d1b98;  1 drivers
v000001cd1e5f69b0_0 .net *"_ivl_4", 503 0, L_000001cd1e7ca670;  1 drivers
L_000001cd1e7d1be0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e5f6b90_0 .net *"_ivl_7", 251 0, L_000001cd1e7d1be0;  1 drivers
v000001cd1e5f6cd0_0 .var "accumulator", 251 0;
v000001cd1e626620_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e78f150_0 .array/port v000001cd1e78f150, 0;
v000001cd1e626260_0 .net "coeff_0", 251 0, v000001cd1e78f150_0;  1 drivers
v000001cd1e78f150_1 .array/port v000001cd1e78f150, 1;
v000001cd1e6275c0_0 .net "coeff_1", 251 0, v000001cd1e78f150_1;  1 drivers
v000001cd1e78f150_2 .array/port v000001cd1e78f150, 2;
v000001cd1e626a80_0 .net "coeff_2", 251 0, v000001cd1e78f150_2;  1 drivers
v000001cd1e627020_0 .var "done", 0 0;
v000001cd1e625e00_0 .var "mult_a", 251 0;
v000001cd1e6266c0_0 .var "mult_b", 251 0;
v000001cd1e6268a0_0 .net "mult_result", 251 0, L_000001cd1e7c93b0;  1 drivers
v000001cd1e626d00_0 .net "mult_result_wide", 503 0, L_000001cd1e7cb390;  1 drivers
v000001cd1e627160_0 .var "result", 251 0;
v000001cd1e627340_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e626da0_0 .net "start", 0 0, v000001cd1e78e9d0_0;  1 drivers
v000001cd1e625900_0 .var "state", 2 0;
v000001cd1e625a40_0 .var "temp", 251 0;
v000001cd1e626e40_0 .net "x", 251 0, v000001cd1e78ea70_0;  1 drivers
L_000001cd1e7c9b30 .concat [ 252 252 0 0], v000001cd1e625e00_0, L_000001cd1e7d1b98;
L_000001cd1e7ca670 .concat [ 252 252 0 0], v000001cd1e6266c0_0, L_000001cd1e7d1be0;
L_000001cd1e7cb390 .arith/mult 504, L_000001cd1e7c9b30, L_000001cd1e7ca670;
L_000001cd1e7c93b0 .part L_000001cd1e7cb390, 0, 252;
S_000001cd1e77bbd0 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 112 0, S_000001cd1e77bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001cd1e677930 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001cd1e677968 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001cd1e6779a0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001cd1e7d1d48 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e5a4060_0 .net "P_T", 254 0, L_000001cd1e7d1d48;  1 drivers
L_000001cd1e7d1c70 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v000001cd1e5a4920_0 .net "P_X", 254 0, L_000001cd1e7d1c70;  1 drivers
L_000001cd1e7d1cb8 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001cd1e5a3a20_0 .net "P_Y", 254 0, L_000001cd1e7d1cb8;  1 drivers
L_000001cd1e7d1d00 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e5a3de0_0 .net "P_Z", 254 0, L_000001cd1e7d1d00;  1 drivers
v000001cd1e5a3660_0 .var "R_T", 254 0;
v000001cd1e5a3480_0 .var "R_X", 254 0;
v000001cd1e5a4ba0_0 .var "R_Y", 254 0;
v000001cd1e5a4ec0_0 .var "R_Z", 254 0;
v000001cd1e5a32a0_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e786610_0 .var "cycles", 15 0;
v000001cd1e787650_0 .var "done", 0 0;
v000001cd1e785710_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7862f0_0 .net "scalar", 252 0, L_000001cd1e7cb6b0;  1 drivers
v000001cd1e786430_0 .net "start", 0 0, v000001cd1e78ca90_0;  1 drivers
v000001cd1e786b10_0 .var "state", 2 0;
S_000001cd1e789440 .scope module, "vss" "vss_verify" 6 168, 7 340 0, S_000001cd1e77bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_000001cd1e4ce080 .param/l "ADD_C0_IC1" 1 7 380, C4<0111>;
P_000001cd1e4ce0b8 .param/l "ADD_RESULT_I2C2" 1 7 382, C4<1001>;
P_000001cd1e4ce0f0 .param/l "COMPARE" 1 7 384, C4<1011>;
P_000001cd1e4ce128 .param/l "COMPUTE_I2_C2" 1 7 378, C4<0101>;
P_000001cd1e4ce160 .param/l "COMPUTE_I_C1" 1 7 376, C4<0011>;
P_000001cd1e4ce198 .param/l "COMPUTE_LHS" 1 7 374, C4<0001>;
P_000001cd1e4ce1d0 .param/l "FINISH" 1 7 385, C4<1100>;
P_000001cd1e4ce208 .param/l "IDLE" 1 7 373, C4<0000>;
P_000001cd1e4ce240 .param/l "POINT_BITS" 0 7 342, +C4<00000000000000000000000011111111>;
P_000001cd1e4ce278 .param/l "SCALAR_BITS" 0 7 341, +C4<00000000000000000000000011111100>;
P_000001cd1e4ce2b0 .param/l "WAIT_ADD1" 1 7 381, C4<1000>;
P_000001cd1e4ce2e8 .param/l "WAIT_ADD2" 1 7 383, C4<1010>;
P_000001cd1e4ce320 .param/l "WAIT_I2_C2" 1 7 379, C4<0110>;
P_000001cd1e4ce358 .param/l "WAIT_I_C1" 1 7 377, C4<0100>;
P_000001cd1e4ce390 .param/l "WAIT_LHS" 1 7 375, C4<0010>;
v000001cd1e785490_0 .net "C0_X", 254 0, v000001cd1e78beb0_0;  1 drivers
v000001cd1e7871f0_0 .net "C0_Y", 254 0, v000001cd1e78bf50_0;  1 drivers
v000001cd1e786f70_0 .net "C1_X", 254 0, v000001cd1e78c770_0;  1 drivers
v000001cd1e7861b0_0 .net "C1_Y", 254 0, v000001cd1e78c1d0_0;  1 drivers
v000001cd1e786570_0 .net "C2_X", 254 0, v000001cd1e78b870_0;  1 drivers
v000001cd1e785fd0_0 .net "C2_Y", 254 0, v000001cd1e78cf90_0;  1 drivers
v000001cd1e785a30_0 .var "LHS_X", 254 0;
v000001cd1e787470_0 .var "LHS_Y", 254 0;
v000001cd1e787010_0 .var "RHS_X", 254 0;
v000001cd1e787510_0 .var "RHS_Y", 254 0;
L_000001cd1e7d1eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd1e7875b0_0 .net/2u *"_ivl_0", 0 0, L_000001cd1e7d1eb0;  1 drivers
v000001cd1e7878d0_0 .net *"_ivl_16", 503 0, L_000001cd1e7c9bd0;  1 drivers
L_000001cd1e7d20a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e785b70_0 .net *"_ivl_19", 251 0, L_000001cd1e7d20a8;  1 drivers
v000001cd1e785530_0 .net *"_ivl_20", 503 0, L_000001cd1e7ca490;  1 drivers
L_000001cd1e7d20f0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7855d0_0 .net *"_ivl_23", 251 0, L_000001cd1e7d20f0;  1 drivers
v000001cd1e785ad0_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e785c10_0 .var "done", 0 0;
v000001cd1e785cb0_0 .var "i2_C2_X", 254 0;
v000001cd1e785d50_0 .var "i2_C2_Y", 254 0;
v000001cd1e786070_0 .var "i_C1_X", 254 0;
v000001cd1e785df0_0 .var "i_C1_Y", 254 0;
v000001cd1e7864d0_0 .net "index", 251 0, v000001cd1e78d710_0;  1 drivers
v000001cd1e785e90_0 .net "index_squared", 251 0, L_000001cd1e7ca710;  1 drivers
v000001cd1e786250_0 .net "index_squared_wide", 503 0, L_000001cd1e7ca2b0;  1 drivers
v000001cd1e786390_0 .var "point_add_P_X", 254 0;
v000001cd1e789090_0 .var "point_add_P_Y", 254 0;
v000001cd1e788690_0 .var "point_add_Q_X", 254 0;
v000001cd1e788730_0 .var "point_add_Q_Y", 254 0;
v000001cd1e788b90_0 .net "point_add_R_X", 254 0, v000001cd1e787290_0;  1 drivers
v000001cd1e787e70_0 .net "point_add_R_Y", 254 0, v000001cd1e7857b0_0;  1 drivers
v000001cd1e788cd0_0 .net "point_add_done", 0 0, v000001cd1e787790_0;  1 drivers
v000001cd1e788910_0 .var "point_add_start", 0 0;
v000001cd1e7889b0_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e788ff0_0 .var "scalar_mult_P_X", 254 0;
v000001cd1e788c30_0 .var "scalar_mult_P_Y", 254 0;
v000001cd1e787dd0_0 .net "scalar_mult_Q_X", 254 0, v000001cd1e787a10_0;  1 drivers
v000001cd1e788050_0 .net "scalar_mult_Q_Y", 254 0, v000001cd1e787330_0;  1 drivers
v000001cd1e789130_0 .net "scalar_mult_done", 0 0, v000001cd1e7870b0_0;  1 drivers
v000001cd1e788e10_0 .var "scalar_mult_k", 251 0;
v000001cd1e787ab0_0 .var "scalar_mult_start", 0 0;
v000001cd1e788eb0_0 .net "share", 251 0, v000001cd1e78b7d0_0;  1 drivers
v000001cd1e787b50_0 .net "start", 0 0, v000001cd1e78cbd0_0;  1 drivers
v000001cd1e788a50_0 .var "state", 3 0;
v000001cd1e787fb0_0 .var "temp_sum_X", 254 0;
v000001cd1e787bf0_0 .var "temp_sum_Y", 254 0;
v000001cd1e787c90_0 .var "valid", 0 0;
L_000001cd1e7cb570 .concat [ 252 1 0 0], v000001cd1e788e10_0, L_000001cd1e7d1eb0;
L_000001cd1e7c9bd0 .concat [ 252 252 0 0], v000001cd1e78d710_0, L_000001cd1e7d20a8;
L_000001cd1e7ca490 .concat [ 252 252 0 0], v000001cd1e78d710_0, L_000001cd1e7d20f0;
L_000001cd1e7ca2b0 .arith/mult 504, L_000001cd1e7c9bd0, L_000001cd1e7ca490;
L_000001cd1e7ca710 .part L_000001cd1e7ca2b0, 0, 252;
S_000001cd1e7898f0 .scope module, "point_add" "ed25519_point_add" 7 423, 2 5 0, S_000001cd1e789440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001cd1e676ed0 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001cd1e676f08 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001cd1e676f40 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001cd1e7d1fd0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e785670_0 .net "P1_T", 254 0, L_000001cd1e7d1fd0;  1 drivers
v000001cd1e786bb0_0 .net "P1_X", 254 0, v000001cd1e786390_0;  1 drivers
v000001cd1e7852b0_0 .net "P1_Y", 254 0, v000001cd1e789090_0;  1 drivers
L_000001cd1e7d1f88 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7853f0_0 .net "P1_Z", 254 0, L_000001cd1e7d1f88;  1 drivers
L_000001cd1e7d2060 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7867f0_0 .net "P2_T", 254 0, L_000001cd1e7d2060;  1 drivers
v000001cd1e785f30_0 .net "P2_X", 254 0, v000001cd1e788690_0;  1 drivers
v000001cd1e786750_0 .net "P2_Y", 254 0, v000001cd1e788730_0;  1 drivers
L_000001cd1e7d2018 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e786110_0 .net "P2_Z", 254 0, L_000001cd1e7d2018;  1 drivers
v000001cd1e785850_0 .var "P3_T", 254 0;
v000001cd1e787290_0 .var "P3_X", 254 0;
v000001cd1e7857b0_0 .var "P3_Y", 254 0;
v000001cd1e786890_0 .var "P3_Z", 254 0;
v000001cd1e7858f0_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e786c50_0 .var "cycles", 15 0;
v000001cd1e787790_0 .var "done", 0 0;
v000001cd1e7866b0_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7873d0_0 .net "start", 0 0, v000001cd1e788910_0;  1 drivers
v000001cd1e787150_0 .var "state", 1 0;
S_000001cd1e78a250 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 405, 2 112 0, S_000001cd1e789440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001cd1e607290 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001cd1e6072c8 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001cd1e607300 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001cd1e7d1f40 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e785350_0 .net "P_T", 254 0, L_000001cd1e7d1f40;  1 drivers
v000001cd1e785990_0 .net "P_X", 254 0, v000001cd1e788ff0_0;  1 drivers
v000001cd1e7876f0_0 .net "P_Y", 254 0, v000001cd1e788c30_0;  1 drivers
L_000001cd1e7d1ef8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e786cf0_0 .net "P_Z", 254 0, L_000001cd1e7d1ef8;  1 drivers
v000001cd1e786d90_0 .var "R_T", 254 0;
v000001cd1e787a10_0 .var "R_X", 254 0;
v000001cd1e787330_0 .var "R_Y", 254 0;
v000001cd1e786a70_0 .var "R_Z", 254 0;
v000001cd1e786e30_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e787830_0 .var "cycles", 15 0;
v000001cd1e7870b0_0 .var "done", 0 0;
v000001cd1e786930_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7869d0_0 .net "scalar", 252 0, L_000001cd1e7cb570;  1 drivers
v000001cd1e786ed0_0 .net "start", 0 0, v000001cd1e787ab0_0;  1 drivers
v000001cd1e787970_0 .var "state", 2 0;
S_000001cd1e78a890 .scope module, "node1" "frost_node" 5 109, 6 5 0, S_000001cd1e77b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_000001cd1e46d010 .param/l "DONE" 1 6 79, C4<1100>;
P_000001cd1e46d048 .param/l "ERROR" 1 6 80, C4<1101>;
P_000001cd1e46d080 .param/l "IDLE" 1 6 67, C4<0000>;
P_000001cd1e46d0b8 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000001>;
P_000001cd1e46d0f0 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_000001cd1e46d128 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_000001cd1e46d160 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_000001cd1e46d198 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_000001cd1e46d1d0 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_000001cd1e46d208 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_000001cd1e46d240 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_000001cd1e46d278 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_000001cd1e46d2b0 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_000001cd1e46d2e8 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_000001cd1e46d320 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_000001cd1e46d358 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_000001cd1e46d390 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_000001cd1e46d3c8 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_000001cd1e46d400 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_000001cd1e69cd00 .functor XOR 252, v000001cd1e792da0_0, L_000001cd1e7ca8f0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001cd1e7d2138 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_000001cd1e610730 .functor XOR 252, L_000001cd1e69cd00, L_000001cd1e7d2138, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001cd1e6105e0 .functor AND 1, v000001cd1e78e1b0_0, v000001cd1e790780_0, C4<1>, C4<1>;
L_000001cd1e610420 .functor AND 1, L_000001cd1e6105e0, v000001cd1e7a5c50_0, C4<1>, C4<1>;
L_000001cd1e610500 .functor AND 1, L_000001cd1e610420, v000001cd1e7b3b90_0, C4<1>, C4<1>;
L_000001cd1e610570 .functor AND 1, v000001cd1e78d2b0_0, v000001cd1e793700_0, C4<1>, C4<1>;
L_000001cd1e610180 .functor AND 1, L_000001cd1e610570, v000001cd1e7aeb90_0, C4<1>, C4<1>;
L_000001cd1e60f2a0 .functor AND 1, L_000001cd1e610180, v000001cd1e7bf8a0_0, C4<1>, C4<1>;
v000001cd1e7915e0_0 .net *"_ivl_1", 127 0, L_000001cd1e7cb070;  1 drivers
L_000001cd1e7d2210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd1e790460_0 .net/2u *"_ivl_15", 0 0, L_000001cd1e7d2210;  1 drivers
v000001cd1e791180_0 .net *"_ivl_3", 123 0, L_000001cd1e7ca850;  1 drivers
v000001cd1e7919a0_0 .net *"_ivl_35", 0 0, L_000001cd1e6105e0;  1 drivers
v000001cd1e791a40_0 .net *"_ivl_37", 0 0, L_000001cd1e610420;  1 drivers
v000001cd1e78f4c0_0 .net *"_ivl_4", 251 0, L_000001cd1e7ca8f0;  1 drivers
v000001cd1e790320_0 .net *"_ivl_41", 0 0, L_000001cd1e610570;  1 drivers
v000001cd1e78f560_0 .net *"_ivl_43", 0 0, L_000001cd1e610180;  1 drivers
v000001cd1e7912c0_0 .net *"_ivl_6", 251 0, L_000001cd1e69cd00;  1 drivers
v000001cd1e790500_0 .net/2u *"_ivl_8", 251 0, L_000001cd1e7d2138;  1 drivers
v000001cd1e7906e0_0 .net "all_commitments_valid", 0 0, L_000001cd1e610500;  1 drivers
v000001cd1e78fc40_0 .net "all_shares_valid", 0 0, L_000001cd1e60f2a0;  1 drivers
v000001cd1e790000_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e78fd80_0 .var "coeff_index", 2 0;
v000001cd1e791680_0 .var "commitment_out_X", 254 0;
v000001cd1e78f600_0 .var "commitment_out_Y", 254 0;
v000001cd1e790780_0 .var "commitment_ready", 0 0;
v000001cd1e790a00_0 .net "commitments_in_X_0", 254 0, v000001cd1e788af0_0;  alias, 1 drivers
v000001cd1e78f6a0_0 .net "commitments_in_X_1", 254 0, v000001cd1e791680_0;  alias, 1 drivers
v000001cd1e78f740_0 .net "commitments_in_X_2", 254 0, v000001cd1e7a6970_0;  alias, 1 drivers
v000001cd1e78fe20_0 .net "commitments_in_X_3", 254 0, v000001cd1e7b4450_0;  alias, 1 drivers
v000001cd1e78f7e0_0 .net "commitments_in_Y_0", 254 0, v000001cd1e7885f0_0;  alias, 1 drivers
v000001cd1e790820_0 .net "commitments_in_Y_1", 254 0, v000001cd1e78f600_0;  alias, 1 drivers
v000001cd1e78f920_0 .net "commitments_in_Y_2", 254 0, v000001cd1e7a6dd0_0;  alias, 1 drivers
v000001cd1e78f9c0_0 .net "commitments_in_Y_3", 254 0, v000001cd1e7b46d0_0;  alias, 1 drivers
v000001cd1e7908c0_0 .net "commitments_valid_0", 0 0, v000001cd1e78e1b0_0;  alias, 1 drivers
v000001cd1e78fec0_0 .net "commitments_valid_1", 0 0, v000001cd1e790780_0;  alias, 1 drivers
v000001cd1e790960_0 .net "commitments_valid_2", 0 0, v000001cd1e7a5c50_0;  alias, 1 drivers
v000001cd1e78ff60_0 .net "commitments_valid_3", 0 0, v000001cd1e7b3b90_0;  alias, 1 drivers
v000001cd1e7935c0_0 .var "cycles", 15 0;
v000001cd1e7926c0_0 .var "dkg_done", 0 0;
v000001cd1e792760_0 .var "group_key_X", 254 0;
v000001cd1e792120_0 .var "group_key_Y", 254 0;
v000001cd1e793ca0 .array "my_commitments_X", 2 0, 254 0;
v000001cd1e791cc0 .array "my_commitments_Y", 2 0, 254 0;
v000001cd1e791c20_0 .var "next_state", 3 0;
v000001cd1e793520_0 .var "point_add_P_X", 254 0;
v000001cd1e792440_0 .var "point_add_P_Y", 254 0;
v000001cd1e793660_0 .var "point_add_Q_X", 254 0;
v000001cd1e792f80_0 .var "point_add_Q_Y", 254 0;
v000001cd1e7921c0_0 .net "point_add_X", 254 0, v000001cd1e78c810_0;  1 drivers
v000001cd1e793a20_0 .net "point_add_Y", 254 0, v000001cd1e78c8b0_0;  1 drivers
v000001cd1e792080_0 .net "point_add_done", 0 0, v000001cd1e78d170_0;  1 drivers
v000001cd1e791b80_0 .var "point_add_start", 0 0;
v000001cd1e793de0_0 .net "poly_eval_done", 0 0, v000001cd1e794420_0;  1 drivers
v000001cd1e792260_0 .net "poly_eval_result", 251 0, v000001cd1e796180_0;  1 drivers
v000001cd1e791ea0_0 .var "poly_eval_start", 0 0;
v000001cd1e792d00_0 .var "poly_eval_x", 251 0;
v000001cd1e793160 .array "polynomial_coeffs", 2 0, 251 0;
v000001cd1e792940_0 .net "prng_output", 251 0, L_000001cd1e610730;  1 drivers
v000001cd1e792da0_0 .var "prng_state", 251 0;
v000001cd1e791d60_0 .var "process_index", 2 0;
v000001cd1e791e00_0 .var "proof_R_X", 254 0;
v000001cd1e792b20_0 .var "proof_R_Y", 254 0;
v000001cd1e793980_0 .var "proof_z", 251 0;
v000001cd1e793340_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e792e40_0 .net "scalar_mult_X", 254 0, v000001cd1e794560_0;  1 drivers
v000001cd1e793e80_0 .net "scalar_mult_Y", 254 0, v000001cd1e794740_0;  1 drivers
v000001cd1e793f20_0 .net "scalar_mult_done", 0 0, v000001cd1e795780_0;  1 drivers
v000001cd1e793020_0 .var "scalar_mult_k", 251 0;
v000001cd1e792300_0 .var "scalar_mult_start", 0 0;
v000001cd1e791f40_0 .var "secret_share", 251 0;
v000001cd1e793ac0_0 .var "share_accumulator", 251 0;
v000001cd1e791fe0_0 .net "shares_in_0", 251 0, v000001cd1e78d990_0;  alias, 1 drivers
v000001cd1e792ee0_0 .net "shares_in_1", 251 0, v000001cd1e7923a0_0;  alias, 1 drivers
v000001cd1e793c00_0 .net "shares_in_2", 251 0, v000001cd1e7a6b50_0;  alias, 1 drivers
v000001cd1e7930c0_0 .net "shares_in_3", 251 0, v000001cd1e7bf3a0_0;  alias, 1 drivers
v000001cd1e793200_0 .var "shares_out_0", 251 0;
v000001cd1e7923a0_0 .var "shares_out_1", 251 0;
v000001cd1e792800_0 .var "shares_out_2", 251 0;
v000001cd1e7924e0_0 .var "shares_out_3", 251 0;
v000001cd1e7928a0_0 .var "shares_ready_0", 0 0;
v000001cd1e793700_0 .var "shares_ready_1", 0 0;
v000001cd1e7929e0_0 .var "shares_ready_2", 0 0;
v000001cd1e7932a0_0 .var "shares_ready_3", 0 0;
v000001cd1e7933e0_0 .net "shares_valid_0", 0 0, v000001cd1e78d2b0_0;  alias, 1 drivers
v000001cd1e792a80_0 .net "shares_valid_1", 0 0, v000001cd1e793700_0;  alias, 1 drivers
v000001cd1e792bc0_0 .net "shares_valid_2", 0 0, v000001cd1e7aeb90_0;  alias, 1 drivers
v000001cd1e793480_0 .net "shares_valid_3", 0 0, v000001cd1e7bf8a0_0;  alias, 1 drivers
v000001cd1e792c60_0 .net "start_dkg", 0 0, v000001cd1e7be220_0;  alias, 1 drivers
v000001cd1e7937a0_0 .var "state", 3 0;
v000001cd1e793840_0 .var "temp_commit_X", 254 0;
v000001cd1e7938e0_0 .var "temp_commit_Y", 254 0;
v000001cd1e793b60_0 .var "temp_share_in", 251 0;
v000001cd1e793d40_0 .var "vss_C0_X", 254 0;
v000001cd1e793fc0_0 .var "vss_C0_Y", 254 0;
v000001cd1e794060_0 .var "vss_C1_X", 254 0;
v000001cd1e794100_0 .var "vss_C1_Y", 254 0;
v000001cd1e7941a0_0 .var "vss_C2_X", 254 0;
v000001cd1e794240_0 .var "vss_C2_Y", 254 0;
v000001cd1e791ae0_0 .net "vss_done", 0 0, v000001cd1e791360_0;  1 drivers
v000001cd1e792580_0 .var "vss_index", 251 0;
v000001cd1e792620_0 .var "vss_share", 251 0;
v000001cd1e7a8590_0 .var "vss_start", 0 0;
v000001cd1e7a8bd0_0 .net "vss_valid", 0 0, v000001cd1e790640_0;  1 drivers
E_000001cd1e710120/0 .event edge, v000001cd1e7937a0_0, v000001cd1e78c4f0_0, v000001cd1e78fd80_0, v000001cd1e795780_0;
E_000001cd1e710120/1 .event edge, v000001cd1e7906e0_0, v000001cd1e791d60_0, v000001cd1e794420_0, v000001cd1e78fc40_0;
E_000001cd1e710120 .event/or E_000001cd1e710120/0, E_000001cd1e710120/1;
E_000001cd1e710160/0 .event edge, v000001cd1e791d60_0, v000001cd1e78d990_0, v000001cd1e792ee0_0, v000001cd1e793c00_0;
E_000001cd1e710160/1 .event edge, v000001cd1e7930c0_0;
E_000001cd1e710160 .event/or E_000001cd1e710160/0, E_000001cd1e710160/1;
E_000001cd1e70fd60/0 .event edge, v000001cd1e791d60_0, v000001cd1e788af0_0, v000001cd1e7885f0_0, v000001cd1e78ee30_0;
E_000001cd1e70fd60/1 .event edge, v000001cd1e78ecf0_0, v000001cd1e78e2f0_0, v000001cd1e78eed0_0, v000001cd1e78e070_0;
E_000001cd1e70fd60/2 .event edge, v000001cd1e78ef70_0;
E_000001cd1e70fd60 .event/or E_000001cd1e70fd60/0, E_000001cd1e70fd60/1, E_000001cd1e70fd60/2;
L_000001cd1e7cb070 .part v000001cd1e792da0_0, 0, 128;
L_000001cd1e7ca850 .part v000001cd1e792da0_0, 128, 124;
L_000001cd1e7ca8f0 .concat [ 124 128 0 0], L_000001cd1e7ca850, L_000001cd1e7cb070;
L_000001cd1e7cad50 .concat [ 252 1 0 0], v000001cd1e793020_0, L_000001cd1e7d2210;
S_000001cd1e7892b0 .scope module, "point_add" "ed25519_point_add" 6 149, 2 5 0, S_000001cd1e78a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001cd1e6eda60 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001cd1e6eda98 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001cd1e6edad0 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001cd1e7d23c0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e78cdb0_0 .net "P1_T", 254 0, L_000001cd1e7d23c0;  1 drivers
v000001cd1e78c9f0_0 .net "P1_X", 254 0, v000001cd1e793520_0;  1 drivers
v000001cd1e78cc70_0 .net "P1_Y", 254 0, v000001cd1e792440_0;  1 drivers
L_000001cd1e7d2378 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e78bd70_0 .net "P1_Z", 254 0, L_000001cd1e7d2378;  1 drivers
L_000001cd1e7d2450 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e78c590_0 .net "P2_T", 254 0, L_000001cd1e7d2450;  1 drivers
v000001cd1e78b910_0 .net "P2_X", 254 0, v000001cd1e793660_0;  1 drivers
v000001cd1e78bff0_0 .net "P2_Y", 254 0, v000001cd1e792f80_0;  1 drivers
L_000001cd1e7d2408 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e78c270_0 .net "P2_Z", 254 0, L_000001cd1e7d2408;  1 drivers
v000001cd1e78d3f0_0 .var "P3_T", 254 0;
v000001cd1e78c810_0 .var "P3_X", 254 0;
v000001cd1e78c8b0_0 .var "P3_Y", 254 0;
v000001cd1e78cd10_0 .var "P3_Z", 254 0;
v000001cd1e78d350_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e78d030_0 .var "cycles", 15 0;
v000001cd1e78d170_0 .var "done", 0 0;
v000001cd1e78b9b0_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e78d5d0_0 .net "start", 0 0, v000001cd1e791b80_0;  1 drivers
v000001cd1e78d670_0 .var "state", 1 0;
S_000001cd1e789c10 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_000001cd1e78a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_000001cd1e78ad40 .param/l "ADD1" 1 7 28, C4<010>;
P_000001cd1e78ad78 .param/l "ADD2" 1 7 30, C4<100>;
P_000001cd1e78adb0 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_000001cd1e78ade8 .param/l "FINISH" 1 7 31, C4<101>;
P_000001cd1e78ae20 .param/l "IDLE" 1 7 26, C4<000>;
P_000001cd1e78ae58 .param/l "MULT1" 1 7 27, C4<001>;
P_000001cd1e78ae90 .param/l "MULT2" 1 7 29, C4<011>;
v000001cd1e78d850_0 .net *"_ivl_0", 503 0, L_000001cd1e7caad0;  1 drivers
L_000001cd1e7d2180 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e78da30_0 .net *"_ivl_3", 251 0, L_000001cd1e7d2180;  1 drivers
v000001cd1e78b410_0 .net *"_ivl_4", 503 0, L_000001cd1e7cac10;  1 drivers
L_000001cd1e7d21c8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e794380_0 .net *"_ivl_7", 251 0, L_000001cd1e7d21c8;  1 drivers
v000001cd1e795f00_0 .var "accumulator", 251 0;
v000001cd1e7946a0_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e793160_0 .array/port v000001cd1e793160, 0;
v000001cd1e795500_0 .net "coeff_0", 251 0, v000001cd1e793160_0;  1 drivers
v000001cd1e793160_1 .array/port v000001cd1e793160, 1;
v000001cd1e795960_0 .net "coeff_1", 251 0, v000001cd1e793160_1;  1 drivers
v000001cd1e793160_2 .array/port v000001cd1e793160, 2;
v000001cd1e7942e0_0 .net "coeff_2", 251 0, v000001cd1e793160_2;  1 drivers
v000001cd1e794420_0 .var "done", 0 0;
v000001cd1e7955a0_0 .var "mult_a", 251 0;
v000001cd1e7944c0_0 .var "mult_b", 251 0;
v000001cd1e794600_0 .net "mult_result", 251 0, L_000001cd1e7c9810;  1 drivers
v000001cd1e795320_0 .net "mult_result_wide", 503 0, L_000001cd1e7c9310;  1 drivers
v000001cd1e796180_0 .var "result", 251 0;
v000001cd1e795b40_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e795fa0_0 .net "start", 0 0, v000001cd1e791ea0_0;  1 drivers
v000001cd1e795a00_0 .var "state", 2 0;
v000001cd1e7953c0_0 .var "temp", 251 0;
v000001cd1e795460_0 .net "x", 251 0, v000001cd1e792d00_0;  1 drivers
L_000001cd1e7caad0 .concat [ 252 252 0 0], v000001cd1e7955a0_0, L_000001cd1e7d2180;
L_000001cd1e7cac10 .concat [ 252 252 0 0], v000001cd1e7944c0_0, L_000001cd1e7d21c8;
L_000001cd1e7c9310 .arith/mult 504, L_000001cd1e7caad0, L_000001cd1e7cac10;
L_000001cd1e7c9810 .part L_000001cd1e7c9310, 0, 252;
S_000001cd1e78aa20 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 112 0, S_000001cd1e78a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001cd1e6e2340 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001cd1e6e2378 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001cd1e6e23b0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001cd1e7d2330 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e795640_0 .net "P_T", 254 0, L_000001cd1e7d2330;  1 drivers
L_000001cd1e7d2258 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v000001cd1e7949c0_0 .net "P_X", 254 0, L_000001cd1e7d2258;  1 drivers
L_000001cd1e7d22a0 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001cd1e796040_0 .net "P_Y", 254 0, L_000001cd1e7d22a0;  1 drivers
L_000001cd1e7d22e8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e795be0_0 .net "P_Z", 254 0, L_000001cd1e7d22e8;  1 drivers
v000001cd1e795aa0_0 .var "R_T", 254 0;
v000001cd1e794560_0 .var "R_X", 254 0;
v000001cd1e794740_0 .var "R_Y", 254 0;
v000001cd1e795c80_0 .var "R_Z", 254 0;
v000001cd1e794b00_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e796900_0 .var "cycles", 15 0;
v000001cd1e795780_0 .var "done", 0 0;
v000001cd1e794ba0_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e795820_0 .net "scalar", 252 0, L_000001cd1e7cad50;  1 drivers
v000001cd1e7960e0_0 .net "start", 0 0, v000001cd1e792300_0;  1 drivers
v000001cd1e796360_0 .var "state", 2 0;
S_000001cd1e789da0 .scope module, "vss" "vss_verify" 6 168, 7 340 0, S_000001cd1e78a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_000001cd1e482120 .param/l "ADD_C0_IC1" 1 7 380, C4<0111>;
P_000001cd1e482158 .param/l "ADD_RESULT_I2C2" 1 7 382, C4<1001>;
P_000001cd1e482190 .param/l "COMPARE" 1 7 384, C4<1011>;
P_000001cd1e4821c8 .param/l "COMPUTE_I2_C2" 1 7 378, C4<0101>;
P_000001cd1e482200 .param/l "COMPUTE_I_C1" 1 7 376, C4<0011>;
P_000001cd1e482238 .param/l "COMPUTE_LHS" 1 7 374, C4<0001>;
P_000001cd1e482270 .param/l "FINISH" 1 7 385, C4<1100>;
P_000001cd1e4822a8 .param/l "IDLE" 1 7 373, C4<0000>;
P_000001cd1e4822e0 .param/l "POINT_BITS" 0 7 342, +C4<00000000000000000000000011111111>;
P_000001cd1e482318 .param/l "SCALAR_BITS" 0 7 341, +C4<00000000000000000000000011111100>;
P_000001cd1e482350 .param/l "WAIT_ADD1" 1 7 381, C4<1000>;
P_000001cd1e482388 .param/l "WAIT_ADD2" 1 7 383, C4<1010>;
P_000001cd1e4823c0 .param/l "WAIT_I2_C2" 1 7 379, C4<0110>;
P_000001cd1e4823f8 .param/l "WAIT_I_C1" 1 7 377, C4<0100>;
P_000001cd1e482430 .param/l "WAIT_LHS" 1 7 375, C4<0010>;
v000001cd1e796c20_0 .net "C0_X", 254 0, v000001cd1e793d40_0;  1 drivers
v000001cd1e796ae0_0 .net "C0_Y", 254 0, v000001cd1e793fc0_0;  1 drivers
v000001cd1e796d60_0 .net "C1_X", 254 0, v000001cd1e794060_0;  1 drivers
v000001cd1e796ea0_0 .net "C1_Y", 254 0, v000001cd1e794100_0;  1 drivers
v000001cd1e797080_0 .net "C2_X", 254 0, v000001cd1e7941a0_0;  1 drivers
v000001cd1e7971c0_0 .net "C2_Y", 254 0, v000001cd1e794240_0;  1 drivers
v000001cd1e797120_0 .var "LHS_X", 254 0;
v000001cd1e796cc0_0 .var "LHS_Y", 254 0;
v000001cd1e796e00_0 .var "RHS_X", 254 0;
v000001cd1e796f40_0 .var "RHS_Y", 254 0;
L_000001cd1e7d2498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd1e796fe0_0 .net/2u *"_ivl_0", 0 0, L_000001cd1e7d2498;  1 drivers
v000001cd1e78fb00_0 .net *"_ivl_16", 503 0, L_000001cd1e7cadf0;  1 drivers
L_000001cd1e7d2690 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e790c80_0 .net *"_ivl_19", 251 0, L_000001cd1e7d2690;  1 drivers
v000001cd1e790dc0_0 .net *"_ivl_20", 503 0, L_000001cd1e7c91d0;  1 drivers
L_000001cd1e7d26d8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7900a0_0 .net *"_ivl_23", 251 0, L_000001cd1e7d26d8;  1 drivers
v000001cd1e790be0_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e791360_0 .var "done", 0 0;
v000001cd1e790aa0_0 .var "i2_C2_X", 254 0;
v000001cd1e790d20_0 .var "i2_C2_Y", 254 0;
v000001cd1e7917c0_0 .var "i_C1_X", 254 0;
v000001cd1e7910e0_0 .var "i_C1_Y", 254 0;
v000001cd1e78f880_0 .net "index", 251 0, v000001cd1e792580_0;  1 drivers
v000001cd1e78fce0_0 .net "index_squared", 251 0, L_000001cd1e7c9db0;  1 drivers
v000001cd1e791040_0 .net "index_squared_wide", 503 0, L_000001cd1e7c9590;  1 drivers
v000001cd1e7914a0_0 .var "point_add_P_X", 254 0;
v000001cd1e791540_0 .var "point_add_P_Y", 254 0;
v000001cd1e791900_0 .var "point_add_Q_X", 254 0;
v000001cd1e791860_0 .var "point_add_Q_Y", 254 0;
v000001cd1e7903c0_0 .net "point_add_R_X", 254 0, v000001cd1e794880_0;  1 drivers
v000001cd1e791400_0 .net "point_add_R_Y", 254 0, v000001cd1e795140_0;  1 drivers
v000001cd1e791220_0 .net "point_add_done", 0 0, v000001cd1e795d20_0;  1 drivers
v000001cd1e78fba0_0 .var "point_add_start", 0 0;
v000001cd1e790e60_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e78f380_0 .var "scalar_mult_P_X", 254 0;
v000001cd1e790140_0 .var "scalar_mult_P_Y", 254 0;
v000001cd1e7905a0_0 .net "scalar_mult_Q_X", 254 0, v000001cd1e7950a0_0;  1 drivers
v000001cd1e78f2e0_0 .net "scalar_mult_Q_Y", 254 0, v000001cd1e796540_0;  1 drivers
v000001cd1e78f420_0 .net "scalar_mult_done", 0 0, v000001cd1e7967c0_0;  1 drivers
v000001cd1e790280_0 .var "scalar_mult_k", 251 0;
v000001cd1e791720_0 .var "scalar_mult_start", 0 0;
v000001cd1e78fa60_0 .net "share", 251 0, v000001cd1e792620_0;  1 drivers
v000001cd1e790b40_0 .net "start", 0 0, v000001cd1e7a8590_0;  1 drivers
v000001cd1e790f00_0 .var "state", 3 0;
v000001cd1e7901e0_0 .var "temp_sum_X", 254 0;
v000001cd1e790fa0_0 .var "temp_sum_Y", 254 0;
v000001cd1e790640_0 .var "valid", 0 0;
L_000001cd1e7cacb0 .concat [ 252 1 0 0], v000001cd1e790280_0, L_000001cd1e7d2498;
L_000001cd1e7cadf0 .concat [ 252 252 0 0], v000001cd1e792580_0, L_000001cd1e7d2690;
L_000001cd1e7c91d0 .concat [ 252 252 0 0], v000001cd1e792580_0, L_000001cd1e7d26d8;
L_000001cd1e7c9590 .arith/mult 504, L_000001cd1e7cadf0, L_000001cd1e7c91d0;
L_000001cd1e7c9db0 .part L_000001cd1e7c9590, 0, 252;
S_000001cd1e78a700 .scope module, "point_add" "ed25519_point_add" 7 423, 2 5 0, S_000001cd1e789da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001cd1e6eed90 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001cd1e6eedc8 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001cd1e6eee00 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001cd1e7d25b8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e796400_0 .net "P1_T", 254 0, L_000001cd1e7d25b8;  1 drivers
v000001cd1e796220_0 .net "P1_X", 254 0, v000001cd1e7914a0_0;  1 drivers
v000001cd1e7956e0_0 .net "P1_Y", 254 0, v000001cd1e791540_0;  1 drivers
L_000001cd1e7d2570 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7951e0_0 .net "P1_Z", 254 0, L_000001cd1e7d2570;  1 drivers
L_000001cd1e7d2648 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e794a60_0 .net "P2_T", 254 0, L_000001cd1e7d2648;  1 drivers
v000001cd1e7958c0_0 .net "P2_X", 254 0, v000001cd1e791900_0;  1 drivers
v000001cd1e7947e0_0 .net "P2_Y", 254 0, v000001cd1e791860_0;  1 drivers
L_000001cd1e7d2600 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e794e20_0 .net "P2_Z", 254 0, L_000001cd1e7d2600;  1 drivers
v000001cd1e794ce0_0 .var "P3_T", 254 0;
v000001cd1e794880_0 .var "P3_X", 254 0;
v000001cd1e795140_0 .var "P3_Y", 254 0;
v000001cd1e795280_0 .var "P3_Z", 254 0;
v000001cd1e794c40_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e795dc0_0 .var "cycles", 15 0;
v000001cd1e795d20_0 .var "done", 0 0;
v000001cd1e795e60_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e794ec0_0 .net "start", 0 0, v000001cd1e78fba0_0;  1 drivers
v000001cd1e794920_0 .var "state", 1 0;
S_000001cd1e78aed0 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 405, 2 112 0, S_000001cd1e789da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001cd1e6eee40 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001cd1e6eee78 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001cd1e6eeeb0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001cd1e7d2528 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7962c0_0 .net "P_T", 254 0, L_000001cd1e7d2528;  1 drivers
v000001cd1e7964a0_0 .net "P_X", 254 0, v000001cd1e78f380_0;  1 drivers
v000001cd1e794d80_0 .net "P_Y", 254 0, v000001cd1e790140_0;  1 drivers
L_000001cd1e7d24e0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e794f60_0 .net "P_Z", 254 0, L_000001cd1e7d24e0;  1 drivers
v000001cd1e795000_0 .var "R_T", 254 0;
v000001cd1e7950a0_0 .var "R_X", 254 0;
v000001cd1e796540_0 .var "R_Y", 254 0;
v000001cd1e7965e0_0 .var "R_Z", 254 0;
v000001cd1e796680_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e796720_0 .var "cycles", 15 0;
v000001cd1e7967c0_0 .var "done", 0 0;
v000001cd1e796860_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7969a0_0 .net "scalar", 252 0, L_000001cd1e7cacb0;  1 drivers
v000001cd1e796a40_0 .net "start", 0 0, v000001cd1e791720_0;  1 drivers
v000001cd1e796b80_0 .var "state", 2 0;
S_000001cd1e789f30 .scope module, "node2" "frost_node" 5 136, 6 5 0, S_000001cd1e77b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_000001cd1e47fbb0 .param/l "DONE" 1 6 79, C4<1100>;
P_000001cd1e47fbe8 .param/l "ERROR" 1 6 80, C4<1101>;
P_000001cd1e47fc20 .param/l "IDLE" 1 6 67, C4<0000>;
P_000001cd1e47fc58 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000010>;
P_000001cd1e47fc90 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_000001cd1e47fcc8 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_000001cd1e47fd00 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_000001cd1e47fd38 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_000001cd1e47fd70 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_000001cd1e47fda8 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_000001cd1e47fde0 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_000001cd1e47fe18 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_000001cd1e47fe50 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_000001cd1e47fe88 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_000001cd1e47fec0 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_000001cd1e47fef8 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_000001cd1e47ff30 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_000001cd1e47ff68 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_000001cd1e47ffa0 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_000001cd1e60f000 .functor XOR 252, v000001cd1e7a63d0_0, L_000001cd1e7c9ef0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001cd1e7d2720 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
L_000001cd1e60e890 .functor XOR 252, L_000001cd1e60f000, L_000001cd1e7d2720, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001cd1e60fd90 .functor AND 1, v000001cd1e78e1b0_0, v000001cd1e790780_0, C4<1>, C4<1>;
L_000001cd1e60f230 .functor AND 1, L_000001cd1e60fd90, v000001cd1e7a5c50_0, C4<1>, C4<1>;
L_000001cd1e6103b0 .functor AND 1, L_000001cd1e60f230, v000001cd1e7b3b90_0, C4<1>, C4<1>;
L_000001cd1e60f7e0 .functor AND 1, v000001cd1e78d490_0, v000001cd1e7929e0_0, C4<1>, C4<1>;
L_000001cd1e60e970 .functor AND 1, L_000001cd1e60f7e0, v000001cd1e7aef50_0, C4<1>, C4<1>;
L_000001cd1e60f9a0 .functor AND 1, L_000001cd1e60e970, v000001cd1e7bf800_0, C4<1>, C4<1>;
v000001cd1e7a42b0_0 .net *"_ivl_1", 127 0, L_000001cd1e7c9630;  1 drivers
L_000001cd1e7d27f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd1e7a47b0_0 .net/2u *"_ivl_15", 0 0, L_000001cd1e7d27f8;  1 drivers
v000001cd1e7a48f0_0 .net *"_ivl_3", 123 0, L_000001cd1e7cb110;  1 drivers
v000001cd1e7a4990_0 .net *"_ivl_35", 0 0, L_000001cd1e60fd90;  1 drivers
v000001cd1e7a51b0_0 .net *"_ivl_37", 0 0, L_000001cd1e60f230;  1 drivers
v000001cd1e7a7370_0 .net *"_ivl_4", 251 0, L_000001cd1e7c9ef0;  1 drivers
v000001cd1e7a6470_0 .net *"_ivl_41", 0 0, L_000001cd1e60f7e0;  1 drivers
v000001cd1e7a5bb0_0 .net *"_ivl_43", 0 0, L_000001cd1e60e970;  1 drivers
v000001cd1e7a7730_0 .net *"_ivl_6", 251 0, L_000001cd1e60f000;  1 drivers
v000001cd1e7a5ed0_0 .net/2u *"_ivl_8", 251 0, L_000001cd1e7d2720;  1 drivers
v000001cd1e7a7410_0 .net "all_commitments_valid", 0 0, L_000001cd1e6103b0;  1 drivers
v000001cd1e7a7190_0 .net "all_shares_valid", 0 0, L_000001cd1e60f9a0;  1 drivers
v000001cd1e7a7d70_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e7a5b10_0 .var "coeff_index", 2 0;
v000001cd1e7a6970_0 .var "commitment_out_X", 254 0;
v000001cd1e7a6dd0_0 .var "commitment_out_Y", 254 0;
v000001cd1e7a5c50_0 .var "commitment_ready", 0 0;
v000001cd1e7a5e30_0 .net "commitments_in_X_0", 254 0, v000001cd1e788af0_0;  alias, 1 drivers
v000001cd1e7a6fb0_0 .net "commitments_in_X_1", 254 0, v000001cd1e791680_0;  alias, 1 drivers
v000001cd1e7a6510_0 .net "commitments_in_X_2", 254 0, v000001cd1e7a6970_0;  alias, 1 drivers
v000001cd1e7a79b0_0 .net "commitments_in_X_3", 254 0, v000001cd1e7b4450_0;  alias, 1 drivers
v000001cd1e7a74b0_0 .net "commitments_in_Y_0", 254 0, v000001cd1e7885f0_0;  alias, 1 drivers
v000001cd1e7a77d0_0 .net "commitments_in_Y_1", 254 0, v000001cd1e78f600_0;  alias, 1 drivers
v000001cd1e7a7eb0_0 .net "commitments_in_Y_2", 254 0, v000001cd1e7a6dd0_0;  alias, 1 drivers
v000001cd1e7a5f70_0 .net "commitments_in_Y_3", 254 0, v000001cd1e7b46d0_0;  alias, 1 drivers
v000001cd1e7a7050_0 .net "commitments_valid_0", 0 0, v000001cd1e78e1b0_0;  alias, 1 drivers
v000001cd1e7a6010_0 .net "commitments_valid_1", 0 0, v000001cd1e790780_0;  alias, 1 drivers
v000001cd1e7a6c90_0 .net "commitments_valid_2", 0 0, v000001cd1e7a5c50_0;  alias, 1 drivers
v000001cd1e7a6150_0 .net "commitments_valid_3", 0 0, v000001cd1e7b3b90_0;  alias, 1 drivers
v000001cd1e7a60b0_0 .var "cycles", 15 0;
v000001cd1e7a7af0_0 .var "dkg_done", 0 0;
v000001cd1e7a7c30_0 .var "group_key_X", 254 0;
v000001cd1e7a7a50_0 .var "group_key_Y", 254 0;
v000001cd1e7a6e70 .array "my_commitments_X", 2 0, 254 0;
v000001cd1e7a7cd0 .array "my_commitments_Y", 2 0, 254 0;
v000001cd1e7a68d0_0 .var "next_state", 3 0;
v000001cd1e7a5d90_0 .var "point_add_P_X", 254 0;
v000001cd1e7a7b90_0 .var "point_add_P_Y", 254 0;
v000001cd1e7a6d30_0 .var "point_add_Q_X", 254 0;
v000001cd1e7a6a10_0 .var "point_add_Q_Y", 254 0;
v000001cd1e7a8130_0 .net "point_add_X", 254 0, v000001cd1e7a8770_0;  1 drivers
v000001cd1e7a7870_0 .net "point_add_Y", 254 0, v000001cd1e7a9350_0;  1 drivers
v000001cd1e7a7550_0 .net "point_add_done", 0 0, v000001cd1e7aa6b0_0;  1 drivers
v000001cd1e7a72d0_0 .var "point_add_start", 0 0;
v000001cd1e7a6bf0_0 .net "poly_eval_done", 0 0, v000001cd1e7a9fd0_0;  1 drivers
v000001cd1e7a6f10_0 .net "poly_eval_result", 251 0, v000001cd1e7aa7f0_0;  1 drivers
v000001cd1e7a6ab0_0 .var "poly_eval_start", 0 0;
v000001cd1e7a75f0_0 .var "poly_eval_x", 251 0;
v000001cd1e7a70f0 .array "polynomial_coeffs", 2 0, 251 0;
v000001cd1e7a7690_0 .net "prng_output", 251 0, L_000001cd1e60e890;  1 drivers
v000001cd1e7a63d0_0 .var "prng_state", 251 0;
v000001cd1e7a8270_0 .var "process_index", 2 0;
v000001cd1e7a7e10_0 .var "proof_R_X", 254 0;
v000001cd1e7a7230_0 .var "proof_R_Y", 254 0;
v000001cd1e7a7910_0 .var "proof_z", 251 0;
v000001cd1e7a65b0_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7a6290_0 .net "scalar_mult_X", 254 0, v000001cd1e7aa9d0_0;  1 drivers
v000001cd1e7a6650_0 .net "scalar_mult_Y", 254 0, v000001cd1e7a9490_0;  1 drivers
v000001cd1e7a6330_0 .net "scalar_mult_done", 0 0, v000001cd1e7a8450_0;  1 drivers
v000001cd1e7a61f0_0 .var "scalar_mult_k", 251 0;
v000001cd1e7a5cf0_0 .var "scalar_mult_start", 0 0;
v000001cd1e7a7f50_0 .var "secret_share", 251 0;
v000001cd1e7a66f0_0 .var "share_accumulator", 251 0;
v000001cd1e7a7ff0_0 .net "shares_in_0", 251 0, v000001cd1e78d210_0;  alias, 1 drivers
v000001cd1e7a8090_0 .net "shares_in_1", 251 0, v000001cd1e792800_0;  alias, 1 drivers
v000001cd1e7a6790_0 .net "shares_in_2", 251 0, v000001cd1e7af630_0;  alias, 1 drivers
v000001cd1e7a6830_0 .net "shares_in_3", 251 0, v000001cd1e7c0de0_0;  alias, 1 drivers
v000001cd1e7a81d0_0 .var "shares_out_0", 251 0;
v000001cd1e7a6b50_0 .var "shares_out_1", 251 0;
v000001cd1e7af630_0 .var "shares_out_2", 251 0;
v000001cd1e7b0670_0 .var "shares_out_3", 251 0;
v000001cd1e7ae7d0_0 .var "shares_ready_0", 0 0;
v000001cd1e7aeb90_0 .var "shares_ready_1", 0 0;
v000001cd1e7aef50_0 .var "shares_ready_2", 0 0;
v000001cd1e7aeaf0_0 .var "shares_ready_3", 0 0;
v000001cd1e7b0170_0 .net "shares_valid_0", 0 0, v000001cd1e78d490_0;  alias, 1 drivers
v000001cd1e7ae690_0 .net "shares_valid_1", 0 0, v000001cd1e7929e0_0;  alias, 1 drivers
v000001cd1e7afd10_0 .net "shares_valid_2", 0 0, v000001cd1e7aef50_0;  alias, 1 drivers
v000001cd1e7b0210_0 .net "shares_valid_3", 0 0, v000001cd1e7bf800_0;  alias, 1 drivers
v000001cd1e7afdb0_0 .net "start_dkg", 0 0, v000001cd1e7be220_0;  alias, 1 drivers
v000001cd1e7b08f0_0 .var "state", 3 0;
v000001cd1e7aecd0_0 .var "temp_commit_X", 254 0;
v000001cd1e7afa90_0 .var "temp_commit_Y", 254 0;
v000001cd1e7b0710_0 .var "temp_share_in", 251 0;
v000001cd1e7ae730_0 .var "vss_C0_X", 254 0;
v000001cd1e7af450_0 .var "vss_C0_Y", 254 0;
v000001cd1e7b07b0_0 .var "vss_C1_X", 254 0;
v000001cd1e7af770_0 .var "vss_C1_Y", 254 0;
v000001cd1e7afe50_0 .var "vss_C2_X", 254 0;
v000001cd1e7b0a30_0 .var "vss_C2_Y", 254 0;
v000001cd1e7b02b0_0 .net "vss_done", 0 0, v000001cd1e7a3ef0_0;  1 drivers
v000001cd1e7af8b0_0 .var "vss_index", 251 0;
v000001cd1e7b0530_0 .var "vss_share", 251 0;
v000001cd1e7afef0_0 .var "vss_start", 0 0;
v000001cd1e7b0350_0 .net "vss_valid", 0 0, v000001cd1e7a4030_0;  1 drivers
E_000001cd1e7101a0/0 .event edge, v000001cd1e7b08f0_0, v000001cd1e78c4f0_0, v000001cd1e7a5b10_0, v000001cd1e7a8450_0;
E_000001cd1e7101a0/1 .event edge, v000001cd1e7a7410_0, v000001cd1e7a8270_0, v000001cd1e7a9fd0_0, v000001cd1e7a7190_0;
E_000001cd1e7101a0 .event/or E_000001cd1e7101a0/0, E_000001cd1e7101a0/1;
E_000001cd1e70f3a0/0 .event edge, v000001cd1e7a8270_0, v000001cd1e78d210_0, v000001cd1e792800_0, v000001cd1e7a6790_0;
E_000001cd1e70f3a0/1 .event edge, v000001cd1e7a6830_0;
E_000001cd1e70f3a0 .event/or E_000001cd1e70f3a0/0, E_000001cd1e70f3a0/1;
E_000001cd1e70f460/0 .event edge, v000001cd1e7a8270_0, v000001cd1e788af0_0, v000001cd1e7885f0_0, v000001cd1e78ee30_0;
E_000001cd1e70f460/1 .event edge, v000001cd1e78ecf0_0, v000001cd1e78e2f0_0, v000001cd1e78eed0_0, v000001cd1e78e070_0;
E_000001cd1e70f460/2 .event edge, v000001cd1e78ef70_0;
E_000001cd1e70f460 .event/or E_000001cd1e70f460/0, E_000001cd1e70f460/1, E_000001cd1e70f460/2;
L_000001cd1e7c9630 .part v000001cd1e7a63d0_0, 0, 128;
L_000001cd1e7cb110 .part v000001cd1e7a63d0_0, 128, 124;
L_000001cd1e7c9ef0 .concat [ 124 128 0 0], L_000001cd1e7cb110, L_000001cd1e7c9630;
L_000001cd1e7cc790 .concat [ 252 1 0 0], v000001cd1e7a61f0_0, L_000001cd1e7d27f8;
S_000001cd1e78a0c0 .scope module, "point_add" "ed25519_point_add" 6 149, 2 5 0, S_000001cd1e789f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001cd1e482470 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001cd1e4824a8 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001cd1e4824e0 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001cd1e7d29a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7aa250_0 .net "P1_T", 254 0, L_000001cd1e7d29a8;  1 drivers
v000001cd1e7a9b70_0 .net "P1_X", 254 0, v000001cd1e7a5d90_0;  1 drivers
v000001cd1e7a9f30_0 .net "P1_Y", 254 0, v000001cd1e7a7b90_0;  1 drivers
L_000001cd1e7d2960 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7a86d0_0 .net "P1_Z", 254 0, L_000001cd1e7d2960;  1 drivers
L_000001cd1e7d2a38 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7a9c10_0 .net "P2_T", 254 0, L_000001cd1e7d2a38;  1 drivers
v000001cd1e7aa570_0 .net "P2_X", 254 0, v000001cd1e7a6d30_0;  1 drivers
v000001cd1e7a8b30_0 .net "P2_Y", 254 0, v000001cd1e7a6a10_0;  1 drivers
L_000001cd1e7d29f0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7a8630_0 .net "P2_Z", 254 0, L_000001cd1e7d29f0;  1 drivers
v000001cd1e7a8e50_0 .var "P3_T", 254 0;
v000001cd1e7a8770_0 .var "P3_X", 254 0;
v000001cd1e7a9350_0 .var "P3_Y", 254 0;
v000001cd1e7aa1b0_0 .var "P3_Z", 254 0;
v000001cd1e7a9cb0_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e7a9670_0 .var "cycles", 15 0;
v000001cd1e7aa6b0_0 .var "done", 0 0;
v000001cd1e7a8810_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7aa750_0 .net "start", 0 0, v000001cd1e7a72d0_0;  1 drivers
v000001cd1e7a88b0_0 .var "state", 1 0;
S_000001cd1e78b060 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_000001cd1e789f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_000001cd1e78a3e0 .param/l "ADD1" 1 7 28, C4<010>;
P_000001cd1e78a418 .param/l "ADD2" 1 7 30, C4<100>;
P_000001cd1e78a450 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_000001cd1e78a488 .param/l "FINISH" 1 7 31, C4<101>;
P_000001cd1e78a4c0 .param/l "IDLE" 1 7 26, C4<000>;
P_000001cd1e78a4f8 .param/l "MULT1" 1 7 27, C4<001>;
P_000001cd1e78a530 .param/l "MULT2" 1 7 29, C4<011>;
v000001cd1e7a83b0_0 .net *"_ivl_0", 503 0, L_000001cd1e7cb250;  1 drivers
L_000001cd1e7d2768 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7aa2f0_0 .net *"_ivl_3", 251 0, L_000001cd1e7d2768;  1 drivers
v000001cd1e7a9e90_0 .net *"_ivl_4", 503 0, L_000001cd1e7c9770;  1 drivers
L_000001cd1e7d27b0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7a9170_0 .net *"_ivl_7", 251 0, L_000001cd1e7d27b0;  1 drivers
v000001cd1e7a95d0_0 .var "accumulator", 251 0;
v000001cd1e7a9030_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e7a70f0_0 .array/port v000001cd1e7a70f0, 0;
v000001cd1e7a8c70_0 .net "coeff_0", 251 0, v000001cd1e7a70f0_0;  1 drivers
v000001cd1e7a70f0_1 .array/port v000001cd1e7a70f0, 1;
v000001cd1e7aa610_0 .net "coeff_1", 251 0, v000001cd1e7a70f0_1;  1 drivers
v000001cd1e7a70f0_2 .array/port v000001cd1e7a70f0, 2;
v000001cd1e7a8310_0 .net "coeff_2", 251 0, v000001cd1e7a70f0_2;  1 drivers
v000001cd1e7a9fd0_0 .var "done", 0 0;
v000001cd1e7a9a30_0 .var "mult_a", 251 0;
v000001cd1e7a9d50_0 .var "mult_b", 251 0;
v000001cd1e7aa4d0_0 .net "mult_result", 251 0, L_000001cd1e7cd690;  1 drivers
v000001cd1e7a8d10_0 .net "mult_result_wide", 503 0, L_000001cd1e7cb9d0;  1 drivers
v000001cd1e7aa7f0_0 .var "result", 251 0;
v000001cd1e7a9850_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7a9710_0 .net "start", 0 0, v000001cd1e7a6ab0_0;  1 drivers
v000001cd1e7aa430_0 .var "state", 2 0;
v000001cd1e7a93f0_0 .var "temp", 251 0;
v000001cd1e7a9ad0_0 .net "x", 251 0, v000001cd1e7a75f0_0;  1 drivers
L_000001cd1e7cb250 .concat [ 252 252 0 0], v000001cd1e7a9a30_0, L_000001cd1e7d2768;
L_000001cd1e7c9770 .concat [ 252 252 0 0], v000001cd1e7a9d50_0, L_000001cd1e7d27b0;
L_000001cd1e7cb9d0 .arith/mult 504, L_000001cd1e7cb250, L_000001cd1e7c9770;
L_000001cd1e7cd690 .part L_000001cd1e7cb9d0, 0, 252;
S_000001cd1e78abb0 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 112 0, S_000001cd1e789f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001cd1e482520 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001cd1e482558 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001cd1e482590 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001cd1e7d2918 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7a8db0_0 .net "P_T", 254 0, L_000001cd1e7d2918;  1 drivers
L_000001cd1e7d2840 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v000001cd1e7aa390_0 .net "P_X", 254 0, L_000001cd1e7d2840;  1 drivers
L_000001cd1e7d2888 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7aa890_0 .net "P_Y", 254 0, L_000001cd1e7d2888;  1 drivers
L_000001cd1e7d28d0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7aa930_0 .net "P_Z", 254 0, L_000001cd1e7d28d0;  1 drivers
v000001cd1e7a8950_0 .var "R_T", 254 0;
v000001cd1e7aa9d0_0 .var "R_X", 254 0;
v000001cd1e7a9490_0 .var "R_Y", 254 0;
v000001cd1e7a89f0_0 .var "R_Z", 254 0;
v000001cd1e7a9df0_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e7a8a90_0 .var "cycles", 15 0;
v000001cd1e7a8450_0 .var "done", 0 0;
v000001cd1e7a9210_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7a84f0_0 .net "scalar", 252 0, L_000001cd1e7cc790;  1 drivers
v000001cd1e7a98f0_0 .net "start", 0 0, v000001cd1e7a5cf0_0;  1 drivers
v000001cd1e7a8ef0_0 .var "state", 2 0;
S_000001cd1e789a80 .scope module, "vss" "vss_verify" 6 168, 7 340 0, S_000001cd1e789f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_000001cd1e7ad2d0 .param/l "ADD_C0_IC1" 1 7 380, C4<0111>;
P_000001cd1e7ad308 .param/l "ADD_RESULT_I2C2" 1 7 382, C4<1001>;
P_000001cd1e7ad340 .param/l "COMPARE" 1 7 384, C4<1011>;
P_000001cd1e7ad378 .param/l "COMPUTE_I2_C2" 1 7 378, C4<0101>;
P_000001cd1e7ad3b0 .param/l "COMPUTE_I_C1" 1 7 376, C4<0011>;
P_000001cd1e7ad3e8 .param/l "COMPUTE_LHS" 1 7 374, C4<0001>;
P_000001cd1e7ad420 .param/l "FINISH" 1 7 385, C4<1100>;
P_000001cd1e7ad458 .param/l "IDLE" 1 7 373, C4<0000>;
P_000001cd1e7ad490 .param/l "POINT_BITS" 0 7 342, +C4<00000000000000000000000011111111>;
P_000001cd1e7ad4c8 .param/l "SCALAR_BITS" 0 7 341, +C4<00000000000000000000000011111100>;
P_000001cd1e7ad500 .param/l "WAIT_ADD1" 1 7 381, C4<1000>;
P_000001cd1e7ad538 .param/l "WAIT_ADD2" 1 7 383, C4<1010>;
P_000001cd1e7ad570 .param/l "WAIT_I2_C2" 1 7 379, C4<0110>;
P_000001cd1e7ad5a8 .param/l "WAIT_I_C1" 1 7 377, C4<0100>;
P_000001cd1e7ad5e0 .param/l "WAIT_LHS" 1 7 375, C4<0010>;
v000001cd1e7a3770_0 .net "C0_X", 254 0, v000001cd1e7ae730_0;  1 drivers
v000001cd1e7a3630_0 .net "C0_Y", 254 0, v000001cd1e7af450_0;  1 drivers
v000001cd1e7a36d0_0 .net "C1_X", 254 0, v000001cd1e7b07b0_0;  1 drivers
v000001cd1e7a4670_0 .net "C1_Y", 254 0, v000001cd1e7af770_0;  1 drivers
v000001cd1e7a3f90_0 .net "C2_X", 254 0, v000001cd1e7afe50_0;  1 drivers
v000001cd1e7a4710_0 .net "C2_Y", 254 0, v000001cd1e7b0a30_0;  1 drivers
v000001cd1e7a3950_0 .var "LHS_X", 254 0;
v000001cd1e7a56b0_0 .var "LHS_Y", 254 0;
v000001cd1e7a4350_0 .var "RHS_X", 254 0;
v000001cd1e7a4530_0 .var "RHS_Y", 254 0;
L_000001cd1e7d2a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd1e7a4210_0 .net/2u *"_ivl_0", 0 0, L_000001cd1e7d2a80;  1 drivers
v000001cd1e7a5930_0 .net *"_ivl_16", 503 0, L_000001cd1e7ccdd0;  1 drivers
L_000001cd1e7d2c78 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7a4f30_0 .net *"_ivl_19", 251 0, L_000001cd1e7d2c78;  1 drivers
v000001cd1e7a4c10_0 .net *"_ivl_20", 503 0, L_000001cd1e7cd190;  1 drivers
L_000001cd1e7d2cc0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7a4a30_0 .net *"_ivl_23", 251 0, L_000001cd1e7d2cc0;  1 drivers
v000001cd1e7a45d0_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e7a3ef0_0 .var "done", 0 0;
v000001cd1e7a54d0_0 .var "i2_C2_X", 254 0;
v000001cd1e7a4ad0_0 .var "i2_C2_Y", 254 0;
v000001cd1e7a3b30_0 .var "i_C1_X", 254 0;
v000001cd1e7a4cb0_0 .var "i_C1_Y", 254 0;
v000001cd1e7a4df0_0 .net "index", 251 0, v000001cd1e7af8b0_0;  1 drivers
v000001cd1e7a40d0_0 .net "index_squared", 251 0, L_000001cd1e7ccab0;  1 drivers
v000001cd1e7a4d50_0 .net "index_squared_wide", 503 0, L_000001cd1e7cbd90;  1 drivers
v000001cd1e7a5570_0 .var "point_add_P_X", 254 0;
v000001cd1e7a33b0_0 .var "point_add_P_Y", 254 0;
v000001cd1e7a3590_0 .var "point_add_Q_X", 254 0;
v000001cd1e7a3bd0_0 .var "point_add_Q_Y", 254 0;
v000001cd1e7a5390_0 .net "point_add_R_X", 254 0, v000001cd1e7ab0b0_0;  1 drivers
v000001cd1e7a4e90_0 .net "point_add_R_Y", 254 0, v000001cd1e7aae30_0;  1 drivers
v000001cd1e7a3d10_0 .net "point_add_done", 0 0, v000001cd1e7ab150_0;  1 drivers
v000001cd1e7a5070_0 .var "point_add_start", 0 0;
v000001cd1e7a5110_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7a5750_0 .var "scalar_mult_P_X", 254 0;
v000001cd1e7a57f0_0 .var "scalar_mult_P_Y", 254 0;
v000001cd1e7a59d0_0 .net "scalar_mult_Q_X", 254 0, v000001cd1e7a5610_0;  1 drivers
v000001cd1e7a5890_0 .net "scalar_mult_Q_Y", 254 0, v000001cd1e7a4490_0;  1 drivers
v000001cd1e7a43f0_0 .net "scalar_mult_done", 0 0, v000001cd1e7a5430_0;  1 drivers
v000001cd1e7a39f0_0 .var "scalar_mult_k", 251 0;
v000001cd1e7a5a70_0 .var "scalar_mult_start", 0 0;
v000001cd1e7a3310_0 .net "share", 251 0, v000001cd1e7b0530_0;  1 drivers
v000001cd1e7a4fd0_0 .net "start", 0 0, v000001cd1e7afef0_0;  1 drivers
v000001cd1e7a3c70_0 .var "state", 3 0;
v000001cd1e7a3db0_0 .var "temp_sum_X", 254 0;
v000001cd1e7a3e50_0 .var "temp_sum_Y", 254 0;
v000001cd1e7a4030_0 .var "valid", 0 0;
L_000001cd1e7cd410 .concat [ 252 1 0 0], v000001cd1e7a39f0_0, L_000001cd1e7d2a80;
L_000001cd1e7ccdd0 .concat [ 252 252 0 0], v000001cd1e7af8b0_0, L_000001cd1e7d2c78;
L_000001cd1e7cd190 .concat [ 252 252 0 0], v000001cd1e7af8b0_0, L_000001cd1e7d2cc0;
L_000001cd1e7cbd90 .arith/mult 504, L_000001cd1e7ccdd0, L_000001cd1e7cd190;
L_000001cd1e7ccab0 .part L_000001cd1e7cbd90, 0, 252;
S_000001cd1e78a570 .scope module, "point_add" "ed25519_point_add" 7 423, 2 5 0, S_000001cd1e789a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001cd1e7adb40 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001cd1e7adb78 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001cd1e7adbb0 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001cd1e7d2ba0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7a97b0_0 .net "P1_T", 254 0, L_000001cd1e7d2ba0;  1 drivers
v000001cd1e7a90d0_0 .net "P1_X", 254 0, v000001cd1e7a5570_0;  1 drivers
v000001cd1e7a8f90_0 .net "P1_Y", 254 0, v000001cd1e7a33b0_0;  1 drivers
L_000001cd1e7d2b58 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7aa070_0 .net "P1_Z", 254 0, L_000001cd1e7d2b58;  1 drivers
L_000001cd1e7d2c30 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7a92b0_0 .net "P2_T", 254 0, L_000001cd1e7d2c30;  1 drivers
v000001cd1e7a9530_0 .net "P2_X", 254 0, v000001cd1e7a3590_0;  1 drivers
v000001cd1e7a9990_0 .net "P2_Y", 254 0, v000001cd1e7a3bd0_0;  1 drivers
L_000001cd1e7d2be8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7aa110_0 .net "P2_Z", 254 0, L_000001cd1e7d2be8;  1 drivers
v000001cd1e7aab10_0 .var "P3_T", 254 0;
v000001cd1e7ab0b0_0 .var "P3_X", 254 0;
v000001cd1e7aae30_0 .var "P3_Y", 254 0;
v000001cd1e7aacf0_0 .var "P3_Z", 254 0;
v000001cd1e7aaed0_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e7aaf70_0 .var "cycles", 15 0;
v000001cd1e7ab150_0 .var "done", 0 0;
v000001cd1e7ab010_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7aabb0_0 .net "start", 0 0, v000001cd1e7a5070_0;  1 drivers
v000001cd1e7ab1f0_0 .var "state", 1 0;
S_000001cd1e7895d0 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 405, 2 112 0, S_000001cd1e789a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001cd1e7ad930 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001cd1e7ad968 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001cd1e7ad9a0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001cd1e7d2b10 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7aad90_0 .net "P_T", 254 0, L_000001cd1e7d2b10;  1 drivers
v000001cd1e7aac50_0 .net "P_X", 254 0, v000001cd1e7a5750_0;  1 drivers
v000001cd1e7a5250_0 .net "P_Y", 254 0, v000001cd1e7a57f0_0;  1 drivers
L_000001cd1e7d2ac8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7a52f0_0 .net "P_Z", 254 0, L_000001cd1e7d2ac8;  1 drivers
v000001cd1e7a38b0_0 .var "R_T", 254 0;
v000001cd1e7a5610_0 .var "R_X", 254 0;
v000001cd1e7a4490_0 .var "R_Y", 254 0;
v000001cd1e7a3810_0 .var "R_Z", 254 0;
v000001cd1e7a4b70_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e7a3a90_0 .var "cycles", 15 0;
v000001cd1e7a5430_0 .var "done", 0 0;
v000001cd1e7a4170_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7a3450_0 .net "scalar", 252 0, L_000001cd1e7cd410;  1 drivers
v000001cd1e7a4850_0 .net "start", 0 0, v000001cd1e7a5a70_0;  1 drivers
v000001cd1e7a34f0_0 .var "state", 2 0;
S_000001cd1e789760 .scope module, "node3" "frost_node" 5 163, 6 5 0, S_000001cd1e77b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_000001cd1e7b6a40 .param/l "DONE" 1 6 79, C4<1100>;
P_000001cd1e7b6a78 .param/l "ERROR" 1 6 80, C4<1101>;
P_000001cd1e7b6ab0 .param/l "IDLE" 1 6 67, C4<0000>;
P_000001cd1e7b6ae8 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000011>;
P_000001cd1e7b6b20 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_000001cd1e7b6b58 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_000001cd1e7b6b90 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_000001cd1e7b6bc8 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_000001cd1e7b6c00 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_000001cd1e7b6c38 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_000001cd1e7b6c70 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_000001cd1e7b6ca8 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_000001cd1e7b6ce0 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_000001cd1e7b6d18 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_000001cd1e7b6d50 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_000001cd1e7b6d88 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_000001cd1e7b6dc0 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_000001cd1e7b6df8 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_000001cd1e7b6e30 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_000001cd1e60ec80 .functor XOR 252, v000001cd1e7bf120_0, L_000001cd1e7cc650, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001cd1e7d2d08 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
L_000001cd1e60fb60 .functor XOR 252, L_000001cd1e60ec80, L_000001cd1e7d2d08, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001cd1e60fbd0 .functor AND 1, v000001cd1e78e1b0_0, v000001cd1e790780_0, C4<1>, C4<1>;
L_000001cd1e60fe00 .functor AND 1, L_000001cd1e60fbd0, v000001cd1e7a5c50_0, C4<1>, C4<1>;
L_000001cd1e60fe70 .functor AND 1, L_000001cd1e60fe00, v000001cd1e7b3b90_0, C4<1>, C4<1>;
L_000001cd1e60fee0 .functor AND 1, v000001cd1e78ce50_0, v000001cd1e7932a0_0, C4<1>, C4<1>;
L_000001cd1e4fe250 .functor AND 1, L_000001cd1e60fee0, v000001cd1e7aeaf0_0, C4<1>, C4<1>;
L_000001cd1e4fe480 .functor AND 1, L_000001cd1e4fe250, v000001cd1e7bf580_0, C4<1>, C4<1>;
v000001cd1e7b58f0_0 .net *"_ivl_1", 127 0, L_000001cd1e7cd550;  1 drivers
L_000001cd1e7d2de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b4590_0 .net/2u *"_ivl_15", 0 0, L_000001cd1e7d2de0;  1 drivers
v000001cd1e7b4bd0_0 .net *"_ivl_3", 123 0, L_000001cd1e7cc010;  1 drivers
v000001cd1e7b4310_0 .net *"_ivl_35", 0 0, L_000001cd1e60fbd0;  1 drivers
v000001cd1e7b4c70_0 .net *"_ivl_37", 0 0, L_000001cd1e60fe00;  1 drivers
v000001cd1e7b5530_0 .net *"_ivl_4", 251 0, L_000001cd1e7cc650;  1 drivers
v000001cd1e7b4f90_0 .net *"_ivl_41", 0 0, L_000001cd1e60fee0;  1 drivers
v000001cd1e7b5a30_0 .net *"_ivl_43", 0 0, L_000001cd1e4fe250;  1 drivers
v000001cd1e7b3af0_0 .net *"_ivl_6", 251 0, L_000001cd1e60ec80;  1 drivers
v000001cd1e7b3a50_0 .net/2u *"_ivl_8", 251 0, L_000001cd1e7d2d08;  1 drivers
v000001cd1e7b4810_0 .net "all_commitments_valid", 0 0, L_000001cd1e60fe70;  1 drivers
v000001cd1e7b41d0_0 .net "all_shares_valid", 0 0, L_000001cd1e4fe480;  1 drivers
v000001cd1e7b3730_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e7b4950_0 .var "coeff_index", 2 0;
v000001cd1e7b4450_0 .var "commitment_out_X", 254 0;
v000001cd1e7b46d0_0 .var "commitment_out_Y", 254 0;
v000001cd1e7b3b90_0 .var "commitment_ready", 0 0;
v000001cd1e7b5030_0 .net "commitments_in_X_0", 254 0, v000001cd1e788af0_0;  alias, 1 drivers
v000001cd1e7b49f0_0 .net "commitments_in_X_1", 254 0, v000001cd1e791680_0;  alias, 1 drivers
v000001cd1e7b5ad0_0 .net "commitments_in_X_2", 254 0, v000001cd1e7a6970_0;  alias, 1 drivers
v000001cd1e7b3910_0 .net "commitments_in_X_3", 254 0, v000001cd1e7b4450_0;  alias, 1 drivers
v000001cd1e7b4d10_0 .net "commitments_in_Y_0", 254 0, v000001cd1e7885f0_0;  alias, 1 drivers
v000001cd1e7b4e50_0 .net "commitments_in_Y_1", 254 0, v000001cd1e78f600_0;  alias, 1 drivers
v000001cd1e7b5b70_0 .net "commitments_in_Y_2", 254 0, v000001cd1e7a6dd0_0;  alias, 1 drivers
v000001cd1e7b50d0_0 .net "commitments_in_Y_3", 254 0, v000001cd1e7b46d0_0;  alias, 1 drivers
v000001cd1e7b5210_0 .net "commitments_valid_0", 0 0, v000001cd1e78e1b0_0;  alias, 1 drivers
v000001cd1e7b52b0_0 .net "commitments_valid_1", 0 0, v000001cd1e790780_0;  alias, 1 drivers
v000001cd1e7b5350_0 .net "commitments_valid_2", 0 0, v000001cd1e7a5c50_0;  alias, 1 drivers
v000001cd1e7b5c10_0 .net "commitments_valid_3", 0 0, v000001cd1e7b3b90_0;  alias, 1 drivers
v000001cd1e7b53f0_0 .var "cycles", 15 0;
v000001cd1e7b5490_0 .var "dkg_done", 0 0;
v000001cd1e7b5cb0_0 .var "group_key_X", 254 0;
v000001cd1e7b5df0_0 .var "group_key_Y", 254 0;
v000001cd1e7b6430 .array "my_commitments_X", 2 0, 254 0;
v000001cd1e7b64d0 .array "my_commitments_Y", 2 0, 254 0;
v000001cd1e7b6070_0 .var "next_state", 3 0;
v000001cd1e7b62f0_0 .var "point_add_P_X", 254 0;
v000001cd1e7b6570_0 .var "point_add_P_Y", 254 0;
v000001cd1e7b6250_0 .var "point_add_Q_X", 254 0;
v000001cd1e7b6390_0 .var "point_add_Q_Y", 254 0;
v000001cd1e7b5f30_0 .net "point_add_X", 254 0, v000001cd1e7aee10_0;  1 drivers
v000001cd1e7b6110_0 .net "point_add_Y", 254 0, v000001cd1e7af090_0;  1 drivers
v000001cd1e7b5fd0_0 .net "point_add_done", 0 0, v000001cd1e7aea50_0;  1 drivers
v000001cd1e7b5e90_0 .var "point_add_start", 0 0;
v000001cd1e7b61b0_0 .net "poly_eval_done", 0 0, v000001cd1e7b0ad0_0;  1 drivers
v000001cd1e7beae0_0 .net "poly_eval_result", 251 0, v000001cd1e7b0b70_0;  1 drivers
v000001cd1e7bf6c0_0 .var "poly_eval_start", 0 0;
v000001cd1e7bec20_0 .var "poly_eval_x", 251 0;
v000001cd1e7bf4e0 .array "polynomial_coeffs", 2 0, 251 0;
v000001cd1e7c00c0_0 .net "prng_output", 251 0, L_000001cd1e60fb60;  1 drivers
v000001cd1e7bf120_0 .var "prng_state", 251 0;
v000001cd1e7c02a0_0 .var "process_index", 2 0;
v000001cd1e7c03e0_0 .var "proof_R_X", 254 0;
v000001cd1e7bf760_0 .var "proof_R_Y", 254 0;
v000001cd1e7c0200_0 .var "proof_z", 251 0;
v000001cd1e7c0ac0_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7bfa80_0 .net "scalar_mult_X", 254 0, v000001cd1e7b1f70_0;  1 drivers
v000001cd1e7bfb20_0 .net "scalar_mult_Y", 254 0, v000001cd1e7b1b10_0;  1 drivers
v000001cd1e7bf1c0_0 .net "scalar_mult_done", 0 0, v000001cd1e7b34b0_0;  1 drivers
v000001cd1e7bf260_0 .var "scalar_mult_k", 251 0;
v000001cd1e7c0980_0 .var "scalar_mult_start", 0 0;
v000001cd1e7bf080_0 .var "secret_share", 251 0;
v000001cd1e7c0b60_0 .var "share_accumulator", 251 0;
v000001cd1e7c0660_0 .net "shares_in_0", 251 0, v000001cd1e78c630_0;  alias, 1 drivers
v000001cd1e7c0c00_0 .net "shares_in_1", 251 0, v000001cd1e7924e0_0;  alias, 1 drivers
v000001cd1e7bfbc0_0 .net "shares_in_2", 251 0, v000001cd1e7b0670_0;  alias, 1 drivers
v000001cd1e7bfee0_0 .net "shares_in_3", 251 0, v000001cd1e7beb80_0;  alias, 1 drivers
v000001cd1e7c0ca0_0 .var "shares_out_0", 251 0;
v000001cd1e7bf3a0_0 .var "shares_out_1", 251 0;
v000001cd1e7c0de0_0 .var "shares_out_2", 251 0;
v000001cd1e7beb80_0 .var "shares_out_3", 251 0;
v000001cd1e7befe0_0 .var "shares_ready_0", 0 0;
v000001cd1e7bf8a0_0 .var "shares_ready_1", 0 0;
v000001cd1e7bf800_0 .var "shares_ready_2", 0 0;
v000001cd1e7bf580_0 .var "shares_ready_3", 0 0;
v000001cd1e7bea40_0 .net "shares_valid_0", 0 0, v000001cd1e78ce50_0;  alias, 1 drivers
v000001cd1e7bee00_0 .net "shares_valid_1", 0 0, v000001cd1e7932a0_0;  alias, 1 drivers
v000001cd1e7bf300_0 .net "shares_valid_2", 0 0, v000001cd1e7aeaf0_0;  alias, 1 drivers
v000001cd1e7bed60_0 .net "shares_valid_3", 0 0, v000001cd1e7bf580_0;  alias, 1 drivers
v000001cd1e7c0480_0 .net "start_dkg", 0 0, v000001cd1e7be220_0;  alias, 1 drivers
v000001cd1e7c0700_0 .var "state", 3 0;
v000001cd1e7bff80_0 .var "temp_commit_X", 254 0;
v000001cd1e7beea0_0 .var "temp_commit_Y", 254 0;
v000001cd1e7c0d40_0 .var "temp_share_in", 251 0;
v000001cd1e7bef40_0 .var "vss_C0_X", 254 0;
v000001cd1e7bfd00_0 .var "vss_C0_Y", 254 0;
v000001cd1e7c0a20_0 .var "vss_C1_X", 254 0;
v000001cd1e7be9a0_0 .var "vss_C1_Y", 254 0;
v000001cd1e7bf940_0 .var "vss_C2_X", 254 0;
v000001cd1e7c0e80_0 .var "vss_C2_Y", 254 0;
v000001cd1e7bf9e0_0 .net "vss_done", 0 0, v000001cd1e7b3f50_0;  1 drivers
v000001cd1e7becc0_0 .var "vss_index", 251 0;
v000001cd1e7bf620_0 .var "vss_share", 251 0;
v000001cd1e7c0520_0 .var "vss_start", 0 0;
v000001cd1e7c0840_0 .net "vss_valid", 0 0, v000001cd1e7b3cd0_0;  1 drivers
E_000001cd1e70f260/0 .event edge, v000001cd1e7c0700_0, v000001cd1e78c4f0_0, v000001cd1e7b4950_0, v000001cd1e7b34b0_0;
E_000001cd1e70f260/1 .event edge, v000001cd1e7b4810_0, v000001cd1e7c02a0_0, v000001cd1e7b0ad0_0, v000001cd1e7b41d0_0;
E_000001cd1e70f260 .event/or E_000001cd1e70f260/0, E_000001cd1e70f260/1;
E_000001cd1e70fda0/0 .event edge, v000001cd1e7c02a0_0, v000001cd1e78c630_0, v000001cd1e7924e0_0, v000001cd1e7b0670_0;
E_000001cd1e70fda0/1 .event edge, v000001cd1e7bfee0_0;
E_000001cd1e70fda0 .event/or E_000001cd1e70fda0/0, E_000001cd1e70fda0/1;
E_000001cd1e7101e0/0 .event edge, v000001cd1e7c02a0_0, v000001cd1e788af0_0, v000001cd1e7885f0_0, v000001cd1e78ee30_0;
E_000001cd1e7101e0/1 .event edge, v000001cd1e78ecf0_0, v000001cd1e78e2f0_0, v000001cd1e78eed0_0, v000001cd1e78e070_0;
E_000001cd1e7101e0/2 .event edge, v000001cd1e78ef70_0;
E_000001cd1e7101e0 .event/or E_000001cd1e7101e0/0, E_000001cd1e7101e0/1, E_000001cd1e7101e0/2;
L_000001cd1e7cd550 .part v000001cd1e7bf120_0, 0, 128;
L_000001cd1e7cc010 .part v000001cd1e7bf120_0, 128, 124;
L_000001cd1e7cc650 .concat [ 124 128 0 0], L_000001cd1e7cc010, L_000001cd1e7cd550;
L_000001cd1e7cbcf0 .concat [ 252 1 0 0], v000001cd1e7bf260_0, L_000001cd1e7d2de0;
S_000001cd1e7b7df0 .scope module, "point_add" "ed25519_point_add" 6 149, 2 5 0, S_000001cd1e789760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001cd1e7ade00 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001cd1e7ade38 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001cd1e7ade70 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001cd1e7d2f90 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7af4f0_0 .net "P1_T", 254 0, L_000001cd1e7d2f90;  1 drivers
v000001cd1e7ae870_0 .net "P1_X", 254 0, v000001cd1e7b62f0_0;  1 drivers
v000001cd1e7aeff0_0 .net "P1_Y", 254 0, v000001cd1e7b6570_0;  1 drivers
L_000001cd1e7d2f48 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b03f0_0 .net "P1_Z", 254 0, L_000001cd1e7d2f48;  1 drivers
L_000001cd1e7d3020 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7aff90_0 .net "P2_T", 254 0, L_000001cd1e7d3020;  1 drivers
v000001cd1e7aec30_0 .net "P2_X", 254 0, v000001cd1e7b6250_0;  1 drivers
v000001cd1e7b0990_0 .net "P2_Y", 254 0, v000001cd1e7b6390_0;  1 drivers
L_000001cd1e7d2fd8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7aed70_0 .net "P2_Z", 254 0, L_000001cd1e7d2fd8;  1 drivers
v000001cd1e7afb30_0 .var "P3_T", 254 0;
v000001cd1e7aee10_0 .var "P3_X", 254 0;
v000001cd1e7af090_0 .var "P3_Y", 254 0;
v000001cd1e7ae910_0 .var "P3_Z", 254 0;
v000001cd1e7ae9b0_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e7aeeb0_0 .var "cycles", 15 0;
v000001cd1e7aea50_0 .var "done", 0 0;
v000001cd1e7af6d0_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7af3b0_0 .net "start", 0 0, v000001cd1e7b5e90_0;  1 drivers
v000001cd1e7b0490_0 .var "state", 1 0;
S_000001cd1e7b8a70 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_000001cd1e789760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_000001cd1e7b88e0 .param/l "ADD1" 1 7 28, C4<010>;
P_000001cd1e7b8918 .param/l "ADD2" 1 7 30, C4<100>;
P_000001cd1e7b8950 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_000001cd1e7b8988 .param/l "FINISH" 1 7 31, C4<101>;
P_000001cd1e7b89c0 .param/l "IDLE" 1 7 26, C4<000>;
P_000001cd1e7b89f8 .param/l "MULT1" 1 7 27, C4<001>;
P_000001cd1e7b8a30 .param/l "MULT2" 1 7 29, C4<011>;
v000001cd1e7af950_0 .net *"_ivl_0", 503 0, L_000001cd1e7cc1f0;  1 drivers
L_000001cd1e7d2d50 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7af1d0_0 .net *"_ivl_3", 251 0, L_000001cd1e7d2d50;  1 drivers
v000001cd1e7af270_0 .net *"_ivl_4", 503 0, L_000001cd1e7cbf70;  1 drivers
L_000001cd1e7d2d98 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7af9f0_0 .net *"_ivl_7", 251 0, L_000001cd1e7d2d98;  1 drivers
v000001cd1e7af310_0 .var "accumulator", 251 0;
v000001cd1e7b0850_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e7bf4e0_0 .array/port v000001cd1e7bf4e0, 0;
v000001cd1e7afbd0_0 .net "coeff_0", 251 0, v000001cd1e7bf4e0_0;  1 drivers
v000001cd1e7bf4e0_1 .array/port v000001cd1e7bf4e0, 1;
v000001cd1e7afc70_0 .net "coeff_1", 251 0, v000001cd1e7bf4e0_1;  1 drivers
v000001cd1e7bf4e0_2 .array/port v000001cd1e7bf4e0, 2;
v000001cd1e7b0030_0 .net "coeff_2", 251 0, v000001cd1e7bf4e0_2;  1 drivers
v000001cd1e7b0ad0_0 .var "done", 0 0;
v000001cd1e7af590_0 .var "mult_a", 251 0;
v000001cd1e7b00d0_0 .var "mult_b", 251 0;
v000001cd1e7af810_0 .net "mult_result", 251 0, L_000001cd1e7cc3d0;  1 drivers
v000001cd1e7b05d0_0 .net "mult_result_wide", 503 0, L_000001cd1e7cba70;  1 drivers
v000001cd1e7b0b70_0 .var "result", 251 0;
v000001cd1e7b0c10_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7b0cb0_0 .net "start", 0 0, v000001cd1e7bf6c0_0;  1 drivers
v000001cd1e7b0d50_0 .var "state", 2 0;
v000001cd1e7b0df0_0 .var "temp", 251 0;
v000001cd1e7b32d0_0 .net "x", 251 0, v000001cd1e7bec20_0;  1 drivers
L_000001cd1e7cc1f0 .concat [ 252 252 0 0], v000001cd1e7af590_0, L_000001cd1e7d2d50;
L_000001cd1e7cbf70 .concat [ 252 252 0 0], v000001cd1e7b00d0_0, L_000001cd1e7d2d98;
L_000001cd1e7cba70 .arith/mult 504, L_000001cd1e7cc1f0, L_000001cd1e7cbf70;
L_000001cd1e7cc3d0 .part L_000001cd1e7cba70, 0, 252;
S_000001cd1e7b7170 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 112 0, S_000001cd1e789760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001cd1e7add50 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001cd1e7add88 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001cd1e7addc0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001cd1e7d2f00 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b2e70_0 .net "P_T", 254 0, L_000001cd1e7d2f00;  1 drivers
L_000001cd1e7d2e28 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b1a70_0 .net "P_X", 254 0, L_000001cd1e7d2e28;  1 drivers
L_000001cd1e7d2e70 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b23d0_0 .net "P_Y", 254 0, L_000001cd1e7d2e70;  1 drivers
L_000001cd1e7d2eb8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b2ab0_0 .net "P_Z", 254 0, L_000001cd1e7d2eb8;  1 drivers
v000001cd1e7b26f0_0 .var "R_T", 254 0;
v000001cd1e7b1f70_0 .var "R_X", 254 0;
v000001cd1e7b1b10_0 .var "R_Y", 254 0;
v000001cd1e7b3050_0 .var "R_Z", 254 0;
v000001cd1e7b2650_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e7b3370_0 .var "cycles", 15 0;
v000001cd1e7b34b0_0 .var "done", 0 0;
v000001cd1e7b2790_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7b2330_0 .net "scalar", 252 0, L_000001cd1e7cbcf0;  1 drivers
v000001cd1e7b2470_0 .net "start", 0 0, v000001cd1e7c0980_0;  1 drivers
v000001cd1e7b35f0_0 .var "state", 2 0;
S_000001cd1e7b7300 .scope module, "vss" "vss_verify" 6 168, 7 340 0, S_000001cd1e789760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_000001cd1e7b9130 .param/l "ADD_C0_IC1" 1 7 380, C4<0111>;
P_000001cd1e7b9168 .param/l "ADD_RESULT_I2C2" 1 7 382, C4<1001>;
P_000001cd1e7b91a0 .param/l "COMPARE" 1 7 384, C4<1011>;
P_000001cd1e7b91d8 .param/l "COMPUTE_I2_C2" 1 7 378, C4<0101>;
P_000001cd1e7b9210 .param/l "COMPUTE_I_C1" 1 7 376, C4<0011>;
P_000001cd1e7b9248 .param/l "COMPUTE_LHS" 1 7 374, C4<0001>;
P_000001cd1e7b9280 .param/l "FINISH" 1 7 385, C4<1100>;
P_000001cd1e7b92b8 .param/l "IDLE" 1 7 373, C4<0000>;
P_000001cd1e7b92f0 .param/l "POINT_BITS" 0 7 342, +C4<00000000000000000000000011111111>;
P_000001cd1e7b9328 .param/l "SCALAR_BITS" 0 7 341, +C4<00000000000000000000000011111100>;
P_000001cd1e7b9360 .param/l "WAIT_ADD1" 1 7 381, C4<1000>;
P_000001cd1e7b9398 .param/l "WAIT_ADD2" 1 7 383, C4<1010>;
P_000001cd1e7b93d0 .param/l "WAIT_I2_C2" 1 7 379, C4<0110>;
P_000001cd1e7b9408 .param/l "WAIT_I_C1" 1 7 377, C4<0100>;
P_000001cd1e7b9440 .param/l "WAIT_LHS" 1 7 375, C4<0010>;
v000001cd1e7b0fd0_0 .net "C0_X", 254 0, v000001cd1e7bef40_0;  1 drivers
v000001cd1e7b3410_0 .net "C0_Y", 254 0, v000001cd1e7bfd00_0;  1 drivers
v000001cd1e7b1750_0 .net "C1_X", 254 0, v000001cd1e7c0a20_0;  1 drivers
v000001cd1e7b1890_0 .net "C1_Y", 254 0, v000001cd1e7be9a0_0;  1 drivers
v000001cd1e7b3550_0 .net "C2_X", 254 0, v000001cd1e7bf940_0;  1 drivers
v000001cd1e7b0e90_0 .net "C2_Y", 254 0, v000001cd1e7c0e80_0;  1 drivers
v000001cd1e7b0f30_0 .var "LHS_X", 254 0;
v000001cd1e7b1070_0 .var "LHS_Y", 254 0;
v000001cd1e7b11b0_0 .var "RHS_X", 254 0;
v000001cd1e7b1d90_0 .var "RHS_Y", 254 0;
L_000001cd1e7d3068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b1570_0 .net/2u *"_ivl_0", 0 0, L_000001cd1e7d3068;  1 drivers
v000001cd1e7b1390_0 .net *"_ivl_16", 503 0, L_000001cd1e7cdaf0;  1 drivers
L_000001cd1e7d3260 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b1ed0_0 .net *"_ivl_19", 251 0, L_000001cd1e7d3260;  1 drivers
v000001cd1e7b1bb0_0 .net *"_ivl_20", 503 0, L_000001cd1e7cd910;  1 drivers
L_000001cd1e7d32a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b1c50_0 .net *"_ivl_23", 251 0, L_000001cd1e7d32a8;  1 drivers
v000001cd1e7b43b0_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e7b3f50_0 .var "done", 0 0;
v000001cd1e7b5990_0 .var "i2_C2_X", 254 0;
v000001cd1e7b3690_0 .var "i2_C2_Y", 254 0;
v000001cd1e7b4a90_0 .var "i_C1_X", 254 0;
v000001cd1e7b4db0_0 .var "i_C1_Y", 254 0;
v000001cd1e7b4ef0_0 .net "index", 251 0, v000001cd1e7becc0_0;  1 drivers
v000001cd1e7b5850_0 .net "index_squared", 251 0, L_000001cd1e7cd4b0;  1 drivers
v000001cd1e7b3ff0_0 .net "index_squared_wide", 503 0, L_000001cd1e7cc6f0;  1 drivers
v000001cd1e7b3c30_0 .var "point_add_P_X", 254 0;
v000001cd1e7b4090_0 .var "point_add_P_Y", 254 0;
v000001cd1e7b3870_0 .var "point_add_Q_X", 254 0;
v000001cd1e7b39b0_0 .var "point_add_Q_Y", 254 0;
v000001cd1e7b44f0_0 .net "point_add_R_X", 254 0, v000001cd1e7b14d0_0;  1 drivers
v000001cd1e7b4630_0 .net "point_add_R_Y", 254 0, v000001cd1e7b3190_0;  1 drivers
v000001cd1e7b3eb0_0 .net "point_add_done", 0 0, v000001cd1e7b17f0_0;  1 drivers
v000001cd1e7b5170_0 .var "point_add_start", 0 0;
v000001cd1e7b48b0_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7b4270_0 .var "scalar_mult_P_X", 254 0;
v000001cd1e7b4770_0 .var "scalar_mult_P_Y", 254 0;
v000001cd1e7b3e10_0 .net "scalar_mult_Q_X", 254 0, v000001cd1e7b2b50_0;  1 drivers
v000001cd1e7b5710_0 .net "scalar_mult_Q_Y", 254 0, v000001cd1e7b2830_0;  1 drivers
v000001cd1e7b37d0_0 .net "scalar_mult_done", 0 0, v000001cd1e7b2c90_0;  1 drivers
v000001cd1e7b4130_0 .var "scalar_mult_k", 251 0;
v000001cd1e7b57b0_0 .var "scalar_mult_start", 0 0;
v000001cd1e7b5d50_0 .net "share", 251 0, v000001cd1e7bf620_0;  1 drivers
v000001cd1e7b55d0_0 .net "start", 0 0, v000001cd1e7c0520_0;  1 drivers
v000001cd1e7b4b30_0 .var "state", 3 0;
v000001cd1e7b3d70_0 .var "temp_sum_X", 254 0;
v000001cd1e7b5670_0 .var "temp_sum_Y", 254 0;
v000001cd1e7b3cd0_0 .var "valid", 0 0;
L_000001cd1e7cd2d0 .concat [ 252 1 0 0], v000001cd1e7b4130_0, L_000001cd1e7d3068;
L_000001cd1e7cdaf0 .concat [ 252 252 0 0], v000001cd1e7becc0_0, L_000001cd1e7d3260;
L_000001cd1e7cd910 .concat [ 252 252 0 0], v000001cd1e7becc0_0, L_000001cd1e7d32a8;
L_000001cd1e7cc6f0 .arith/mult 504, L_000001cd1e7cdaf0, L_000001cd1e7cd910;
L_000001cd1e7cd4b0 .part L_000001cd1e7cc6f0, 0, 252;
S_000001cd1e7b8c00 .scope module, "point_add" "ed25519_point_add" 7 423, 2 5 0, S_000001cd1e7b7300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001cd1e7adeb0 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_000001cd1e7adee8 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_000001cd1e7adf20 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_000001cd1e7d3188 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b2290_0 .net "P1_T", 254 0, L_000001cd1e7d3188;  1 drivers
v000001cd1e7b1430_0 .net "P1_X", 254 0, v000001cd1e7b3c30_0;  1 drivers
v000001cd1e7b30f0_0 .net "P1_Y", 254 0, v000001cd1e7b4090_0;  1 drivers
L_000001cd1e7d3140 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b2fb0_0 .net "P1_Z", 254 0, L_000001cd1e7d3140;  1 drivers
L_000001cd1e7d3218 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b2010_0 .net "P2_T", 254 0, L_000001cd1e7d3218;  1 drivers
v000001cd1e7b1e30_0 .net "P2_X", 254 0, v000001cd1e7b3870_0;  1 drivers
v000001cd1e7b16b0_0 .net "P2_Y", 254 0, v000001cd1e7b39b0_0;  1 drivers
L_000001cd1e7d31d0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b2dd0_0 .net "P2_Z", 254 0, L_000001cd1e7d31d0;  1 drivers
v000001cd1e7b20b0_0 .var "P3_T", 254 0;
v000001cd1e7b14d0_0 .var "P3_X", 254 0;
v000001cd1e7b3190_0 .var "P3_Y", 254 0;
v000001cd1e7b1cf0_0 .var "P3_Z", 254 0;
v000001cd1e7b1930_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e7b28d0_0 .var "cycles", 15 0;
v000001cd1e7b17f0_0 .var "done", 0 0;
v000001cd1e7b2f10_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7b2970_0 .net "start", 0 0, v000001cd1e7b5170_0;  1 drivers
v000001cd1e7b2510_0 .var "state", 1 0;
S_000001cd1e7b8750 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 405, 2 112 0, S_000001cd1e7b7300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001cd1e7ae430 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001cd1e7ae468 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001cd1e7ae4a0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_000001cd1e7d30f8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b1250_0 .net "P_T", 254 0, L_000001cd1e7d30f8;  1 drivers
v000001cd1e7b1110_0 .net "P_X", 254 0, v000001cd1e7b4270_0;  1 drivers
v000001cd1e7b12f0_0 .net "P_Y", 254 0, v000001cd1e7b4770_0;  1 drivers
L_000001cd1e7d30b0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7b19d0_0 .net "P_Z", 254 0, L_000001cd1e7d30b0;  1 drivers
v000001cd1e7b25b0_0 .var "R_T", 254 0;
v000001cd1e7b2b50_0 .var "R_X", 254 0;
v000001cd1e7b2830_0 .var "R_Y", 254 0;
v000001cd1e7b2a10_0 .var "R_Z", 254 0;
v000001cd1e7b2150_0 .net "clk", 0 0, v000001cd1e7bbd40_0;  alias, 1 drivers
v000001cd1e7b2bf0_0 .var "cycles", 15 0;
v000001cd1e7b2c90_0 .var "done", 0 0;
v000001cd1e7b2d30_0 .net "rst_n", 0 0, v000001cd1e7bde60_0;  alias, 1 drivers
v000001cd1e7b21f0_0 .net "scalar", 252 0, L_000001cd1e7cd2d0;  1 drivers
v000001cd1e7b1610_0 .net "start", 0 0, v000001cd1e7b57b0_0;  1 drivers
v000001cd1e7b3230_0 .var "state", 2 0;
S_000001cd1e42aec0 .scope module, "zk_schnorr_prove" "zk_schnorr_prove" 7 103;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "secret";
    .port_info 4 /INPUT 255 "commitment_X";
    .port_info 5 /INPUT 255 "commitment_Y";
    .port_info 6 /INPUT 256 "context";
    .port_info 7 /OUTPUT 255 "proof_R_X";
    .port_info 8 /OUTPUT 255 "proof_R_Y";
    .port_info 9 /OUTPUT 252 "proof_z";
    .port_info 10 /OUTPUT 1 "done";
P_000001cd1e445280 .param/l "COMPUTE_R" 1 7 130, C4<010>;
P_000001cd1e4452b8 .param/l "COMPUTE_Z" 1 7 132, C4<100>;
P_000001cd1e4452f0 .param/l "FINISH" 1 7 133, C4<101>;
P_000001cd1e445328 .param/l "GEN_NONCE" 1 7 129, C4<001>;
P_000001cd1e445360 .param/l "HASH" 1 7 131, C4<011>;
P_000001cd1e445398 .param/l "IDLE" 1 7 128, C4<000>;
P_000001cd1e4453d0 .param/l "POINT_BITS" 0 7 105, +C4<00000000000000000000000011111111>;
P_000001cd1e445408 .param/l "SCALAR_BITS" 0 7 104, +C4<00000000000000000000000011111100>;
L_000001cd1e839e20 .functor BUFZ 252, v000001cd1e7c85f0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001cd1e839d40 .functor BUFZ 1, v000001cd1e7c8550_0, C4<0>, C4<0>, C4<0>;
L_000001cd1e7d32f0 .functor BUFT 1, C4<010000101101001001101101101001111001101011011100101001111111110110000001010010011100010001100011111110111010110110111000101110001101001001011001100011101100000100101010010010110100111101100101100100101010110001011010110000010001111001001011101010100011010>, C4<0>, C4<0>, C4<0>;
v000001cd1e7c7d30_0 .net "G_X", 254 0, L_000001cd1e7d32f0;  1 drivers
L_000001cd1e7d3338 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7c69d0_0 .net "G_Y", 254 0, L_000001cd1e7d3338;  1 drivers
L_000001cd1e7d3380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd1e7c71f0_0 .net *"_ivl_11", 0 0, L_000001cd1e7d3380;  1 drivers
L_000001cd1e7d33c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7c6e30_0 .net/2s *"_ivl_13", 31 0, L_000001cd1e7d33c8;  1 drivers
L_000001cd1e7d3410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7c8190_0 .net/2s *"_ivl_18", 31 0, L_000001cd1e7d3410;  1 drivers
v000001cd1e7c6930_0 .var "challenge", 255 0;
o000001cd1e73a378 .functor BUFZ 1, C4<z>; HiZ drive
v000001cd1e7c7f10_0 .net "clk", 0 0, o000001cd1e73a378;  0 drivers
o000001cd1e73adf8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e7c6c50_0 .net "commitment_X", 254 0, o000001cd1e73adf8;  0 drivers
o000001cd1e73ae28 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e7c7470_0 .net "commitment_Y", 254 0, o000001cd1e73ae28;  0 drivers
o000001cd1e73ae58 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e7c6cf0_0 .net "context", 255 0, o000001cd1e73ae58;  0 drivers
v000001cd1e7c7fb0_0 .var "done", 0 0;
v000001cd1e7c8050_0 .net "hash_done", 0 0, v000001cd1e7bce20_0;  1 drivers
v000001cd1e7c6f70_0 .var "hash_input", 511 0;
v000001cd1e7c80f0_0 .net "hash_out", 255 0, v000001cd1e7c8370_0;  1 drivers
v000001cd1e7c8cd0_0 .var "hash_start", 0 0;
v000001cd1e7c6ed0_0 .var "k", 251 0;
v000001cd1e7c8230_0 .var "proof_R_X", 254 0;
v000001cd1e7c84b0_0 .var "proof_R_Y", 254 0;
v000001cd1e7c8eb0_0 .var "proof_z", 251 0;
v000001cd1e7c8b90_0 .net "rng_done", 0 0, L_000001cd1e839d40;  1 drivers
v000001cd1e7c75b0_0 .net "rng_output", 251 0, L_000001cd1e839e20;  1 drivers
v000001cd1e7c8550_0 .var "rng_start", 0 0;
v000001cd1e7c85f0_0 .var "rng_state", 251 0;
o000001cd1e73a5b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001cd1e7c8690_0 .net "rst_n", 0 0, o000001cd1e73a5b8;  0 drivers
v000001cd1e7c8c30_0 .net "scalar_mult_R_X", 254 0, v000001cd1e7c7970_0;  1 drivers
v000001cd1e7c8730_0 .net "scalar_mult_R_Y", 254 0, v000001cd1e7c7a10_0;  1 drivers
v000001cd1e7c6bb0_0 .net "scalar_mult_done", 0 0, v000001cd1e7c8410_0;  1 drivers
v000001cd1e7c7510_0 .var "scalar_mult_start", 0 0;
o000001cd1e73b038 .functor BUFZ 252, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e7c87d0_0 .net "secret", 251 0, o000001cd1e73b038;  0 drivers
o000001cd1e73b068 .functor BUFZ 1, C4<z>; HiZ drive
v000001cd1e7c8f50_0 .net "start", 0 0, o000001cd1e73b068;  0 drivers
v000001cd1e7c8910_0 .var "state", 2 0;
E_000001cd1e70f3e0 .event posedge, v000001cd1e7bc6a0_0;
L_000001cd1e7ccb50 .concat [ 252 1 0 0], v000001cd1e7c6ed0_0, L_000001cd1e7d3380;
L_000001cd1e7cc0b0 .extend/s 255, L_000001cd1e7d33c8;
L_000001cd1e7cc830 .extend/s 255, L_000001cd1e7d3410;
S_000001cd1e7b7f80 .scope module, "hash_inst" "sha256_core" 7 178, 3 8 0, S_000001cd1e42aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "message_block";
    .port_info 4 /INPUT 256 "hash_in";
    .port_info 5 /OUTPUT 256 "hash_out";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 8 "cycles";
P_000001cd1e784dd0 .param/l "COMPRESS" 1 3 44, C4<10>;
P_000001cd1e784e08 .param/l "EXPAND" 1 3 43, C4<01>;
P_000001cd1e784e40 .param/l "FINALIZE" 1 3 45, C4<11>;
P_000001cd1e784e78 .param/l "IDLE" 1 3 42, C4<00>;
v000001cd1e7be5e0 .array "H", 7 0, 31 0;
v000001cd1e7bd320 .array "K", 63 0, 31 0;
v000001cd1e7bd140_0 .net "T1", 31 0, L_000001cd1e7cbb10;  1 drivers
v000001cd1e7bd1e0_0 .net "T2", 31 0, L_000001cd1e7cc970;  1 drivers
v000001cd1e7bd820 .array "W", 63 0, 31 0;
v000001cd1e7bc7e0_0 .net *"_ivl_1", 31 0, L_000001cd1e7cce70;  1 drivers
v000001cd1e7bc4c0_0 .net *"_ivl_10", 7 0, L_000001cd1e7cc8d0;  1 drivers
L_000001cd1e7d3458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd1e7bcce0_0 .net *"_ivl_13", 1 0, L_000001cd1e7d3458;  1 drivers
v000001cd1e7be680_0 .net *"_ivl_14", 31 0, L_000001cd1e7cc290;  1 drivers
v000001cd1e7bd3c0_0 .net *"_ivl_16", 31 0, L_000001cd1e7cc150;  1 drivers
v000001cd1e7bc920_0 .net *"_ivl_18", 7 0, L_000001cd1e7cc330;  1 drivers
v000001cd1e7bda00_0 .net *"_ivl_2", 31 0, L_000001cd1e7cca10;  1 drivers
L_000001cd1e7d34a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd1e7bc9c0_0 .net *"_ivl_21", 1 0, L_000001cd1e7d34a0;  1 drivers
v000001cd1e7be860_0 .net *"_ivl_25", 31 0, L_000001cd1e7cc470;  1 drivers
v000001cd1e7be720_0 .net *"_ivl_27", 31 0, L_000001cd1e7cd230;  1 drivers
v000001cd1e7bd500_0 .net *"_ivl_30", 31 0, L_000001cd1e7cbbb0;  1 drivers
v000001cd1e7bd5a0_0 .net *"_ivl_32", 31 0, L_000001cd1e7cd9b0;  1 drivers
L_000001cd1e7d34e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7bca60_0 .net *"_ivl_35", 25 0, L_000001cd1e7d34e8;  1 drivers
L_000001cd1e7d3530 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001cd1e7bcba0_0 .net/2u *"_ivl_36", 31 0, L_000001cd1e7d3530;  1 drivers
v000001cd1e7bcb00_0 .net *"_ivl_38", 31 0, L_000001cd1e7cbed0;  1 drivers
v000001cd1e7be7c0_0 .net *"_ivl_42", 31 0, L_000001cd1e7cbc50;  1 drivers
v000001cd1e7bdf00_0 .net *"_ivl_44", 31 0, L_000001cd1e7cbe30;  1 drivers
L_000001cd1e7d3578 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd1e7bc100_0 .net *"_ivl_47", 25 0, L_000001cd1e7d3578;  1 drivers
L_000001cd1e7d35c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001cd1e7bc240_0 .net/2u *"_ivl_48", 31 0, L_000001cd1e7d35c0;  1 drivers
v000001cd1e7bc2e0_0 .net *"_ivl_5", 31 0, L_000001cd1e7cdcd0;  1 drivers
v000001cd1e7bc380_0 .net *"_ivl_50", 31 0, L_000001cd1e7cd7d0;  1 drivers
v000001cd1e7bdfa0_0 .net *"_ivl_6", 31 0, L_000001cd1e7ccbf0;  1 drivers
v000001cd1e7bd6e0_0 .net *"_ivl_8", 31 0, L_000001cd1e7cde10;  1 drivers
v000001cd1e7bc740_0 .var "a", 31 0;
v000001cd1e7bc560_0 .var "b", 31 0;
v000001cd1e7bdaa0_0 .var "c", 31 0;
v000001cd1e7bc6a0_0 .net "clk", 0 0, o000001cd1e73a378;  alias, 0 drivers
v000001cd1e7bdbe0_0 .var "cycles", 7 0;
v000001cd1e7bcc40_0 .var "d", 31 0;
v000001cd1e7bce20_0 .var "done", 0 0;
v000001cd1e7bdc80_0 .var "e", 31 0;
v000001cd1e7bdd20_0 .var "f", 31 0;
v000001cd1e7bddc0_0 .var "g", 31 0;
v000001cd1e7be040_0 .var "h", 31 0;
L_000001cd1e7d3608 .functor BUFT 1, C4<0110101000001001111001100110011110111011011001111010111010000101001111000110111011110011011100101010010101001111111101010011101001010001000011100101001001111111100110110000010101101000100011000001111110000011110110011010101101011011111000001100110100011001>, C4<0>, C4<0>, C4<0>;
v000001cd1e7c7bf0_0 .net "hash_in", 255 0, L_000001cd1e7d3608;  1 drivers
v000001cd1e7c8370_0 .var "hash_out", 255 0;
v000001cd1e7c82d0_0 .net "message_block", 511 0, v000001cd1e7c6f70_0;  1 drivers
v000001cd1e7c7ab0_0 .var "round", 5 0;
v000001cd1e7c7dd0_0 .net "rst_n", 0 0, o000001cd1e73a5b8;  alias, 0 drivers
v000001cd1e7c8e10_0 .net "s0", 31 0, L_000001cd1e7ccfb0;  1 drivers
v000001cd1e7c6b10_0 .net "s1", 31 0, L_000001cd1e7cc510;  1 drivers
v000001cd1e7c7010_0 .net "start", 0 0, v000001cd1e7c8cd0_0;  1 drivers
v000001cd1e7c78d0_0 .var "state", 1 0;
E_000001cd1e70f8e0/0 .event negedge, v000001cd1e7c7dd0_0;
E_000001cd1e70f8e0/1 .event posedge, v000001cd1e7bc6a0_0;
E_000001cd1e70f8e0 .event/or E_000001cd1e70f8e0/0, E_000001cd1e70f8e0/1;
L_000001cd1e7cce70 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Sigma1, 32, v000001cd1e7bdc80_0 (v000001cd1e7bd0a0_0) S_000001cd1e7b8110;
L_000001cd1e7cca10 .arith/sum 32, v000001cd1e7be040_0, L_000001cd1e7cce70;
L_000001cd1e7cdcd0 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Ch, 32, v000001cd1e7bdc80_0, v000001cd1e7bdd20_0, v000001cd1e7bddc0_0 (v000001cd1e7bdb40_0, v000001cd1e7bd460_0, v000001cd1e7bd960_0) S_000001cd1e7b7c60;
L_000001cd1e7ccbf0 .arith/sum 32, L_000001cd1e7cca10, L_000001cd1e7cdcd0;
L_000001cd1e7cde10 .array/port v000001cd1e7bd320, L_000001cd1e7cc8d0;
L_000001cd1e7cc8d0 .concat [ 6 2 0 0], v000001cd1e7c7ab0_0, L_000001cd1e7d3458;
L_000001cd1e7cc290 .arith/sum 32, L_000001cd1e7ccbf0, L_000001cd1e7cde10;
L_000001cd1e7cc150 .array/port v000001cd1e7bd820, L_000001cd1e7cc330;
L_000001cd1e7cc330 .concat [ 6 2 0 0], v000001cd1e7c7ab0_0, L_000001cd1e7d34a0;
L_000001cd1e7cbb10 .arith/sum 32, L_000001cd1e7cc290, L_000001cd1e7cc150;
L_000001cd1e7cc470 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Sigma0, 32, v000001cd1e7bc740_0 (v000001cd1e7bd640_0) S_000001cd1e7b7490;
L_000001cd1e7cd230 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Maj, 32, v000001cd1e7bc740_0, v000001cd1e7bc560_0, v000001cd1e7bdaa0_0 (v000001cd1e7bc880_0, v000001cd1e7bc600_0, v000001cd1e7bd780_0) S_000001cd1e7b7ad0;
L_000001cd1e7cc970 .arith/sum 32, L_000001cd1e7cc470, L_000001cd1e7cd230;
L_000001cd1e7cbbb0 .array/port v000001cd1e7bd820, L_000001cd1e7cbed0;
L_000001cd1e7cd9b0 .concat [ 6 26 0 0], v000001cd1e7c7ab0_0, L_000001cd1e7d34e8;
L_000001cd1e7cbed0 .arith/sub 32, L_000001cd1e7cd9b0, L_000001cd1e7d3530;
L_000001cd1e7ccfb0 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.sigma0, 32, L_000001cd1e7cbbb0 (v000001cd1e7bcd80_0) S_000001cd1e7b8f20;
L_000001cd1e7cbc50 .array/port v000001cd1e7bd820, L_000001cd1e7cd7d0;
L_000001cd1e7cbe30 .concat [ 6 26 0 0], v000001cd1e7c7ab0_0, L_000001cd1e7d3578;
L_000001cd1e7cd7d0 .arith/sub 32, L_000001cd1e7cbe30, L_000001cd1e7d35c0;
L_000001cd1e7cc510 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.sigma1, 32, L_000001cd1e7cbc50 (v000001cd1e7be4a0_0) S_000001cd1e7b8430;
S_000001cd1e7b7c60 .scope function.vec4.s32, "Ch" "Ch" 3 70, 3 70 0, S_000001cd1e7b7f80;
 .timescale 0 0;
; Variable Ch is vec4 return value of scope S_000001cd1e7b7c60
v000001cd1e7bdb40_0 .var "x", 31 0;
v000001cd1e7bd460_0 .var "y", 31 0;
v000001cd1e7bd960_0 .var "z", 31 0;
TD_zk_schnorr_prove.hash_inst.Ch ;
    %load/vec4 v000001cd1e7bdb40_0;
    %load/vec4 v000001cd1e7bd460_0;
    %and;
    %load/vec4 v000001cd1e7bdb40_0;
    %inv;
    %load/vec4 v000001cd1e7bd960_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Ch (store_vec4_to_lval)
    %end;
S_000001cd1e7b7ad0 .scope function.vec4.s32, "Maj" "Maj" 3 77, 3 77 0, S_000001cd1e7b7f80;
 .timescale 0 0;
; Variable Maj is vec4 return value of scope S_000001cd1e7b7ad0
v000001cd1e7bc880_0 .var "x", 31 0;
v000001cd1e7bc600_0 .var "y", 31 0;
v000001cd1e7bd780_0 .var "z", 31 0;
TD_zk_schnorr_prove.hash_inst.Maj ;
    %load/vec4 v000001cd1e7bc880_0;
    %load/vec4 v000001cd1e7bc600_0;
    %and;
    %load/vec4 v000001cd1e7bc880_0;
    %load/vec4 v000001cd1e7bd780_0;
    %and;
    %xor;
    %load/vec4 v000001cd1e7bc600_0;
    %load/vec4 v000001cd1e7bd780_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Maj (store_vec4_to_lval)
    %end;
S_000001cd1e7b7490 .scope function.vec4.s32, "Sigma0" "Sigma0" 3 84, 3 84 0, S_000001cd1e7b7f80;
 .timescale 0 0;
; Variable Sigma0 is vec4 return value of scope S_000001cd1e7b7490
v000001cd1e7bd640_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.Sigma0 ;
    %load/vec4 v000001cd1e7bd640_0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001cd1e7be2c0_0, 0, 5;
    %store/vec4 v000001cd1e7bd280_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001cd1e7b8d90;
    %load/vec4 v000001cd1e7bd640_0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001cd1e7be2c0_0, 0, 5;
    %store/vec4 v000001cd1e7bd280_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001cd1e7b8d90;
    %xor;
    %load/vec4 v000001cd1e7bd640_0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v000001cd1e7be2c0_0, 0, 5;
    %store/vec4 v000001cd1e7bd280_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001cd1e7b8d90;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma0 (store_vec4_to_lval)
    %end;
S_000001cd1e7b8110 .scope function.vec4.s32, "Sigma1" "Sigma1" 3 91, 3 91 0, S_000001cd1e7b7f80;
 .timescale 0 0;
; Variable Sigma1 is vec4 return value of scope S_000001cd1e7b8110
v000001cd1e7bd0a0_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.Sigma1 ;
    %load/vec4 v000001cd1e7bd0a0_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001cd1e7be2c0_0, 0, 5;
    %store/vec4 v000001cd1e7bd280_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001cd1e7b8d90;
    %load/vec4 v000001cd1e7bd0a0_0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001cd1e7be2c0_0, 0, 5;
    %store/vec4 v000001cd1e7bd280_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001cd1e7b8d90;
    %xor;
    %load/vec4 v000001cd1e7bd0a0_0;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v000001cd1e7be2c0_0, 0, 5;
    %store/vec4 v000001cd1e7bd280_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001cd1e7b8d90;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma1 (store_vec4_to_lval)
    %end;
S_000001cd1e7b8d90 .scope function.vec4.s32, "rotr" "rotr" 3 62, 3 62 0, S_000001cd1e7b7f80;
 .timescale 0 0;
v000001cd1e7be2c0_0 .var "n", 4 0;
; Variable rotr is vec4 return value of scope S_000001cd1e7b8d90
v000001cd1e7bd280_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.rotr ;
    %load/vec4 v000001cd1e7bd280_0;
    %ix/getv 4, v000001cd1e7be2c0_0;
    %shiftr 4;
    %load/vec4 v000001cd1e7bd280_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001cd1e7be2c0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %ret/vec4 0, 0, 32;  Assign to rotr (store_vec4_to_lval)
    %end;
S_000001cd1e7b8f20 .scope function.vec4.s32, "sigma0" "sigma0" 3 98, 3 98 0, S_000001cd1e7b7f80;
 .timescale 0 0;
; Variable sigma0 is vec4 return value of scope S_000001cd1e7b8f20
v000001cd1e7bcd80_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.sigma0 ;
    %load/vec4 v000001cd1e7bcd80_0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001cd1e7be2c0_0, 0, 5;
    %store/vec4 v000001cd1e7bd280_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001cd1e7b8d90;
    %load/vec4 v000001cd1e7bcd80_0;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000001cd1e7be2c0_0, 0, 5;
    %store/vec4 v000001cd1e7bd280_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001cd1e7b8d90;
    %xor;
    %load/vec4 v000001cd1e7bcd80_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma0 (store_vec4_to_lval)
    %end;
S_000001cd1e7b8430 .scope function.vec4.s32, "sigma1" "sigma1" 3 105, 3 105 0, S_000001cd1e7b7f80;
 .timescale 0 0;
; Variable sigma1 is vec4 return value of scope S_000001cd1e7b8430
v000001cd1e7be4a0_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.sigma1 ;
    %load/vec4 v000001cd1e7be4a0_0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001cd1e7be2c0_0, 0, 5;
    %store/vec4 v000001cd1e7bd280_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001cd1e7b8d90;
    %load/vec4 v000001cd1e7be4a0_0;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v000001cd1e7be2c0_0, 0, 5;
    %store/vec4 v000001cd1e7bd280_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001cd1e7b8d90;
    %xor;
    %load/vec4 v000001cd1e7be4a0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma1 (store_vec4_to_lval)
    %end;
S_000001cd1e7b7940 .scope module, "scalar_mult_inst" "ed25519_scalar_mult" 7 163, 2 112 0, S_000001cd1e42aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001cd1e7ae170 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_000001cd1e7ae1a8 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_000001cd1e7ae1e0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
v000001cd1e7c7e70_0 .net "P_T", 254 0, L_000001cd1e7cc830;  1 drivers
v000001cd1e7c7830_0 .net "P_X", 254 0, L_000001cd1e7d32f0;  alias, 1 drivers
v000001cd1e7c76f0_0 .net "P_Y", 254 0, L_000001cd1e7d3338;  alias, 1 drivers
v000001cd1e7c7790_0 .net "P_Z", 254 0, L_000001cd1e7cc0b0;  1 drivers
v000001cd1e7c8a50_0 .var "R_T", 254 0;
v000001cd1e7c7970_0 .var "R_X", 254 0;
v000001cd1e7c7a10_0 .var "R_Y", 254 0;
v000001cd1e7c7150_0 .var "R_Z", 254 0;
v000001cd1e7c8870_0 .net "clk", 0 0, o000001cd1e73a378;  alias, 0 drivers
v000001cd1e7c7b50_0 .var "cycles", 15 0;
v000001cd1e7c8410_0 .var "done", 0 0;
v000001cd1e7c70b0_0 .net "rst_n", 0 0, o000001cd1e73a5b8;  alias, 0 drivers
v000001cd1e7c8af0_0 .net "scalar", 252 0, L_000001cd1e7ccb50;  1 drivers
v000001cd1e7c7c90_0 .net "start", 0 0, v000001cd1e7c7510_0;  1 drivers
v000001cd1e7c6d90_0 .var "state", 2 0;
S_000001cd1e42b050 .scope module, "zk_schnorr_verify" "zk_schnorr_verify" 7 250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "commitment_X";
    .port_info 4 /INPUT 255 "commitment_Y";
    .port_info 5 /INPUT 255 "proof_R_X";
    .port_info 6 /INPUT 255 "proof_R_Y";
    .port_info 7 /INPUT 252 "proof_z";
    .port_info 8 /INPUT 256 "context";
    .port_info 9 /OUTPUT 1 "valid";
    .port_info 10 /OUTPUT 1 "done";
P_000001cd1e445450 .param/l "COMPARE" 1 7 279, C4<100>;
P_000001cd1e445488 .param/l "COMPUTE_LHS" 1 7 277, C4<010>;
P_000001cd1e4454c0 .param/l "COMPUTE_RHS" 1 7 278, C4<011>;
P_000001cd1e4454f8 .param/l "FINISH" 1 7 280, C4<101>;
P_000001cd1e445530 .param/l "HASH" 1 7 276, C4<001>;
P_000001cd1e445568 .param/l "IDLE" 1 7 275, C4<000>;
P_000001cd1e4455a0 .param/l "POINT_BITS" 0 7 252, +C4<00000000000000000000000011111111>;
P_000001cd1e4455d8 .param/l "SCALAR_BITS" 0 7 251, +C4<00000000000000000000000011111100>;
v000001cd1e7c89b0_0 .var "LHS_X", 254 0;
v000001cd1e7c8ff0_0 .var "LHS_Y", 254 0;
v000001cd1e7c8d70_0 .var "RHS_X", 254 0;
v000001cd1e7c9090_0 .var "RHS_Y", 254 0;
o000001cd1e73b398 .functor BUFZ 1, C4<z>; HiZ drive
v000001cd1e7c6a70_0 .net "clk", 0 0, o000001cd1e73b398;  0 drivers
o000001cd1e73b3c8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e7c7290_0 .net "commitment_X", 254 0, o000001cd1e73b3c8;  0 drivers
o000001cd1e73b3f8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e7c7330_0 .net "commitment_Y", 254 0, o000001cd1e73b3f8;  0 drivers
o000001cd1e73b428 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e7c73d0_0 .net "context", 255 0, o000001cd1e73b428;  0 drivers
v000001cd1e7c7650_0 .var "done", 0 0;
o000001cd1e73b488 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e7cb750_0 .net "proof_R_X", 254 0, o000001cd1e73b488;  0 drivers
o000001cd1e73b4b8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e7c94f0_0 .net "proof_R_Y", 254 0, o000001cd1e73b4b8;  0 drivers
o000001cd1e73b4e8 .functor BUFZ 252, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001cd1e7cb890_0 .net "proof_z", 251 0, o000001cd1e73b4e8;  0 drivers
o000001cd1e73b518 .functor BUFZ 1, C4<z>; HiZ drive
v000001cd1e7cae90_0 .net "rst_n", 0 0, o000001cd1e73b518;  0 drivers
o000001cd1e73b548 .functor BUFZ 1, C4<z>; HiZ drive
v000001cd1e7c9130_0 .net "start", 0 0, o000001cd1e73b548;  0 drivers
v000001cd1e7cb2f0_0 .var "state", 2 0;
v000001cd1e7cb430_0 .var "valid", 0 0;
E_000001cd1e70f4a0/0 .event negedge, v000001cd1e7cae90_0;
E_000001cd1e70f4a0/1 .event posedge, v000001cd1e7c6a70_0;
E_000001cd1e70f4a0 .event/or E_000001cd1e70f4a0/0, E_000001cd1e70f4a0/1;
    .scope S_000001cd1e439a70;
T_14 ;
    %wait E_000001cd1e70f9a0;
    %load/vec4 v000001cd1e6fc850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e6fb270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e6fc3f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001cd1e6fb270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e6fc3f0_0, 0;
    %load/vec4 v000001cd1e6fba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cd1e6fb270_0, 0;
T_14.6 ;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v000001cd1e6fb810_0;
    %parti/s 254, 0, 2;
    %concati/vec4 0, 0, 1;
    %pushi/vec4 2882400001, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e6fcb70_0, 0;
    %load/vec4 v000001cd1e6fd890_0;
    %parti/s 254, 0, 2;
    %concati/vec4 0, 0, 1;
    %pushi/vec4 285138106, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e6fc8f0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e6fc490_0, 0;
    %load/vec4 v000001cd1e6fb810_0;
    %load/vec4 v000001cd1e6fd890_0;
    %and;
    %assign/vec4 v000001cd1e6fd390_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cd1e6fb270_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e6fc3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e6fb270_0, 0;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001cd1e4ebcf0;
T_15 ;
    %pushi/vec4 1116352408, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1899447441, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 3049323471, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 3921009573, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 961987163, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1508970993, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2453635748, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2870763221, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 3624381080, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 310598401, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 607225278, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1426881987, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1925078388, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2162078206, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2614888103, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 3248222580, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 3835390401, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 4022224774, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 264347078, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 604807628, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 770255983, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1249150122, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1555081692, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1996064986, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2554220882, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2821834349, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2952996808, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 3210313671, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 3336571891, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 3584528711, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 113926993, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 338241895, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 666307205, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 773529912, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1294757372, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1396182291, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1695183700, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1986661051, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2177026350, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2456956037, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2730485921, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2820302411, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 3259730800, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 3345764771, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 3516065817, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 3600352804, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 4094571909, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 275423344, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 430227734, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 506948616, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 659060556, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 883997877, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 958139571, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1322822218, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1537002063, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1747873779, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 1955562222, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2024104815, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2227730452, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2361852424, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2428436474, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 2756734187, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 3204031479, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %pushi/vec4 3329325298, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e6fbc70, 4, 0;
    %end;
    .thread T_15;
    .scope S_000001cd1e4ebcf0;
T_16 ;
    %wait E_000001cd1e70f9e0;
    %load/vec4 v000001cd1e664830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e664b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e6fea10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd1e6fefb0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001cd1e664b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %jmp T_16.6;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e6fea10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd1e6fefb0_0, 0;
    %load/vec4 v000001cd1e664650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v000001cd1e6ff050_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %load/vec4 v000001cd1e6ff050_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %load/vec4 v000001cd1e6ff050_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %load/vec4 v000001cd1e6ff050_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %load/vec4 v000001cd1e6ff050_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %load/vec4 v000001cd1e6ff050_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %load/vec4 v000001cd1e6ff050_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %load/vec4 v000001cd1e6ff050_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 480, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 448, 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 416, 10;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 384, 10;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 352, 10;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 320, 10;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 288, 10;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 256, 10;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e6643d0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v000001cd1e664ab0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cd1e664b50_0, 0;
T_16.7 ;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v000001cd1e664ab0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_16.9, 5;
    %load/vec4 v000001cd1e6648d0_0;
    %load/vec4 v000001cd1e664ab0_0;
    %pad/u 32;
    %subi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001cd1e6fe5b0, 4;
    %add;
    %load/vec4 v000001cd1e6654b0_0;
    %add;
    %load/vec4 v000001cd1e664ab0_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001cd1e6fe5b0, 4;
    %add;
    %load/vec4 v000001cd1e664ab0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fe5b0, 0, 4;
    %load/vec4 v000001cd1e664ab0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001cd1e664ab0_0, 0;
    %load/vec4 v000001cd1e6fefb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001cd1e6fefb0_0, 0;
    %jmp T_16.10;
T_16.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %assign/vec4 v000001cd1e6fe010_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %assign/vec4 v000001cd1e6feab0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %assign/vec4 v000001cd1e6fe150_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %assign/vec4 v000001cd1e6fedd0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %assign/vec4 v000001cd1e6fe830_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %assign/vec4 v000001cd1e6fe1f0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %assign/vec4 v000001cd1e6fe8d0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %assign/vec4 v000001cd1e6fef10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cd1e664ab0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cd1e664b50_0, 0;
T_16.10 ;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v000001cd1e6fe8d0_0;
    %assign/vec4 v000001cd1e6fef10_0, 0;
    %load/vec4 v000001cd1e6fe1f0_0;
    %assign/vec4 v000001cd1e6fe8d0_0, 0;
    %load/vec4 v000001cd1e6fe830_0;
    %assign/vec4 v000001cd1e6fe1f0_0, 0;
    %load/vec4 v000001cd1e6fedd0_0;
    %load/vec4 v000001cd1e6fbbd0_0;
    %add;
    %assign/vec4 v000001cd1e6fe830_0, 0;
    %load/vec4 v000001cd1e6fe150_0;
    %assign/vec4 v000001cd1e6fedd0_0, 0;
    %load/vec4 v000001cd1e6feab0_0;
    %assign/vec4 v000001cd1e6fe150_0, 0;
    %load/vec4 v000001cd1e6fe010_0;
    %assign/vec4 v000001cd1e6feab0_0, 0;
    %load/vec4 v000001cd1e6fbbd0_0;
    %load/vec4 v000001cd1e6fbdb0_0;
    %add;
    %assign/vec4 v000001cd1e6fe010_0, 0;
    %load/vec4 v000001cd1e6fefb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001cd1e6fefb0_0, 0;
    %load/vec4 v000001cd1e664ab0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_16.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001cd1e664b50_0, 0;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v000001cd1e664ab0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001cd1e664ab0_0, 0;
T_16.12 ;
    %jmp T_16.6;
T_16.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6fe010_0;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6feab0_0;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6fe150_0;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6fedd0_0;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6fe830_0;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6fe1f0_0;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6fe8d0_0;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6fef10_0;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e6fb950, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6fe010_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6feab0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6fe150_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6fedd0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6fe830_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6fe1f0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6fe8d0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e6fb950, 4;
    %load/vec4 v000001cd1e6fef10_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001cd1e6fdbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e6fea10_0, 0;
    %load/vec4 v000001cd1e6fefb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001cd1e6fefb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e664b50_0, 0;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001cd1e439c00;
T_17 ;
    %wait E_000001cd1e70fc60;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v000001cd1e663110_0, 0, 512;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd1e665050_0, 0, 32;
T_17.0 ;
    %load/vec4 v000001cd1e665050_0;
    %load/vec4 v000001cd1e663070_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v000001cd1e665190_0;
    %load/vec4 v000001cd1e663070_0;
    %pad/u 32;
    %load/vec4 v000001cd1e665050_0;
    %sub;
    %subi 1, 0, 32;
    %muli 8, 0, 32;
    %part/u 8;
    %pushi/vec4 511, 0, 32;
    %load/vec4 v000001cd1e665050_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001cd1e663110_0, 4, 8;
    %load/vec4 v000001cd1e665050_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd1e665050_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 511, 0, 32;
    %load/vec4 v000001cd1e663070_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %sub;
    %ix/vec4 4;
    %store/vec4 v000001cd1e663110_0, 4, 1;
    %load/vec4 v000001cd1e663070_0;
    %pad/u 64;
    %muli 8, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cd1e663110_0, 4, 64;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001cd1e77b590;
T_18 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e627340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e625900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e627020_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001cd1e625900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %jmp T_18.8;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e627020_0, 0;
    %load/vec4 v000001cd1e626da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %load/vec4 v000001cd1e626a80_0;
    %assign/vec4 v000001cd1e625e00_0, 0;
    %load/vec4 v000001cd1e626e40_0;
    %assign/vec4 v000001cd1e6266c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e625900_0, 0;
T_18.9 ;
    %jmp T_18.8;
T_18.3 ;
    %load/vec4 v000001cd1e6268a0_0;
    %assign/vec4 v000001cd1e625a40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e625900_0, 0;
    %jmp T_18.8;
T_18.4 ;
    %load/vec4 v000001cd1e625a40_0;
    %load/vec4 v000001cd1e6275c0_0;
    %add;
    %assign/vec4 v000001cd1e5f6cd0_0, 0;
    %load/vec4 v000001cd1e625a40_0;
    %load/vec4 v000001cd1e6275c0_0;
    %add;
    %assign/vec4 v000001cd1e625e00_0, 0;
    %load/vec4 v000001cd1e626e40_0;
    %assign/vec4 v000001cd1e6266c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001cd1e625900_0, 0;
    %jmp T_18.8;
T_18.5 ;
    %load/vec4 v000001cd1e6268a0_0;
    %assign/vec4 v000001cd1e625a40_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001cd1e625900_0, 0;
    %jmp T_18.8;
T_18.6 ;
    %load/vec4 v000001cd1e625a40_0;
    %load/vec4 v000001cd1e626260_0;
    %add;
    %assign/vec4 v000001cd1e5f6cd0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001cd1e625900_0, 0;
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v000001cd1e5f6cd0_0;
    %assign/vec4 v000001cd1e627160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e627020_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e625900_0, 0;
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001cd1e77bbd0;
T_19 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e785710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e786b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e787650_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e786610_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001cd1e786b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %jmp T_19.5;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e787650_0, 0;
    %load/vec4 v000001cd1e786430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e786b10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e786610_0, 0;
T_19.6 ;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v000001cd1e7862f0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e5a4920_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001cd1e5a3480_0, 0;
    %load/vec4 v000001cd1e7862f0_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001cd1e5a3a20_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001cd1e5a4ba0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e5a4ec0_0, 0;
    %load/vec4 v000001cd1e7862f0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e5a4920_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001cd1e5a3660_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001cd1e786610_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e786b10_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e787650_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e786b10_0, 0;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001cd1e77c080;
T_20 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e5f5fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e5f6410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e5f7b30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e5f65f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001cd1e5f6410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %jmp T_20.5;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e5f7b30_0, 0;
    %load/vec4 v000001cd1e5f6050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cd1e5f6410_0, 0;
T_20.6 ;
    %jmp T_20.5;
T_20.3 ;
    %load/vec4 v000001cd1e662490_0;
    %load/vec4 v000001cd1e663f70_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e5f76d0_0, 0;
    %load/vec4 v000001cd1e663e30_0;
    %load/vec4 v000001cd1e661810_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e5f7810_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e5f6af0_0, 0;
    %load/vec4 v000001cd1e662490_0;
    %load/vec4 v000001cd1e661810_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001cd1e6628f0_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001cd1e5f65f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cd1e5f6410_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e5f7b30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e5f6410_0, 0;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001cd1e78a250;
T_21 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e786930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e787970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7870b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e787830_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001cd1e787970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %jmp T_21.5;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7870b0_0, 0;
    %load/vec4 v000001cd1e786ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e787970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e787830_0, 0;
T_21.6 ;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v000001cd1e7869d0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e785990_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001cd1e787a10_0, 0;
    %load/vec4 v000001cd1e7869d0_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001cd1e7876f0_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001cd1e787330_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e786a70_0, 0;
    %load/vec4 v000001cd1e7869d0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e785990_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001cd1e786d90_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001cd1e787830_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e787970_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7870b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e787970_0, 0;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001cd1e7898f0;
T_22 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7866b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e787150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e787790_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e786c50_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001cd1e787150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %jmp T_22.5;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e787790_0, 0;
    %load/vec4 v000001cd1e7873d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cd1e787150_0, 0;
T_22.6 ;
    %jmp T_22.5;
T_22.3 ;
    %load/vec4 v000001cd1e786bb0_0;
    %load/vec4 v000001cd1e785f30_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e787290_0, 0;
    %load/vec4 v000001cd1e7852b0_0;
    %load/vec4 v000001cd1e786750_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e7857b0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e786890_0, 0;
    %load/vec4 v000001cd1e786bb0_0;
    %load/vec4 v000001cd1e786750_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001cd1e785850_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001cd1e786c50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cd1e787150_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e787790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e787150_0, 0;
    %jmp T_22.5;
T_22.5 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001cd1e789440;
T_23 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7889b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd1e788a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e785c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e787c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e787ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e788910_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001cd1e788a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %jmp T_23.15;
T_23.2 ;
    %load/vec4 v000001cd1e787b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e785c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e787c90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cd1e788a50_0, 0;
T_23.16 ;
    %jmp T_23.15;
T_23.3 ;
    %load/vec4 v000001cd1e788eb0_0;
    %assign/vec4 v000001cd1e788e10_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v000001cd1e788ff0_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v000001cd1e788c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e787ab0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cd1e788a50_0, 0;
    %jmp T_23.15;
T_23.4 ;
    %load/vec4 v000001cd1e789130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %load/vec4 v000001cd1e787dd0_0;
    %assign/vec4 v000001cd1e785a30_0, 0;
    %load/vec4 v000001cd1e788050_0;
    %assign/vec4 v000001cd1e787470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e787ab0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cd1e788a50_0, 0;
T_23.18 ;
    %jmp T_23.15;
T_23.5 ;
    %load/vec4 v000001cd1e7864d0_0;
    %assign/vec4 v000001cd1e788e10_0, 0;
    %load/vec4 v000001cd1e786f70_0;
    %assign/vec4 v000001cd1e788ff0_0, 0;
    %load/vec4 v000001cd1e7861b0_0;
    %assign/vec4 v000001cd1e788c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e787ab0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cd1e788a50_0, 0;
    %jmp T_23.15;
T_23.6 ;
    %load/vec4 v000001cd1e789130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %load/vec4 v000001cd1e787dd0_0;
    %assign/vec4 v000001cd1e786070_0, 0;
    %load/vec4 v000001cd1e788050_0;
    %assign/vec4 v000001cd1e785df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e787ab0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cd1e788a50_0, 0;
T_23.20 ;
    %jmp T_23.15;
T_23.7 ;
    %load/vec4 v000001cd1e785e90_0;
    %assign/vec4 v000001cd1e788e10_0, 0;
    %load/vec4 v000001cd1e786570_0;
    %assign/vec4 v000001cd1e788ff0_0, 0;
    %load/vec4 v000001cd1e785fd0_0;
    %assign/vec4 v000001cd1e788c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e787ab0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cd1e788a50_0, 0;
    %jmp T_23.15;
T_23.8 ;
    %load/vec4 v000001cd1e789130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %load/vec4 v000001cd1e787dd0_0;
    %assign/vec4 v000001cd1e785cb0_0, 0;
    %load/vec4 v000001cd1e788050_0;
    %assign/vec4 v000001cd1e785d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e787ab0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cd1e788a50_0, 0;
T_23.22 ;
    %jmp T_23.15;
T_23.9 ;
    %load/vec4 v000001cd1e785490_0;
    %assign/vec4 v000001cd1e786390_0, 0;
    %load/vec4 v000001cd1e7871f0_0;
    %assign/vec4 v000001cd1e789090_0, 0;
    %load/vec4 v000001cd1e786070_0;
    %assign/vec4 v000001cd1e788690_0, 0;
    %load/vec4 v000001cd1e785df0_0;
    %assign/vec4 v000001cd1e788730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e788910_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cd1e788a50_0, 0;
    %jmp T_23.15;
T_23.10 ;
    %load/vec4 v000001cd1e788cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %load/vec4 v000001cd1e788b90_0;
    %assign/vec4 v000001cd1e787fb0_0, 0;
    %load/vec4 v000001cd1e787e70_0;
    %assign/vec4 v000001cd1e787bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e788910_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cd1e788a50_0, 0;
T_23.24 ;
    %jmp T_23.15;
T_23.11 ;
    %load/vec4 v000001cd1e787fb0_0;
    %assign/vec4 v000001cd1e786390_0, 0;
    %load/vec4 v000001cd1e787bf0_0;
    %assign/vec4 v000001cd1e789090_0, 0;
    %load/vec4 v000001cd1e785cb0_0;
    %assign/vec4 v000001cd1e788690_0, 0;
    %load/vec4 v000001cd1e785d50_0;
    %assign/vec4 v000001cd1e788730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e788910_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001cd1e788a50_0, 0;
    %jmp T_23.15;
T_23.12 ;
    %load/vec4 v000001cd1e788cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %load/vec4 v000001cd1e788b90_0;
    %assign/vec4 v000001cd1e787010_0, 0;
    %load/vec4 v000001cd1e787e70_0;
    %assign/vec4 v000001cd1e787510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e788910_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001cd1e788a50_0, 0;
T_23.26 ;
    %jmp T_23.15;
T_23.13 ;
    %load/vec4 v000001cd1e785a30_0;
    %load/vec4 v000001cd1e787010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cd1e787470_0;
    %load/vec4 v000001cd1e787510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001cd1e787c90_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001cd1e788a50_0, 0;
    %jmp T_23.15;
T_23.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e785c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd1e788a50_0, 0;
    %jmp T_23.15;
T_23.15 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001cd1e77bef0;
T_24 ;
    %wait E_000001cd1e70f420;
    %load/vec4 v000001cd1e78ec50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001cd1e78d530_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001cd1e78bcd0_0, 0, 255;
    %jmp T_24.5;
T_24.0 ;
    %load/vec4 v000001cd1e78de90_0;
    %store/vec4 v000001cd1e78d530_0, 0, 255;
    %load/vec4 v000001cd1e78ed90_0;
    %store/vec4 v000001cd1e78bcd0_0, 0, 255;
    %jmp T_24.5;
T_24.1 ;
    %load/vec4 v000001cd1e78ee30_0;
    %store/vec4 v000001cd1e78d530_0, 0, 255;
    %load/vec4 v000001cd1e78ecf0_0;
    %store/vec4 v000001cd1e78bcd0_0, 0, 255;
    %jmp T_24.5;
T_24.2 ;
    %load/vec4 v000001cd1e78e2f0_0;
    %store/vec4 v000001cd1e78d530_0, 0, 255;
    %load/vec4 v000001cd1e78eed0_0;
    %store/vec4 v000001cd1e78bcd0_0, 0, 255;
    %jmp T_24.5;
T_24.3 ;
    %load/vec4 v000001cd1e78e070_0;
    %store/vec4 v000001cd1e78d530_0, 0, 255;
    %load/vec4 v000001cd1e78ef70_0;
    %store/vec4 v000001cd1e78bcd0_0, 0, 255;
    %jmp T_24.5;
T_24.5 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001cd1e77bef0;
T_25 ;
    %wait E_000001cd1e70f7e0;
    %load/vec4 v000001cd1e78ec50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v000001cd1e78b5f0_0, 0, 252;
    %jmp T_25.5;
T_25.0 ;
    %load/vec4 v000001cd1e78b370_0;
    %store/vec4 v000001cd1e78b5f0_0, 0, 252;
    %jmp T_25.5;
T_25.1 ;
    %load/vec4 v000001cd1e78ba50_0;
    %store/vec4 v000001cd1e78b5f0_0, 0, 252;
    %jmp T_25.5;
T_25.2 ;
    %load/vec4 v000001cd1e78b550_0;
    %store/vec4 v000001cd1e78b5f0_0, 0, 252;
    %jmp T_25.5;
T_25.3 ;
    %load/vec4 v000001cd1e78b730_0;
    %store/vec4 v000001cd1e78b5f0_0, 0, 252;
    %jmp T_25.5;
T_25.5 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001cd1e77bef0;
T_26 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e78be10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd1e78cb30_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001cd1e78dfd0_0;
    %assign/vec4 v000001cd1e78cb30_0, 0;
    %load/vec4 v000001cd1e78cb30_0;
    %load/vec4 v000001cd1e78dfd0_0;
    %cmp/ne;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v000001cd1e78dfd0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
    %jmp T_26.5;
T_26.5 ;
    %pop/vec4 1;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001cd1e77bef0;
T_27 ;
    %wait E_000001cd1e70f360;
    %load/vec4 v000001cd1e78cb30_0;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
    %load/vec4 v000001cd1e78cb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_27.13, 6;
    %jmp T_27.14;
T_27.0 ;
    %load/vec4 v000001cd1e78c4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
T_27.15 ;
    %jmp T_27.14;
T_27.1 ;
    %load/vec4 v000001cd1e788550_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
T_27.17 ;
    %jmp T_27.14;
T_27.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001cd1e788550_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001cd1e78cef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
T_27.19 ;
    %jmp T_27.14;
T_27.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
    %jmp T_27.14;
T_27.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
    %jmp T_27.14;
T_27.5 ;
    %load/vec4 v000001cd1e788870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
T_27.21 ;
    %jmp T_27.14;
T_27.6 ;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
T_27.23 ;
    %jmp T_27.14;
T_27.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001cd1e78ddf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
T_27.25 ;
    %jmp T_27.14;
T_27.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
    %jmp T_27.14;
T_27.9 ;
    %load/vec4 v000001cd1e788370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
T_27.27 ;
    %jmp T_27.14;
T_27.10 ;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
T_27.29 ;
    %jmp T_27.14;
T_27.11 ;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
T_27.31 ;
    %jmp T_27.14;
T_27.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
    %jmp T_27.14;
T_27.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001cd1e78dfd0_0, 0, 4;
    %jmp T_27.14;
T_27.14 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001cd1e77bef0;
T_28 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e78be10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78e1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78bc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78d2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78d490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78e570_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e78f010_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e788550_0, 0;
    %pushi/vec4 42, 0, 252;
    %assign/vec4 v000001cd1e78eb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78ca90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78e9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78f0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78cbd0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001cd1e78f010_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001cd1e78f010_0, 0;
    %load/vec4 v000001cd1e78cb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %jmp T_28.15;
T_28.2 ;
    %load/vec4 v000001cd1e78c4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.16, 8;
    %vpi_call 6 272 "$display", "[NODE %0d] Starting FROST DKG...", P_000001cd1e41ef08 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78e1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78bc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78d2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78d490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78e570_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e78f010_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e788550_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v000001cd1e78b2d0_0, 0;
T_28.16 ;
    %jmp T_28.15;
T_28.3 ;
    %load/vec4 v000001cd1e788550_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_28.18, 5;
    %load/vec4 v000001cd1e78db70_0;
    %assign/vec4 v000001cd1e78eb10_0, 0;
    %load/vec4 v000001cd1e78db70_0;
    %load/vec4 v000001cd1e788550_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e78f150, 0, 4;
    %vpi_call 6 291 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_000001cd1e41ef08, v000001cd1e788550_0, v000001cd1e78db70_0 {0 0 0};
    %load/vec4 v000001cd1e788550_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e788550_0, 0;
    %jmp T_28.19;
T_28.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e788550_0, 0;
T_28.19 ;
    %jmp T_28.15;
T_28.4 ;
    %load/vec4 v000001cd1e788550_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001cd1e78ca90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.20, 8;
    %load/vec4 v000001cd1e788550_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001cd1e78f150, 4;
    %assign/vec4 v000001cd1e78c090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78ca90_0, 0;
    %jmp T_28.21;
T_28.20 ;
    %load/vec4 v000001cd1e78cef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.22, 8;
    %load/vec4 v000001cd1e78c130_0;
    %load/vec4 v000001cd1e788550_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e78df30, 0, 4;
    %load/vec4 v000001cd1e78d8f0_0;
    %load/vec4 v000001cd1e788550_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e78dad0, 0, 4;
    %vpi_call 6 306 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_000001cd1e41ef08, v000001cd1e788550_0, v000001cd1e78c130_0, v000001cd1e78d8f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78ca90_0, 0;
    %load/vec4 v000001cd1e788550_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e788550_0, 0;
T_28.22 ;
T_28.21 ;
    %jmp T_28.15;
T_28.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e78df30, 4;
    %assign/vec4 v000001cd1e78dc10_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e78dad0, 4;
    %assign/vec4 v000001cd1e78c310_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e78f150, 4;
    %assign/vec4 v000001cd1e78b4b0_0, 0;
    %vpi_call 6 317 "$display", "[NODE %0d] ZK proof generated (simplified)", P_000001cd1e41ef08 {0 0 0};
    %jmp T_28.15;
T_28.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e78df30, 4;
    %assign/vec4 v000001cd1e788af0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e78dad0, 4;
    %assign/vec4 v000001cd1e7885f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78e1b0_0, 0;
    %vpi_call 6 325 "$display", "[NODE %0d] Broadcast commitment", P_000001cd1e41ef08 {0 0 0};
    %jmp T_28.15;
T_28.7 ;
    %load/vec4 v000001cd1e788870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.24, 8;
    %vpi_call 6 330 "$display", "[NODE %0d] All commitments received", P_000001cd1e41ef08 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
T_28.24 ;
    %jmp T_28.15;
T_28.8 ;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_28.26, 5;
    %vpi_call 6 338 "$display", "[NODE %0d] Verifying proof from node %0d", P_000001cd1e41ef08, v000001cd1e78ec50_0 {0 0 0};
    %load/vec4 v000001cd1e78ec50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
    %jmp T_28.27;
T_28.26 ;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_28.28, 4;
    %vpi_call 6 343 "$display", "[NODE %0d] All ZK proofs verified", P_000001cd1e41ef08 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
T_28.28 ;
T_28.27 ;
    %jmp T_28.15;
T_28.9 ;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_28.30, 5;
    %load/vec4 v000001cd1e78e9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.32, 8;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v000001cd1e78ea70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78e9d0_0, 0;
    %jmp T_28.33;
T_28.32 ;
    %load/vec4 v000001cd1e78ddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.34, 8;
    %load/vec4 v000001cd1e78ec50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.39, 6;
    %jmp T_28.40;
T_28.36 ;
    %load/vec4 v000001cd1e78e7f0_0;
    %assign/vec4 v000001cd1e78baf0_0, 0;
    %jmp T_28.40;
T_28.37 ;
    %load/vec4 v000001cd1e78e7f0_0;
    %assign/vec4 v000001cd1e78d990_0, 0;
    %jmp T_28.40;
T_28.38 ;
    %load/vec4 v000001cd1e78e7f0_0;
    %assign/vec4 v000001cd1e78d210_0, 0;
    %jmp T_28.40;
T_28.39 ;
    %load/vec4 v000001cd1e78e7f0_0;
    %assign/vec4 v000001cd1e78c630_0, 0;
    %jmp T_28.40;
T_28.40 ;
    %pop/vec4 1;
    %vpi_call 6 362 "$display", "[NODE %0d] Share for node %0d = %h", P_000001cd1e41ef08, v000001cd1e78ec50_0, v000001cd1e78e7f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78e9d0_0, 0;
    %load/vec4 v000001cd1e78ec50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
T_28.34 ;
T_28.33 ;
T_28.30 ;
    %jmp T_28.15;
T_28.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78bc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78d2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78d490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78ce50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
    %vpi_call 6 376 "$display", "[NODE %0d] Shares sent", P_000001cd1e41ef08 {0 0 0};
    %jmp T_28.15;
T_28.11 ;
    %load/vec4 v000001cd1e788370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.41, 8;
    %vpi_call 6 381 "$display", "[NODE %0d] All shares received", P_000001cd1e41ef08 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
T_28.41 ;
    %jmp T_28.15;
T_28.12 ;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_28.43, 5;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_28.45, 4;
    %load/vec4 v000001cd1e78cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.47, 8;
    %load/vec4 v000001cd1e78b5f0_0;
    %assign/vec4 v000001cd1e78b7d0_0, 0;
    %pushi/vec4 1, 0, 252;
    %assign/vec4 v000001cd1e78d710_0, 0;
    %load/vec4 v000001cd1e78d530_0;
    %assign/vec4 v000001cd1e78beb0_0, 0;
    %load/vec4 v000001cd1e78bcd0_0;
    %assign/vec4 v000001cd1e78bf50_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e78c770_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e78c1d0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e78b870_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e78cf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78cbd0_0, 0;
    %jmp T_28.48;
T_28.47 ;
    %load/vec4 v000001cd1e78c950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.49, 8;
    %load/vec4 v000001cd1e78d0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.51, 8;
    %vpi_call 6 404 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_000001cd1e41ef08, v000001cd1e78ec50_0 {0 0 0};
    %jmp T_28.52;
T_28.51 ;
    %vpi_call 6 406 "$display", "[NODE %0d] VSS verified for share from node %0d", P_000001cd1e41ef08, v000001cd1e78ec50_0 {0 0 0};
T_28.52 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78cbd0_0, 0;
    %load/vec4 v000001cd1e78ec50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
T_28.49 ;
T_28.48 ;
    %jmp T_28.46;
T_28.45 ;
    %load/vec4 v000001cd1e78ec50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
T_28.46 ;
T_28.43 ;
    %jmp T_28.15;
T_28.13 ;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_28.53, 5;
    %load/vec4 v000001cd1e78b2d0_0;
    %load/vec4 v000001cd1e78b5f0_0;
    %add;
    %assign/vec4 v000001cd1e78b2d0_0, 0;
    %load/vec4 v000001cd1e78ec50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
    %jmp T_28.54;
T_28.53 ;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_28.55, 4;
    %load/vec4 v000001cd1e78b2d0_0;
    %assign/vec4 v000001cd1e78c3b0_0, 0;
    %vpi_call 6 425 "$display", "[NODE %0d] Final secret share = %h", P_000001cd1e41ef08, v000001cd1e78b2d0_0 {0 0 0};
    %load/vec4 v000001cd1e78de90_0;
    %assign/vec4 v000001cd1e78dcb0_0, 0;
    %load/vec4 v000001cd1e78ed90_0;
    %assign/vec4 v000001cd1e78e930_0, 0;
    %load/vec4 v000001cd1e78ec50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
    %jmp T_28.56;
T_28.55 ;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_28.57, 4;
    %load/vec4 v000001cd1e78f0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.59, 8;
    %load/vec4 v000001cd1e78dcb0_0;
    %assign/vec4 v000001cd1e78dd50_0, 0;
    %load/vec4 v000001cd1e78e930_0;
    %assign/vec4 v000001cd1e78e430_0, 0;
    %load/vec4 v000001cd1e78ee30_0;
    %assign/vec4 v000001cd1e78e610_0, 0;
    %load/vec4 v000001cd1e78ecf0_0;
    %assign/vec4 v000001cd1e78e750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78f0b0_0, 0;
    %jmp T_28.60;
T_28.59 ;
    %load/vec4 v000001cd1e78ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.61, 8;
    %load/vec4 v000001cd1e78e6b0_0;
    %assign/vec4 v000001cd1e78dcb0_0, 0;
    %load/vec4 v000001cd1e78e110_0;
    %assign/vec4 v000001cd1e78e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78f0b0_0, 0;
    %load/vec4 v000001cd1e78ec50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
T_28.61 ;
T_28.60 ;
    %jmp T_28.58;
T_28.57 ;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_28.63, 4;
    %load/vec4 v000001cd1e78f0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.65, 8;
    %load/vec4 v000001cd1e78dcb0_0;
    %assign/vec4 v000001cd1e78dd50_0, 0;
    %load/vec4 v000001cd1e78e930_0;
    %assign/vec4 v000001cd1e78e430_0, 0;
    %load/vec4 v000001cd1e78e2f0_0;
    %assign/vec4 v000001cd1e78e610_0, 0;
    %load/vec4 v000001cd1e78eed0_0;
    %assign/vec4 v000001cd1e78e750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78f0b0_0, 0;
    %jmp T_28.66;
T_28.65 ;
    %load/vec4 v000001cd1e78ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.67, 8;
    %load/vec4 v000001cd1e78e6b0_0;
    %assign/vec4 v000001cd1e78dcb0_0, 0;
    %load/vec4 v000001cd1e78e110_0;
    %assign/vec4 v000001cd1e78e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78f0b0_0, 0;
    %load/vec4 v000001cd1e78ec50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
T_28.67 ;
T_28.66 ;
    %jmp T_28.64;
T_28.63 ;
    %load/vec4 v000001cd1e78ec50_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_28.69, 4;
    %load/vec4 v000001cd1e78f0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.71, 8;
    %load/vec4 v000001cd1e78dcb0_0;
    %assign/vec4 v000001cd1e78dd50_0, 0;
    %load/vec4 v000001cd1e78e930_0;
    %assign/vec4 v000001cd1e78e430_0, 0;
    %load/vec4 v000001cd1e78e070_0;
    %assign/vec4 v000001cd1e78e610_0, 0;
    %load/vec4 v000001cd1e78ef70_0;
    %assign/vec4 v000001cd1e78e750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78f0b0_0, 0;
    %jmp T_28.72;
T_28.71 ;
    %load/vec4 v000001cd1e78ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.73, 8;
    %load/vec4 v000001cd1e78e6b0_0;
    %assign/vec4 v000001cd1e78dcb0_0, 0;
    %load/vec4 v000001cd1e78e110_0;
    %assign/vec4 v000001cd1e78e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78f0b0_0, 0;
    %vpi_call 6 472 "$display", "[NODE %0d] Group key = (%h, %h)", P_000001cd1e41ef08, v000001cd1e78e6b0_0, v000001cd1e78e110_0 {0 0 0};
    %load/vec4 v000001cd1e78ec50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e78ec50_0, 0;
T_28.73 ;
T_28.72 ;
T_28.69 ;
T_28.64 ;
T_28.58 ;
T_28.56 ;
T_28.54 ;
    %jmp T_28.15;
T_28.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78e570_0, 0;
    %vpi_call 6 480 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_000001cd1e41ef08, v000001cd1e78f010_0 {0 0 0};
    %jmp T_28.15;
T_28.15 ;
    %pop/vec4 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001cd1e789c10;
T_29 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e795b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e795a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e794420_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001cd1e795a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %jmp T_29.8;
T_29.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e794420_0, 0;
    %load/vec4 v000001cd1e795fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.9, 8;
    %load/vec4 v000001cd1e7942e0_0;
    %assign/vec4 v000001cd1e7955a0_0, 0;
    %load/vec4 v000001cd1e795460_0;
    %assign/vec4 v000001cd1e7944c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e795a00_0, 0;
T_29.9 ;
    %jmp T_29.8;
T_29.3 ;
    %load/vec4 v000001cd1e794600_0;
    %assign/vec4 v000001cd1e7953c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e795a00_0, 0;
    %jmp T_29.8;
T_29.4 ;
    %load/vec4 v000001cd1e7953c0_0;
    %load/vec4 v000001cd1e795960_0;
    %add;
    %assign/vec4 v000001cd1e795f00_0, 0;
    %load/vec4 v000001cd1e7953c0_0;
    %load/vec4 v000001cd1e795960_0;
    %add;
    %assign/vec4 v000001cd1e7955a0_0, 0;
    %load/vec4 v000001cd1e795460_0;
    %assign/vec4 v000001cd1e7944c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001cd1e795a00_0, 0;
    %jmp T_29.8;
T_29.5 ;
    %load/vec4 v000001cd1e794600_0;
    %assign/vec4 v000001cd1e7953c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001cd1e795a00_0, 0;
    %jmp T_29.8;
T_29.6 ;
    %load/vec4 v000001cd1e7953c0_0;
    %load/vec4 v000001cd1e795500_0;
    %add;
    %assign/vec4 v000001cd1e795f00_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001cd1e795a00_0, 0;
    %jmp T_29.8;
T_29.7 ;
    %load/vec4 v000001cd1e795f00_0;
    %assign/vec4 v000001cd1e796180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e794420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e795a00_0, 0;
    %jmp T_29.8;
T_29.8 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001cd1e78aa20;
T_30 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e794ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e796360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e795780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e796900_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001cd1e796360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %jmp T_30.5;
T_30.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e795780_0, 0;
    %load/vec4 v000001cd1e7960e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e796360_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e796900_0, 0;
T_30.6 ;
    %jmp T_30.5;
T_30.3 ;
    %load/vec4 v000001cd1e795820_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e7949c0_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001cd1e794560_0, 0;
    %load/vec4 v000001cd1e795820_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001cd1e796040_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001cd1e794740_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e795c80_0, 0;
    %load/vec4 v000001cd1e795820_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e7949c0_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001cd1e795aa0_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001cd1e796900_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e796360_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e795780_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e796360_0, 0;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001cd1e7892b0;
T_31 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e78b9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e78d670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78d170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e78d030_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001cd1e78d670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %jmp T_31.5;
T_31.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78d170_0, 0;
    %load/vec4 v000001cd1e78d5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cd1e78d670_0, 0;
T_31.6 ;
    %jmp T_31.5;
T_31.3 ;
    %load/vec4 v000001cd1e78c9f0_0;
    %load/vec4 v000001cd1e78b910_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e78c810_0, 0;
    %load/vec4 v000001cd1e78cc70_0;
    %load/vec4 v000001cd1e78bff0_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e78c8b0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e78cd10_0, 0;
    %load/vec4 v000001cd1e78c9f0_0;
    %load/vec4 v000001cd1e78bff0_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001cd1e78d3f0_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001cd1e78d030_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cd1e78d670_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78d170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e78d670_0, 0;
    %jmp T_31.5;
T_31.5 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001cd1e78aed0;
T_32 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e796860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e796b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7967c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e796720_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001cd1e796b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %jmp T_32.5;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7967c0_0, 0;
    %load/vec4 v000001cd1e796a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e796b80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e796720_0, 0;
T_32.6 ;
    %jmp T_32.5;
T_32.3 ;
    %load/vec4 v000001cd1e7969a0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e7964a0_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001cd1e7950a0_0, 0;
    %load/vec4 v000001cd1e7969a0_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001cd1e794d80_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001cd1e796540_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e7965e0_0, 0;
    %load/vec4 v000001cd1e7969a0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e7964a0_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001cd1e795000_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001cd1e796720_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e796b80_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7967c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e796b80_0, 0;
    %jmp T_32.5;
T_32.5 ;
    %pop/vec4 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001cd1e78a700;
T_33 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e795e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e794920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e795d20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e795dc0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001cd1e794920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %jmp T_33.5;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e795d20_0, 0;
    %load/vec4 v000001cd1e794ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cd1e794920_0, 0;
T_33.6 ;
    %jmp T_33.5;
T_33.3 ;
    %load/vec4 v000001cd1e796220_0;
    %load/vec4 v000001cd1e7958c0_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e794880_0, 0;
    %load/vec4 v000001cd1e7956e0_0;
    %load/vec4 v000001cd1e7947e0_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e795140_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e795280_0, 0;
    %load/vec4 v000001cd1e796220_0;
    %load/vec4 v000001cd1e7947e0_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001cd1e794ce0_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001cd1e795dc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cd1e794920_0, 0;
    %jmp T_33.5;
T_33.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e795d20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e794920_0, 0;
    %jmp T_33.5;
T_33.5 ;
    %pop/vec4 1;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001cd1e789da0;
T_34 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e790e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd1e790f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e791360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e790640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e791720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78fba0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001cd1e790f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_34.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_34.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_34.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_34.14, 6;
    %jmp T_34.15;
T_34.2 ;
    %load/vec4 v000001cd1e790b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e791360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e790640_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cd1e790f00_0, 0;
T_34.16 ;
    %jmp T_34.15;
T_34.3 ;
    %load/vec4 v000001cd1e78fa60_0;
    %assign/vec4 v000001cd1e790280_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v000001cd1e78f380_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v000001cd1e790140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e791720_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cd1e790f00_0, 0;
    %jmp T_34.15;
T_34.4 ;
    %load/vec4 v000001cd1e78f420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.18, 8;
    %load/vec4 v000001cd1e7905a0_0;
    %assign/vec4 v000001cd1e797120_0, 0;
    %load/vec4 v000001cd1e78f2e0_0;
    %assign/vec4 v000001cd1e796cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e791720_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cd1e790f00_0, 0;
T_34.18 ;
    %jmp T_34.15;
T_34.5 ;
    %load/vec4 v000001cd1e78f880_0;
    %assign/vec4 v000001cd1e790280_0, 0;
    %load/vec4 v000001cd1e796d60_0;
    %assign/vec4 v000001cd1e78f380_0, 0;
    %load/vec4 v000001cd1e796ea0_0;
    %assign/vec4 v000001cd1e790140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e791720_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cd1e790f00_0, 0;
    %jmp T_34.15;
T_34.6 ;
    %load/vec4 v000001cd1e78f420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.20, 8;
    %load/vec4 v000001cd1e7905a0_0;
    %assign/vec4 v000001cd1e7917c0_0, 0;
    %load/vec4 v000001cd1e78f2e0_0;
    %assign/vec4 v000001cd1e7910e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e791720_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cd1e790f00_0, 0;
T_34.20 ;
    %jmp T_34.15;
T_34.7 ;
    %load/vec4 v000001cd1e78fce0_0;
    %assign/vec4 v000001cd1e790280_0, 0;
    %load/vec4 v000001cd1e797080_0;
    %assign/vec4 v000001cd1e78f380_0, 0;
    %load/vec4 v000001cd1e7971c0_0;
    %assign/vec4 v000001cd1e790140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e791720_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cd1e790f00_0, 0;
    %jmp T_34.15;
T_34.8 ;
    %load/vec4 v000001cd1e78f420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.22, 8;
    %load/vec4 v000001cd1e7905a0_0;
    %assign/vec4 v000001cd1e790aa0_0, 0;
    %load/vec4 v000001cd1e78f2e0_0;
    %assign/vec4 v000001cd1e790d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e791720_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cd1e790f00_0, 0;
T_34.22 ;
    %jmp T_34.15;
T_34.9 ;
    %load/vec4 v000001cd1e796c20_0;
    %assign/vec4 v000001cd1e7914a0_0, 0;
    %load/vec4 v000001cd1e796ae0_0;
    %assign/vec4 v000001cd1e791540_0, 0;
    %load/vec4 v000001cd1e7917c0_0;
    %assign/vec4 v000001cd1e791900_0, 0;
    %load/vec4 v000001cd1e7910e0_0;
    %assign/vec4 v000001cd1e791860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78fba0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cd1e790f00_0, 0;
    %jmp T_34.15;
T_34.10 ;
    %load/vec4 v000001cd1e791220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.24, 8;
    %load/vec4 v000001cd1e7903c0_0;
    %assign/vec4 v000001cd1e7901e0_0, 0;
    %load/vec4 v000001cd1e791400_0;
    %assign/vec4 v000001cd1e790fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78fba0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cd1e790f00_0, 0;
T_34.24 ;
    %jmp T_34.15;
T_34.11 ;
    %load/vec4 v000001cd1e7901e0_0;
    %assign/vec4 v000001cd1e7914a0_0, 0;
    %load/vec4 v000001cd1e790fa0_0;
    %assign/vec4 v000001cd1e791540_0, 0;
    %load/vec4 v000001cd1e790aa0_0;
    %assign/vec4 v000001cd1e791900_0, 0;
    %load/vec4 v000001cd1e790d20_0;
    %assign/vec4 v000001cd1e791860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e78fba0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001cd1e790f00_0, 0;
    %jmp T_34.15;
T_34.12 ;
    %load/vec4 v000001cd1e791220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.26, 8;
    %load/vec4 v000001cd1e7903c0_0;
    %assign/vec4 v000001cd1e796e00_0, 0;
    %load/vec4 v000001cd1e791400_0;
    %assign/vec4 v000001cd1e796f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e78fba0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001cd1e790f00_0, 0;
T_34.26 ;
    %jmp T_34.15;
T_34.13 ;
    %load/vec4 v000001cd1e797120_0;
    %load/vec4 v000001cd1e796e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cd1e796cc0_0;
    %load/vec4 v000001cd1e796f40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001cd1e790640_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001cd1e790f00_0, 0;
    %jmp T_34.15;
T_34.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e791360_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd1e790f00_0, 0;
    %jmp T_34.15;
T_34.15 ;
    %pop/vec4 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001cd1e78a890;
T_35 ;
    %wait E_000001cd1e70fd60;
    %load/vec4 v000001cd1e791d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001cd1e793840_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001cd1e7938e0_0, 0, 255;
    %jmp T_35.5;
T_35.0 ;
    %load/vec4 v000001cd1e790a00_0;
    %store/vec4 v000001cd1e793840_0, 0, 255;
    %load/vec4 v000001cd1e78f7e0_0;
    %store/vec4 v000001cd1e7938e0_0, 0, 255;
    %jmp T_35.5;
T_35.1 ;
    %load/vec4 v000001cd1e78f6a0_0;
    %store/vec4 v000001cd1e793840_0, 0, 255;
    %load/vec4 v000001cd1e790820_0;
    %store/vec4 v000001cd1e7938e0_0, 0, 255;
    %jmp T_35.5;
T_35.2 ;
    %load/vec4 v000001cd1e78f740_0;
    %store/vec4 v000001cd1e793840_0, 0, 255;
    %load/vec4 v000001cd1e78f920_0;
    %store/vec4 v000001cd1e7938e0_0, 0, 255;
    %jmp T_35.5;
T_35.3 ;
    %load/vec4 v000001cd1e78fe20_0;
    %store/vec4 v000001cd1e793840_0, 0, 255;
    %load/vec4 v000001cd1e78f9c0_0;
    %store/vec4 v000001cd1e7938e0_0, 0, 255;
    %jmp T_35.5;
T_35.5 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001cd1e78a890;
T_36 ;
    %wait E_000001cd1e710160;
    %load/vec4 v000001cd1e791d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v000001cd1e793b60_0, 0, 252;
    %jmp T_36.5;
T_36.0 ;
    %load/vec4 v000001cd1e791fe0_0;
    %store/vec4 v000001cd1e793b60_0, 0, 252;
    %jmp T_36.5;
T_36.1 ;
    %load/vec4 v000001cd1e792ee0_0;
    %store/vec4 v000001cd1e793b60_0, 0, 252;
    %jmp T_36.5;
T_36.2 ;
    %load/vec4 v000001cd1e793c00_0;
    %store/vec4 v000001cd1e793b60_0, 0, 252;
    %jmp T_36.5;
T_36.3 ;
    %load/vec4 v000001cd1e7930c0_0;
    %store/vec4 v000001cd1e793b60_0, 0, 252;
    %jmp T_36.5;
T_36.5 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001cd1e78a890;
T_37 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e793340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd1e7937a0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001cd1e791c20_0;
    %assign/vec4 v000001cd1e7937a0_0, 0;
    %load/vec4 v000001cd1e7937a0_0;
    %load/vec4 v000001cd1e791c20_0;
    %cmp/ne;
    %jmp/0xz  T_37.2, 4;
    %load/vec4 v000001cd1e791c20_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %jmp T_37.5;
T_37.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
    %jmp T_37.5;
T_37.5 ;
    %pop/vec4 1;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001cd1e78a890;
T_38 ;
    %wait E_000001cd1e710120;
    %load/vec4 v000001cd1e7937a0_0;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
    %load/vec4 v000001cd1e7937a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %jmp T_38.14;
T_38.0 ;
    %load/vec4 v000001cd1e792c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
T_38.15 ;
    %jmp T_38.14;
T_38.1 ;
    %load/vec4 v000001cd1e78fd80_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_38.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
T_38.17 ;
    %jmp T_38.14;
T_38.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001cd1e78fd80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001cd1e793f20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
T_38.19 ;
    %jmp T_38.14;
T_38.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
    %jmp T_38.14;
T_38.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
    %jmp T_38.14;
T_38.5 ;
    %load/vec4 v000001cd1e7906e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
T_38.21 ;
    %jmp T_38.14;
T_38.6 ;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_38.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
T_38.23 ;
    %jmp T_38.14;
T_38.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001cd1e793de0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
T_38.25 ;
    %jmp T_38.14;
T_38.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
    %jmp T_38.14;
T_38.9 ;
    %load/vec4 v000001cd1e78fc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
T_38.27 ;
    %jmp T_38.14;
T_38.10 ;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_38.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
T_38.29 ;
    %jmp T_38.14;
T_38.11 ;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_38.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
T_38.31 ;
    %jmp T_38.14;
T_38.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
    %jmp T_38.14;
T_38.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001cd1e791c20_0, 0, 4;
    %jmp T_38.14;
T_38.14 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000001cd1e78a890;
T_39 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e793340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e790780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7928a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e793700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7929e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7932a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7926c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7935c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e78fd80_0, 0;
    %pushi/vec4 43, 0, 252;
    %assign/vec4 v000001cd1e792da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e792300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e791ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e791b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a8590_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001cd1e7935c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001cd1e7935c0_0, 0;
    %load/vec4 v000001cd1e7937a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %jmp T_39.15;
T_39.2 ;
    %load/vec4 v000001cd1e792c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.16, 8;
    %vpi_call 6 272 "$display", "[NODE %0d] Starting FROST DKG...", P_000001cd1e46d0b8 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e790780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7928a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e793700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7929e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7932a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7926c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7935c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e78fd80_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v000001cd1e793ac0_0, 0;
T_39.16 ;
    %jmp T_39.15;
T_39.3 ;
    %load/vec4 v000001cd1e78fd80_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_39.18, 5;
    %load/vec4 v000001cd1e792940_0;
    %assign/vec4 v000001cd1e792da0_0, 0;
    %load/vec4 v000001cd1e792940_0;
    %load/vec4 v000001cd1e78fd80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e793160, 0, 4;
    %vpi_call 6 291 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_000001cd1e46d0b8, v000001cd1e78fd80_0, v000001cd1e792940_0 {0 0 0};
    %load/vec4 v000001cd1e78fd80_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e78fd80_0, 0;
    %jmp T_39.19;
T_39.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e78fd80_0, 0;
T_39.19 ;
    %jmp T_39.15;
T_39.4 ;
    %load/vec4 v000001cd1e78fd80_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001cd1e792300_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.20, 8;
    %load/vec4 v000001cd1e78fd80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001cd1e793160, 4;
    %assign/vec4 v000001cd1e793020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e792300_0, 0;
    %jmp T_39.21;
T_39.20 ;
    %load/vec4 v000001cd1e793f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.22, 8;
    %load/vec4 v000001cd1e792e40_0;
    %load/vec4 v000001cd1e78fd80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e793ca0, 0, 4;
    %load/vec4 v000001cd1e793e80_0;
    %load/vec4 v000001cd1e78fd80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e791cc0, 0, 4;
    %vpi_call 6 306 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_000001cd1e46d0b8, v000001cd1e78fd80_0, v000001cd1e792e40_0, v000001cd1e793e80_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e792300_0, 0;
    %load/vec4 v000001cd1e78fd80_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e78fd80_0, 0;
T_39.22 ;
T_39.21 ;
    %jmp T_39.15;
T_39.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e793ca0, 4;
    %assign/vec4 v000001cd1e791e00_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e791cc0, 4;
    %assign/vec4 v000001cd1e792b20_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e793160, 4;
    %assign/vec4 v000001cd1e793980_0, 0;
    %vpi_call 6 317 "$display", "[NODE %0d] ZK proof generated (simplified)", P_000001cd1e46d0b8 {0 0 0};
    %jmp T_39.15;
T_39.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e793ca0, 4;
    %assign/vec4 v000001cd1e791680_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e791cc0, 4;
    %assign/vec4 v000001cd1e78f600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e790780_0, 0;
    %vpi_call 6 325 "$display", "[NODE %0d] Broadcast commitment", P_000001cd1e46d0b8 {0 0 0};
    %jmp T_39.15;
T_39.7 ;
    %load/vec4 v000001cd1e7906e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.24, 8;
    %vpi_call 6 330 "$display", "[NODE %0d] All commitments received", P_000001cd1e46d0b8 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
T_39.24 ;
    %jmp T_39.15;
T_39.8 ;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_39.26, 5;
    %vpi_call 6 338 "$display", "[NODE %0d] Verifying proof from node %0d", P_000001cd1e46d0b8, v000001cd1e791d60_0 {0 0 0};
    %load/vec4 v000001cd1e791d60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
    %jmp T_39.27;
T_39.26 ;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_39.28, 4;
    %vpi_call 6 343 "$display", "[NODE %0d] All ZK proofs verified", P_000001cd1e46d0b8 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
T_39.28 ;
T_39.27 ;
    %jmp T_39.15;
T_39.9 ;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_39.30, 5;
    %load/vec4 v000001cd1e791ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.32, 8;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v000001cd1e792d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e791ea0_0, 0;
    %jmp T_39.33;
T_39.32 ;
    %load/vec4 v000001cd1e793de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.34, 8;
    %load/vec4 v000001cd1e791d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.39, 6;
    %jmp T_39.40;
T_39.36 ;
    %load/vec4 v000001cd1e792260_0;
    %assign/vec4 v000001cd1e793200_0, 0;
    %jmp T_39.40;
T_39.37 ;
    %load/vec4 v000001cd1e792260_0;
    %assign/vec4 v000001cd1e7923a0_0, 0;
    %jmp T_39.40;
T_39.38 ;
    %load/vec4 v000001cd1e792260_0;
    %assign/vec4 v000001cd1e792800_0, 0;
    %jmp T_39.40;
T_39.39 ;
    %load/vec4 v000001cd1e792260_0;
    %assign/vec4 v000001cd1e7924e0_0, 0;
    %jmp T_39.40;
T_39.40 ;
    %pop/vec4 1;
    %vpi_call 6 362 "$display", "[NODE %0d] Share for node %0d = %h", P_000001cd1e46d0b8, v000001cd1e791d60_0, v000001cd1e792260_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e791ea0_0, 0;
    %load/vec4 v000001cd1e791d60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
T_39.34 ;
T_39.33 ;
T_39.30 ;
    %jmp T_39.15;
T_39.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7928a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e793700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7929e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7932a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
    %vpi_call 6 376 "$display", "[NODE %0d] Shares sent", P_000001cd1e46d0b8 {0 0 0};
    %jmp T_39.15;
T_39.11 ;
    %load/vec4 v000001cd1e78fc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.41, 8;
    %vpi_call 6 381 "$display", "[NODE %0d] All shares received", P_000001cd1e46d0b8 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
T_39.41 ;
    %jmp T_39.15;
T_39.12 ;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_39.43, 5;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_39.45, 4;
    %load/vec4 v000001cd1e7a8590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.47, 8;
    %load/vec4 v000001cd1e793b60_0;
    %assign/vec4 v000001cd1e792620_0, 0;
    %pushi/vec4 2, 0, 252;
    %assign/vec4 v000001cd1e792580_0, 0;
    %load/vec4 v000001cd1e793840_0;
    %assign/vec4 v000001cd1e793d40_0, 0;
    %load/vec4 v000001cd1e7938e0_0;
    %assign/vec4 v000001cd1e793fc0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e794060_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e794100_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e7941a0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e794240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a8590_0, 0;
    %jmp T_39.48;
T_39.47 ;
    %load/vec4 v000001cd1e791ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.49, 8;
    %load/vec4 v000001cd1e7a8bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.51, 8;
    %vpi_call 6 404 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_000001cd1e46d0b8, v000001cd1e791d60_0 {0 0 0};
    %jmp T_39.52;
T_39.51 ;
    %vpi_call 6 406 "$display", "[NODE %0d] VSS verified for share from node %0d", P_000001cd1e46d0b8, v000001cd1e791d60_0 {0 0 0};
T_39.52 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a8590_0, 0;
    %load/vec4 v000001cd1e791d60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
T_39.49 ;
T_39.48 ;
    %jmp T_39.46;
T_39.45 ;
    %load/vec4 v000001cd1e791d60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
T_39.46 ;
T_39.43 ;
    %jmp T_39.15;
T_39.13 ;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_39.53, 5;
    %load/vec4 v000001cd1e793ac0_0;
    %load/vec4 v000001cd1e793b60_0;
    %add;
    %assign/vec4 v000001cd1e793ac0_0, 0;
    %load/vec4 v000001cd1e791d60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
    %jmp T_39.54;
T_39.53 ;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_39.55, 4;
    %load/vec4 v000001cd1e793ac0_0;
    %assign/vec4 v000001cd1e791f40_0, 0;
    %vpi_call 6 425 "$display", "[NODE %0d] Final secret share = %h", P_000001cd1e46d0b8, v000001cd1e793ac0_0 {0 0 0};
    %load/vec4 v000001cd1e790a00_0;
    %assign/vec4 v000001cd1e792760_0, 0;
    %load/vec4 v000001cd1e78f7e0_0;
    %assign/vec4 v000001cd1e792120_0, 0;
    %load/vec4 v000001cd1e791d60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
    %jmp T_39.56;
T_39.55 ;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_39.57, 4;
    %load/vec4 v000001cd1e791b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.59, 8;
    %load/vec4 v000001cd1e792760_0;
    %assign/vec4 v000001cd1e793520_0, 0;
    %load/vec4 v000001cd1e792120_0;
    %assign/vec4 v000001cd1e792440_0, 0;
    %load/vec4 v000001cd1e78f6a0_0;
    %assign/vec4 v000001cd1e793660_0, 0;
    %load/vec4 v000001cd1e790820_0;
    %assign/vec4 v000001cd1e792f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e791b80_0, 0;
    %jmp T_39.60;
T_39.59 ;
    %load/vec4 v000001cd1e792080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.61, 8;
    %load/vec4 v000001cd1e7921c0_0;
    %assign/vec4 v000001cd1e792760_0, 0;
    %load/vec4 v000001cd1e793a20_0;
    %assign/vec4 v000001cd1e792120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e791b80_0, 0;
    %load/vec4 v000001cd1e791d60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
T_39.61 ;
T_39.60 ;
    %jmp T_39.58;
T_39.57 ;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_39.63, 4;
    %load/vec4 v000001cd1e791b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.65, 8;
    %load/vec4 v000001cd1e792760_0;
    %assign/vec4 v000001cd1e793520_0, 0;
    %load/vec4 v000001cd1e792120_0;
    %assign/vec4 v000001cd1e792440_0, 0;
    %load/vec4 v000001cd1e78f740_0;
    %assign/vec4 v000001cd1e793660_0, 0;
    %load/vec4 v000001cd1e78f920_0;
    %assign/vec4 v000001cd1e792f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e791b80_0, 0;
    %jmp T_39.66;
T_39.65 ;
    %load/vec4 v000001cd1e792080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.67, 8;
    %load/vec4 v000001cd1e7921c0_0;
    %assign/vec4 v000001cd1e792760_0, 0;
    %load/vec4 v000001cd1e793a20_0;
    %assign/vec4 v000001cd1e792120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e791b80_0, 0;
    %load/vec4 v000001cd1e791d60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
T_39.67 ;
T_39.66 ;
    %jmp T_39.64;
T_39.63 ;
    %load/vec4 v000001cd1e791d60_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_39.69, 4;
    %load/vec4 v000001cd1e791b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.71, 8;
    %load/vec4 v000001cd1e792760_0;
    %assign/vec4 v000001cd1e793520_0, 0;
    %load/vec4 v000001cd1e792120_0;
    %assign/vec4 v000001cd1e792440_0, 0;
    %load/vec4 v000001cd1e78fe20_0;
    %assign/vec4 v000001cd1e793660_0, 0;
    %load/vec4 v000001cd1e78f9c0_0;
    %assign/vec4 v000001cd1e792f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e791b80_0, 0;
    %jmp T_39.72;
T_39.71 ;
    %load/vec4 v000001cd1e792080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.73, 8;
    %load/vec4 v000001cd1e7921c0_0;
    %assign/vec4 v000001cd1e792760_0, 0;
    %load/vec4 v000001cd1e793a20_0;
    %assign/vec4 v000001cd1e792120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e791b80_0, 0;
    %vpi_call 6 472 "$display", "[NODE %0d] Group key = (%h, %h)", P_000001cd1e46d0b8, v000001cd1e7921c0_0, v000001cd1e793a20_0 {0 0 0};
    %load/vec4 v000001cd1e791d60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e791d60_0, 0;
T_39.73 ;
T_39.72 ;
T_39.69 ;
T_39.64 ;
T_39.58 ;
T_39.56 ;
T_39.54 ;
    %jmp T_39.15;
T_39.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7926c0_0, 0;
    %vpi_call 6 480 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_000001cd1e46d0b8, v000001cd1e7935c0_0 {0 0 0};
    %jmp T_39.15;
T_39.15 ;
    %pop/vec4 1;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001cd1e78b060;
T_40 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7a9850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7aa430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a9fd0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000001cd1e7aa430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %jmp T_40.8;
T_40.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a9fd0_0, 0;
    %load/vec4 v000001cd1e7a9710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.9, 8;
    %load/vec4 v000001cd1e7a8310_0;
    %assign/vec4 v000001cd1e7a9a30_0, 0;
    %load/vec4 v000001cd1e7a9ad0_0;
    %assign/vec4 v000001cd1e7a9d50_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e7aa430_0, 0;
T_40.9 ;
    %jmp T_40.8;
T_40.3 ;
    %load/vec4 v000001cd1e7aa4d0_0;
    %assign/vec4 v000001cd1e7a93f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e7aa430_0, 0;
    %jmp T_40.8;
T_40.4 ;
    %load/vec4 v000001cd1e7a93f0_0;
    %load/vec4 v000001cd1e7aa610_0;
    %add;
    %assign/vec4 v000001cd1e7a95d0_0, 0;
    %load/vec4 v000001cd1e7a93f0_0;
    %load/vec4 v000001cd1e7aa610_0;
    %add;
    %assign/vec4 v000001cd1e7a9a30_0, 0;
    %load/vec4 v000001cd1e7a9ad0_0;
    %assign/vec4 v000001cd1e7a9d50_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001cd1e7aa430_0, 0;
    %jmp T_40.8;
T_40.5 ;
    %load/vec4 v000001cd1e7aa4d0_0;
    %assign/vec4 v000001cd1e7a93f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001cd1e7aa430_0, 0;
    %jmp T_40.8;
T_40.6 ;
    %load/vec4 v000001cd1e7a93f0_0;
    %load/vec4 v000001cd1e7a8c70_0;
    %add;
    %assign/vec4 v000001cd1e7a95d0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001cd1e7aa430_0, 0;
    %jmp T_40.8;
T_40.7 ;
    %load/vec4 v000001cd1e7a95d0_0;
    %assign/vec4 v000001cd1e7aa7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a9fd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7aa430_0, 0;
    %jmp T_40.8;
T_40.8 ;
    %pop/vec4 1;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000001cd1e78abb0;
T_41 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7a9210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7a8ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a8450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7a8a90_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001cd1e7a8ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %jmp T_41.5;
T_41.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a8450_0, 0;
    %load/vec4 v000001cd1e7a98f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e7a8ef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7a8a90_0, 0;
T_41.6 ;
    %jmp T_41.5;
T_41.3 ;
    %load/vec4 v000001cd1e7a84f0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e7aa390_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001cd1e7aa9d0_0, 0;
    %load/vec4 v000001cd1e7a84f0_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001cd1e7aa890_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001cd1e7a9490_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e7a89f0_0, 0;
    %load/vec4 v000001cd1e7a84f0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e7aa390_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001cd1e7a8950_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001cd1e7a8a90_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e7a8ef0_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a8450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7a8ef0_0, 0;
    %jmp T_41.5;
T_41.5 ;
    %pop/vec4 1;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001cd1e78a0c0;
T_42 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7a8810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e7a88b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7aa6b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7a9670_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001cd1e7a88b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %jmp T_42.5;
T_42.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7aa6b0_0, 0;
    %load/vec4 v000001cd1e7aa750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cd1e7a88b0_0, 0;
T_42.6 ;
    %jmp T_42.5;
T_42.3 ;
    %load/vec4 v000001cd1e7a9b70_0;
    %load/vec4 v000001cd1e7aa570_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e7a8770_0, 0;
    %load/vec4 v000001cd1e7a9f30_0;
    %load/vec4 v000001cd1e7a8b30_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e7a9350_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e7aa1b0_0, 0;
    %load/vec4 v000001cd1e7a9b70_0;
    %load/vec4 v000001cd1e7a8b30_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001cd1e7a8e50_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001cd1e7a9670_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cd1e7a88b0_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7aa6b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e7a88b0_0, 0;
    %jmp T_42.5;
T_42.5 ;
    %pop/vec4 1;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001cd1e7895d0;
T_43 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7a4170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7a34f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a5430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7a3a90_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000001cd1e7a34f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %jmp T_43.5;
T_43.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a5430_0, 0;
    %load/vec4 v000001cd1e7a4850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e7a34f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7a3a90_0, 0;
T_43.6 ;
    %jmp T_43.5;
T_43.3 ;
    %load/vec4 v000001cd1e7a3450_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e7aac50_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001cd1e7a5610_0, 0;
    %load/vec4 v000001cd1e7a3450_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001cd1e7a5250_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001cd1e7a4490_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e7a3810_0, 0;
    %load/vec4 v000001cd1e7a3450_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e7aac50_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001cd1e7a38b0_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001cd1e7a3a90_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e7a34f0_0, 0;
    %jmp T_43.5;
T_43.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a5430_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7a34f0_0, 0;
    %jmp T_43.5;
T_43.5 ;
    %pop/vec4 1;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001cd1e78a570;
T_44 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7ab010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e7ab1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7ab150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7aaf70_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001cd1e7ab1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %jmp T_44.5;
T_44.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7ab150_0, 0;
    %load/vec4 v000001cd1e7aabb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cd1e7ab1f0_0, 0;
T_44.6 ;
    %jmp T_44.5;
T_44.3 ;
    %load/vec4 v000001cd1e7a90d0_0;
    %load/vec4 v000001cd1e7a9530_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e7ab0b0_0, 0;
    %load/vec4 v000001cd1e7a8f90_0;
    %load/vec4 v000001cd1e7a9990_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e7aae30_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e7aacf0_0, 0;
    %load/vec4 v000001cd1e7a90d0_0;
    %load/vec4 v000001cd1e7a9990_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001cd1e7aab10_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001cd1e7aaf70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cd1e7ab1f0_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7ab150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e7ab1f0_0, 0;
    %jmp T_44.5;
T_44.5 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001cd1e789a80;
T_45 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7a5110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd1e7a3c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a3ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a4030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a5a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a5070_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000001cd1e7a3c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %jmp T_45.15;
T_45.2 ;
    %load/vec4 v000001cd1e7a4fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a3ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a4030_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cd1e7a3c70_0, 0;
T_45.16 ;
    %jmp T_45.15;
T_45.3 ;
    %load/vec4 v000001cd1e7a3310_0;
    %assign/vec4 v000001cd1e7a39f0_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v000001cd1e7a5750_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v000001cd1e7a57f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a5a70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cd1e7a3c70_0, 0;
    %jmp T_45.15;
T_45.4 ;
    %load/vec4 v000001cd1e7a43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.18, 8;
    %load/vec4 v000001cd1e7a59d0_0;
    %assign/vec4 v000001cd1e7a3950_0, 0;
    %load/vec4 v000001cd1e7a5890_0;
    %assign/vec4 v000001cd1e7a56b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a5a70_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cd1e7a3c70_0, 0;
T_45.18 ;
    %jmp T_45.15;
T_45.5 ;
    %load/vec4 v000001cd1e7a4df0_0;
    %assign/vec4 v000001cd1e7a39f0_0, 0;
    %load/vec4 v000001cd1e7a36d0_0;
    %assign/vec4 v000001cd1e7a5750_0, 0;
    %load/vec4 v000001cd1e7a4670_0;
    %assign/vec4 v000001cd1e7a57f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a5a70_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cd1e7a3c70_0, 0;
    %jmp T_45.15;
T_45.6 ;
    %load/vec4 v000001cd1e7a43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.20, 8;
    %load/vec4 v000001cd1e7a59d0_0;
    %assign/vec4 v000001cd1e7a3b30_0, 0;
    %load/vec4 v000001cd1e7a5890_0;
    %assign/vec4 v000001cd1e7a4cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a5a70_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cd1e7a3c70_0, 0;
T_45.20 ;
    %jmp T_45.15;
T_45.7 ;
    %load/vec4 v000001cd1e7a40d0_0;
    %assign/vec4 v000001cd1e7a39f0_0, 0;
    %load/vec4 v000001cd1e7a3f90_0;
    %assign/vec4 v000001cd1e7a5750_0, 0;
    %load/vec4 v000001cd1e7a4710_0;
    %assign/vec4 v000001cd1e7a57f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a5a70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cd1e7a3c70_0, 0;
    %jmp T_45.15;
T_45.8 ;
    %load/vec4 v000001cd1e7a43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.22, 8;
    %load/vec4 v000001cd1e7a59d0_0;
    %assign/vec4 v000001cd1e7a54d0_0, 0;
    %load/vec4 v000001cd1e7a5890_0;
    %assign/vec4 v000001cd1e7a4ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a5a70_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cd1e7a3c70_0, 0;
T_45.22 ;
    %jmp T_45.15;
T_45.9 ;
    %load/vec4 v000001cd1e7a3770_0;
    %assign/vec4 v000001cd1e7a5570_0, 0;
    %load/vec4 v000001cd1e7a3630_0;
    %assign/vec4 v000001cd1e7a33b0_0, 0;
    %load/vec4 v000001cd1e7a3b30_0;
    %assign/vec4 v000001cd1e7a3590_0, 0;
    %load/vec4 v000001cd1e7a4cb0_0;
    %assign/vec4 v000001cd1e7a3bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a5070_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cd1e7a3c70_0, 0;
    %jmp T_45.15;
T_45.10 ;
    %load/vec4 v000001cd1e7a3d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.24, 8;
    %load/vec4 v000001cd1e7a5390_0;
    %assign/vec4 v000001cd1e7a3db0_0, 0;
    %load/vec4 v000001cd1e7a4e90_0;
    %assign/vec4 v000001cd1e7a3e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a5070_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cd1e7a3c70_0, 0;
T_45.24 ;
    %jmp T_45.15;
T_45.11 ;
    %load/vec4 v000001cd1e7a3db0_0;
    %assign/vec4 v000001cd1e7a5570_0, 0;
    %load/vec4 v000001cd1e7a3e50_0;
    %assign/vec4 v000001cd1e7a33b0_0, 0;
    %load/vec4 v000001cd1e7a54d0_0;
    %assign/vec4 v000001cd1e7a3590_0, 0;
    %load/vec4 v000001cd1e7a4ad0_0;
    %assign/vec4 v000001cd1e7a3bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a5070_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001cd1e7a3c70_0, 0;
    %jmp T_45.15;
T_45.12 ;
    %load/vec4 v000001cd1e7a3d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.26, 8;
    %load/vec4 v000001cd1e7a5390_0;
    %assign/vec4 v000001cd1e7a4350_0, 0;
    %load/vec4 v000001cd1e7a4e90_0;
    %assign/vec4 v000001cd1e7a4530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a5070_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001cd1e7a3c70_0, 0;
T_45.26 ;
    %jmp T_45.15;
T_45.13 ;
    %load/vec4 v000001cd1e7a3950_0;
    %load/vec4 v000001cd1e7a4350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cd1e7a56b0_0;
    %load/vec4 v000001cd1e7a4530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001cd1e7a4030_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001cd1e7a3c70_0, 0;
    %jmp T_45.15;
T_45.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a3ef0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd1e7a3c70_0, 0;
    %jmp T_45.15;
T_45.15 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000001cd1e789f30;
T_46 ;
    %wait E_000001cd1e70f460;
    %load/vec4 v000001cd1e7a8270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001cd1e7aecd0_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001cd1e7afa90_0, 0, 255;
    %jmp T_46.5;
T_46.0 ;
    %load/vec4 v000001cd1e7a5e30_0;
    %store/vec4 v000001cd1e7aecd0_0, 0, 255;
    %load/vec4 v000001cd1e7a74b0_0;
    %store/vec4 v000001cd1e7afa90_0, 0, 255;
    %jmp T_46.5;
T_46.1 ;
    %load/vec4 v000001cd1e7a6fb0_0;
    %store/vec4 v000001cd1e7aecd0_0, 0, 255;
    %load/vec4 v000001cd1e7a77d0_0;
    %store/vec4 v000001cd1e7afa90_0, 0, 255;
    %jmp T_46.5;
T_46.2 ;
    %load/vec4 v000001cd1e7a6510_0;
    %store/vec4 v000001cd1e7aecd0_0, 0, 255;
    %load/vec4 v000001cd1e7a7eb0_0;
    %store/vec4 v000001cd1e7afa90_0, 0, 255;
    %jmp T_46.5;
T_46.3 ;
    %load/vec4 v000001cd1e7a79b0_0;
    %store/vec4 v000001cd1e7aecd0_0, 0, 255;
    %load/vec4 v000001cd1e7a5f70_0;
    %store/vec4 v000001cd1e7afa90_0, 0, 255;
    %jmp T_46.5;
T_46.5 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000001cd1e789f30;
T_47 ;
    %wait E_000001cd1e70f3a0;
    %load/vec4 v000001cd1e7a8270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v000001cd1e7b0710_0, 0, 252;
    %jmp T_47.5;
T_47.0 ;
    %load/vec4 v000001cd1e7a7ff0_0;
    %store/vec4 v000001cd1e7b0710_0, 0, 252;
    %jmp T_47.5;
T_47.1 ;
    %load/vec4 v000001cd1e7a8090_0;
    %store/vec4 v000001cd1e7b0710_0, 0, 252;
    %jmp T_47.5;
T_47.2 ;
    %load/vec4 v000001cd1e7a6790_0;
    %store/vec4 v000001cd1e7b0710_0, 0, 252;
    %jmp T_47.5;
T_47.3 ;
    %load/vec4 v000001cd1e7a6830_0;
    %store/vec4 v000001cd1e7b0710_0, 0, 252;
    %jmp T_47.5;
T_47.5 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_000001cd1e789f30;
T_48 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7a65b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd1e7b08f0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v000001cd1e7a68d0_0;
    %assign/vec4 v000001cd1e7b08f0_0, 0;
    %load/vec4 v000001cd1e7b08f0_0;
    %load/vec4 v000001cd1e7a68d0_0;
    %cmp/ne;
    %jmp/0xz  T_48.2, 4;
    %load/vec4 v000001cd1e7a68d0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %jmp T_48.5;
T_48.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
    %jmp T_48.5;
T_48.5 ;
    %pop/vec4 1;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000001cd1e789f30;
T_49 ;
    %wait E_000001cd1e7101a0;
    %load/vec4 v000001cd1e7b08f0_0;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
    %load/vec4 v000001cd1e7b08f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_49.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_49.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_49.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_49.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_49.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_49.13, 6;
    %jmp T_49.14;
T_49.0 ;
    %load/vec4 v000001cd1e7afdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
T_49.15 ;
    %jmp T_49.14;
T_49.1 ;
    %load/vec4 v000001cd1e7a5b10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_49.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
T_49.17 ;
    %jmp T_49.14;
T_49.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001cd1e7a5b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001cd1e7a6330_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
T_49.19 ;
    %jmp T_49.14;
T_49.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
    %jmp T_49.14;
T_49.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
    %jmp T_49.14;
T_49.5 ;
    %load/vec4 v000001cd1e7a7410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
T_49.21 ;
    %jmp T_49.14;
T_49.6 ;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_49.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
T_49.23 ;
    %jmp T_49.14;
T_49.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001cd1e7a6bf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
T_49.25 ;
    %jmp T_49.14;
T_49.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
    %jmp T_49.14;
T_49.9 ;
    %load/vec4 v000001cd1e7a7190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
T_49.27 ;
    %jmp T_49.14;
T_49.10 ;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_49.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
T_49.29 ;
    %jmp T_49.14;
T_49.11 ;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_49.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
T_49.31 ;
    %jmp T_49.14;
T_49.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
    %jmp T_49.14;
T_49.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001cd1e7a68d0_0, 0, 4;
    %jmp T_49.14;
T_49.14 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000001cd1e789f30;
T_50 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7a65b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a5c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7ae7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7aeb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7aef50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7aeaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a7af0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7a60b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7a5b10_0, 0;
    %pushi/vec4 44, 0, 252;
    %assign/vec4 v000001cd1e7a63d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a5cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a6ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a72d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7afef0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v000001cd1e7a60b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001cd1e7a60b0_0, 0;
    %load/vec4 v000001cd1e7b08f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_50.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_50.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_50.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_50.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_50.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_50.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_50.14, 6;
    %jmp T_50.15;
T_50.2 ;
    %load/vec4 v000001cd1e7afdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.16, 8;
    %vpi_call 6 272 "$display", "[NODE %0d] Starting FROST DKG...", P_000001cd1e47fc58 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a5c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7ae7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7aeb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7aef50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7aeaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a7af0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7a60b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7a5b10_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v000001cd1e7a66f0_0, 0;
T_50.16 ;
    %jmp T_50.15;
T_50.3 ;
    %load/vec4 v000001cd1e7a5b10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_50.18, 5;
    %load/vec4 v000001cd1e7a7690_0;
    %assign/vec4 v000001cd1e7a63d0_0, 0;
    %load/vec4 v000001cd1e7a7690_0;
    %load/vec4 v000001cd1e7a5b10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7a70f0, 0, 4;
    %vpi_call 6 291 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_000001cd1e47fc58, v000001cd1e7a5b10_0, v000001cd1e7a7690_0 {0 0 0};
    %load/vec4 v000001cd1e7a5b10_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7a5b10_0, 0;
    %jmp T_50.19;
T_50.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7a5b10_0, 0;
T_50.19 ;
    %jmp T_50.15;
T_50.4 ;
    %load/vec4 v000001cd1e7a5b10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001cd1e7a5cf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.20, 8;
    %load/vec4 v000001cd1e7a5b10_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001cd1e7a70f0, 4;
    %assign/vec4 v000001cd1e7a61f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a5cf0_0, 0;
    %jmp T_50.21;
T_50.20 ;
    %load/vec4 v000001cd1e7a6330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.22, 8;
    %load/vec4 v000001cd1e7a6290_0;
    %load/vec4 v000001cd1e7a5b10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7a6e70, 0, 4;
    %load/vec4 v000001cd1e7a6650_0;
    %load/vec4 v000001cd1e7a5b10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7a7cd0, 0, 4;
    %vpi_call 6 306 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_000001cd1e47fc58, v000001cd1e7a5b10_0, v000001cd1e7a6290_0, v000001cd1e7a6650_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a5cf0_0, 0;
    %load/vec4 v000001cd1e7a5b10_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7a5b10_0, 0;
T_50.22 ;
T_50.21 ;
    %jmp T_50.15;
T_50.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7a6e70, 4;
    %assign/vec4 v000001cd1e7a7e10_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7a7cd0, 4;
    %assign/vec4 v000001cd1e7a7230_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7a70f0, 4;
    %assign/vec4 v000001cd1e7a7910_0, 0;
    %vpi_call 6 317 "$display", "[NODE %0d] ZK proof generated (simplified)", P_000001cd1e47fc58 {0 0 0};
    %jmp T_50.15;
T_50.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7a6e70, 4;
    %assign/vec4 v000001cd1e7a6970_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7a7cd0, 4;
    %assign/vec4 v000001cd1e7a6dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a5c50_0, 0;
    %vpi_call 6 325 "$display", "[NODE %0d] Broadcast commitment", P_000001cd1e47fc58 {0 0 0};
    %jmp T_50.15;
T_50.7 ;
    %load/vec4 v000001cd1e7a7410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.24, 8;
    %vpi_call 6 330 "$display", "[NODE %0d] All commitments received", P_000001cd1e47fc58 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
T_50.24 ;
    %jmp T_50.15;
T_50.8 ;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_50.26, 5;
    %vpi_call 6 338 "$display", "[NODE %0d] Verifying proof from node %0d", P_000001cd1e47fc58, v000001cd1e7a8270_0 {0 0 0};
    %load/vec4 v000001cd1e7a8270_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
    %jmp T_50.27;
T_50.26 ;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_50.28, 4;
    %vpi_call 6 343 "$display", "[NODE %0d] All ZK proofs verified", P_000001cd1e47fc58 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
T_50.28 ;
T_50.27 ;
    %jmp T_50.15;
T_50.9 ;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_50.30, 5;
    %load/vec4 v000001cd1e7a6ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.32, 8;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v000001cd1e7a75f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a6ab0_0, 0;
    %jmp T_50.33;
T_50.32 ;
    %load/vec4 v000001cd1e7a6bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.34, 8;
    %load/vec4 v000001cd1e7a8270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_50.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_50.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_50.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_50.39, 6;
    %jmp T_50.40;
T_50.36 ;
    %load/vec4 v000001cd1e7a6f10_0;
    %assign/vec4 v000001cd1e7a81d0_0, 0;
    %jmp T_50.40;
T_50.37 ;
    %load/vec4 v000001cd1e7a6f10_0;
    %assign/vec4 v000001cd1e7a6b50_0, 0;
    %jmp T_50.40;
T_50.38 ;
    %load/vec4 v000001cd1e7a6f10_0;
    %assign/vec4 v000001cd1e7af630_0, 0;
    %jmp T_50.40;
T_50.39 ;
    %load/vec4 v000001cd1e7a6f10_0;
    %assign/vec4 v000001cd1e7b0670_0, 0;
    %jmp T_50.40;
T_50.40 ;
    %pop/vec4 1;
    %vpi_call 6 362 "$display", "[NODE %0d] Share for node %0d = %h", P_000001cd1e47fc58, v000001cd1e7a8270_0, v000001cd1e7a6f10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a6ab0_0, 0;
    %load/vec4 v000001cd1e7a8270_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
T_50.34 ;
T_50.33 ;
T_50.30 ;
    %jmp T_50.15;
T_50.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7ae7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7aeb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7aef50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7aeaf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
    %vpi_call 6 376 "$display", "[NODE %0d] Shares sent", P_000001cd1e47fc58 {0 0 0};
    %jmp T_50.15;
T_50.11 ;
    %load/vec4 v000001cd1e7a7190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.41, 8;
    %vpi_call 6 381 "$display", "[NODE %0d] All shares received", P_000001cd1e47fc58 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
T_50.41 ;
    %jmp T_50.15;
T_50.12 ;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_50.43, 5;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_50.45, 4;
    %load/vec4 v000001cd1e7afef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.47, 8;
    %load/vec4 v000001cd1e7b0710_0;
    %assign/vec4 v000001cd1e7b0530_0, 0;
    %pushi/vec4 3, 0, 252;
    %assign/vec4 v000001cd1e7af8b0_0, 0;
    %load/vec4 v000001cd1e7aecd0_0;
    %assign/vec4 v000001cd1e7ae730_0, 0;
    %load/vec4 v000001cd1e7afa90_0;
    %assign/vec4 v000001cd1e7af450_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e7b07b0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e7af770_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e7afe50_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e7b0a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7afef0_0, 0;
    %jmp T_50.48;
T_50.47 ;
    %load/vec4 v000001cd1e7b02b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.49, 8;
    %load/vec4 v000001cd1e7b0350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.51, 8;
    %vpi_call 6 404 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_000001cd1e47fc58, v000001cd1e7a8270_0 {0 0 0};
    %jmp T_50.52;
T_50.51 ;
    %vpi_call 6 406 "$display", "[NODE %0d] VSS verified for share from node %0d", P_000001cd1e47fc58, v000001cd1e7a8270_0 {0 0 0};
T_50.52 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7afef0_0, 0;
    %load/vec4 v000001cd1e7a8270_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
T_50.49 ;
T_50.48 ;
    %jmp T_50.46;
T_50.45 ;
    %load/vec4 v000001cd1e7a8270_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
T_50.46 ;
T_50.43 ;
    %jmp T_50.15;
T_50.13 ;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_50.53, 5;
    %load/vec4 v000001cd1e7a66f0_0;
    %load/vec4 v000001cd1e7b0710_0;
    %add;
    %assign/vec4 v000001cd1e7a66f0_0, 0;
    %load/vec4 v000001cd1e7a8270_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
    %jmp T_50.54;
T_50.53 ;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_50.55, 4;
    %load/vec4 v000001cd1e7a66f0_0;
    %assign/vec4 v000001cd1e7a7f50_0, 0;
    %vpi_call 6 425 "$display", "[NODE %0d] Final secret share = %h", P_000001cd1e47fc58, v000001cd1e7a66f0_0 {0 0 0};
    %load/vec4 v000001cd1e7a5e30_0;
    %assign/vec4 v000001cd1e7a7c30_0, 0;
    %load/vec4 v000001cd1e7a74b0_0;
    %assign/vec4 v000001cd1e7a7a50_0, 0;
    %load/vec4 v000001cd1e7a8270_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
    %jmp T_50.56;
T_50.55 ;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_50.57, 4;
    %load/vec4 v000001cd1e7a72d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.59, 8;
    %load/vec4 v000001cd1e7a7c30_0;
    %assign/vec4 v000001cd1e7a5d90_0, 0;
    %load/vec4 v000001cd1e7a7a50_0;
    %assign/vec4 v000001cd1e7a7b90_0, 0;
    %load/vec4 v000001cd1e7a6fb0_0;
    %assign/vec4 v000001cd1e7a6d30_0, 0;
    %load/vec4 v000001cd1e7a77d0_0;
    %assign/vec4 v000001cd1e7a6a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a72d0_0, 0;
    %jmp T_50.60;
T_50.59 ;
    %load/vec4 v000001cd1e7a7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.61, 8;
    %load/vec4 v000001cd1e7a8130_0;
    %assign/vec4 v000001cd1e7a7c30_0, 0;
    %load/vec4 v000001cd1e7a7870_0;
    %assign/vec4 v000001cd1e7a7a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a72d0_0, 0;
    %load/vec4 v000001cd1e7a8270_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
T_50.61 ;
T_50.60 ;
    %jmp T_50.58;
T_50.57 ;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_50.63, 4;
    %load/vec4 v000001cd1e7a72d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.65, 8;
    %load/vec4 v000001cd1e7a7c30_0;
    %assign/vec4 v000001cd1e7a5d90_0, 0;
    %load/vec4 v000001cd1e7a7a50_0;
    %assign/vec4 v000001cd1e7a7b90_0, 0;
    %load/vec4 v000001cd1e7a6510_0;
    %assign/vec4 v000001cd1e7a6d30_0, 0;
    %load/vec4 v000001cd1e7a7eb0_0;
    %assign/vec4 v000001cd1e7a6a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a72d0_0, 0;
    %jmp T_50.66;
T_50.65 ;
    %load/vec4 v000001cd1e7a7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.67, 8;
    %load/vec4 v000001cd1e7a8130_0;
    %assign/vec4 v000001cd1e7a7c30_0, 0;
    %load/vec4 v000001cd1e7a7870_0;
    %assign/vec4 v000001cd1e7a7a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a72d0_0, 0;
    %load/vec4 v000001cd1e7a8270_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
T_50.67 ;
T_50.66 ;
    %jmp T_50.64;
T_50.63 ;
    %load/vec4 v000001cd1e7a8270_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_50.69, 4;
    %load/vec4 v000001cd1e7a72d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.71, 8;
    %load/vec4 v000001cd1e7a7c30_0;
    %assign/vec4 v000001cd1e7a5d90_0, 0;
    %load/vec4 v000001cd1e7a7a50_0;
    %assign/vec4 v000001cd1e7a7b90_0, 0;
    %load/vec4 v000001cd1e7a79b0_0;
    %assign/vec4 v000001cd1e7a6d30_0, 0;
    %load/vec4 v000001cd1e7a5f70_0;
    %assign/vec4 v000001cd1e7a6a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a72d0_0, 0;
    %jmp T_50.72;
T_50.71 ;
    %load/vec4 v000001cd1e7a7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.73, 8;
    %load/vec4 v000001cd1e7a8130_0;
    %assign/vec4 v000001cd1e7a7c30_0, 0;
    %load/vec4 v000001cd1e7a7870_0;
    %assign/vec4 v000001cd1e7a7a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7a72d0_0, 0;
    %vpi_call 6 472 "$display", "[NODE %0d] Group key = (%h, %h)", P_000001cd1e47fc58, v000001cd1e7a8130_0, v000001cd1e7a7870_0 {0 0 0};
    %load/vec4 v000001cd1e7a8270_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7a8270_0, 0;
T_50.73 ;
T_50.72 ;
T_50.69 ;
T_50.64 ;
T_50.58 ;
T_50.56 ;
T_50.54 ;
    %jmp T_50.15;
T_50.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7a7af0_0, 0;
    %vpi_call 6 480 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_000001cd1e47fc58, v000001cd1e7a60b0_0 {0 0 0};
    %jmp T_50.15;
T_50.15 ;
    %pop/vec4 1;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000001cd1e7b8a70;
T_51 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7b0c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7b0d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b0ad0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000001cd1e7b0d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %jmp T_51.8;
T_51.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b0ad0_0, 0;
    %load/vec4 v000001cd1e7b0cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.9, 8;
    %load/vec4 v000001cd1e7b0030_0;
    %assign/vec4 v000001cd1e7af590_0, 0;
    %load/vec4 v000001cd1e7b32d0_0;
    %assign/vec4 v000001cd1e7b00d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e7b0d50_0, 0;
T_51.9 ;
    %jmp T_51.8;
T_51.3 ;
    %load/vec4 v000001cd1e7af810_0;
    %assign/vec4 v000001cd1e7b0df0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e7b0d50_0, 0;
    %jmp T_51.8;
T_51.4 ;
    %load/vec4 v000001cd1e7b0df0_0;
    %load/vec4 v000001cd1e7afc70_0;
    %add;
    %assign/vec4 v000001cd1e7af310_0, 0;
    %load/vec4 v000001cd1e7b0df0_0;
    %load/vec4 v000001cd1e7afc70_0;
    %add;
    %assign/vec4 v000001cd1e7af590_0, 0;
    %load/vec4 v000001cd1e7b32d0_0;
    %assign/vec4 v000001cd1e7b00d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001cd1e7b0d50_0, 0;
    %jmp T_51.8;
T_51.5 ;
    %load/vec4 v000001cd1e7af810_0;
    %assign/vec4 v000001cd1e7b0df0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001cd1e7b0d50_0, 0;
    %jmp T_51.8;
T_51.6 ;
    %load/vec4 v000001cd1e7b0df0_0;
    %load/vec4 v000001cd1e7afbd0_0;
    %add;
    %assign/vec4 v000001cd1e7af310_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001cd1e7b0d50_0, 0;
    %jmp T_51.8;
T_51.7 ;
    %load/vec4 v000001cd1e7af310_0;
    %assign/vec4 v000001cd1e7b0b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b0ad0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7b0d50_0, 0;
    %jmp T_51.8;
T_51.8 ;
    %pop/vec4 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001cd1e7b7170;
T_52 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7b2790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7b35f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b34b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7b3370_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000001cd1e7b35f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %jmp T_52.5;
T_52.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b34b0_0, 0;
    %load/vec4 v000001cd1e7b2470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e7b35f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7b3370_0, 0;
T_52.6 ;
    %jmp T_52.5;
T_52.3 ;
    %load/vec4 v000001cd1e7b2330_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e7b1a70_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001cd1e7b1f70_0, 0;
    %load/vec4 v000001cd1e7b2330_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001cd1e7b23d0_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001cd1e7b1b10_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e7b3050_0, 0;
    %load/vec4 v000001cd1e7b2330_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e7b1a70_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001cd1e7b26f0_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001cd1e7b3370_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e7b35f0_0, 0;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b34b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7b35f0_0, 0;
    %jmp T_52.5;
T_52.5 ;
    %pop/vec4 1;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000001cd1e7b7df0;
T_53 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7af6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e7b0490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7aea50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7aeeb0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000001cd1e7b0490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %jmp T_53.5;
T_53.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7aea50_0, 0;
    %load/vec4 v000001cd1e7af3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cd1e7b0490_0, 0;
T_53.6 ;
    %jmp T_53.5;
T_53.3 ;
    %load/vec4 v000001cd1e7ae870_0;
    %load/vec4 v000001cd1e7aec30_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e7aee10_0, 0;
    %load/vec4 v000001cd1e7aeff0_0;
    %load/vec4 v000001cd1e7b0990_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e7af090_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e7ae910_0, 0;
    %load/vec4 v000001cd1e7ae870_0;
    %load/vec4 v000001cd1e7b0990_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001cd1e7afb30_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001cd1e7aeeb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cd1e7b0490_0, 0;
    %jmp T_53.5;
T_53.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7aea50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e7b0490_0, 0;
    %jmp T_53.5;
T_53.5 ;
    %pop/vec4 1;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001cd1e7b8750;
T_54 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7b2d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7b3230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b2c90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7b2bf0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001cd1e7b3230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %jmp T_54.5;
T_54.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b2c90_0, 0;
    %load/vec4 v000001cd1e7b1610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e7b3230_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7b2bf0_0, 0;
T_54.6 ;
    %jmp T_54.5;
T_54.3 ;
    %load/vec4 v000001cd1e7b21f0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e7b1110_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001cd1e7b2b50_0, 0;
    %load/vec4 v000001cd1e7b21f0_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001cd1e7b12f0_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001cd1e7b2830_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e7b2a10_0, 0;
    %load/vec4 v000001cd1e7b21f0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e7b1110_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001cd1e7b25b0_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001cd1e7b2bf0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e7b3230_0, 0;
    %jmp T_54.5;
T_54.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b2c90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7b3230_0, 0;
    %jmp T_54.5;
T_54.5 ;
    %pop/vec4 1;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001cd1e7b8c00;
T_55 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7b2f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e7b2510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b17f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7b28d0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000001cd1e7b2510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %jmp T_55.5;
T_55.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b17f0_0, 0;
    %load/vec4 v000001cd1e7b2970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cd1e7b2510_0, 0;
T_55.6 ;
    %jmp T_55.5;
T_55.3 ;
    %load/vec4 v000001cd1e7b1430_0;
    %load/vec4 v000001cd1e7b1e30_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e7b14d0_0, 0;
    %load/vec4 v000001cd1e7b30f0_0;
    %load/vec4 v000001cd1e7b16b0_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v000001cd1e7b3190_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e7b1cf0_0, 0;
    %load/vec4 v000001cd1e7b1430_0;
    %load/vec4 v000001cd1e7b16b0_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v000001cd1e7b20b0_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001cd1e7b28d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cd1e7b2510_0, 0;
    %jmp T_55.5;
T_55.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b17f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e7b2510_0, 0;
    %jmp T_55.5;
T_55.5 ;
    %pop/vec4 1;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001cd1e7b7300;
T_56 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7b48b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd1e7b4b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b3f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b3cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b57b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b5170_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v000001cd1e7b4b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_56.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_56.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_56.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_56.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_56.14, 6;
    %jmp T_56.15;
T_56.2 ;
    %load/vec4 v000001cd1e7b55d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b3f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b3cd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cd1e7b4b30_0, 0;
T_56.16 ;
    %jmp T_56.15;
T_56.3 ;
    %load/vec4 v000001cd1e7b5d50_0;
    %assign/vec4 v000001cd1e7b4130_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v000001cd1e7b4270_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v000001cd1e7b4770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b57b0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cd1e7b4b30_0, 0;
    %jmp T_56.15;
T_56.4 ;
    %load/vec4 v000001cd1e7b37d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.18, 8;
    %load/vec4 v000001cd1e7b3e10_0;
    %assign/vec4 v000001cd1e7b0f30_0, 0;
    %load/vec4 v000001cd1e7b5710_0;
    %assign/vec4 v000001cd1e7b1070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b57b0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cd1e7b4b30_0, 0;
T_56.18 ;
    %jmp T_56.15;
T_56.5 ;
    %load/vec4 v000001cd1e7b4ef0_0;
    %assign/vec4 v000001cd1e7b4130_0, 0;
    %load/vec4 v000001cd1e7b1750_0;
    %assign/vec4 v000001cd1e7b4270_0, 0;
    %load/vec4 v000001cd1e7b1890_0;
    %assign/vec4 v000001cd1e7b4770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b57b0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cd1e7b4b30_0, 0;
    %jmp T_56.15;
T_56.6 ;
    %load/vec4 v000001cd1e7b37d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.20, 8;
    %load/vec4 v000001cd1e7b3e10_0;
    %assign/vec4 v000001cd1e7b4a90_0, 0;
    %load/vec4 v000001cd1e7b5710_0;
    %assign/vec4 v000001cd1e7b4db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b57b0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cd1e7b4b30_0, 0;
T_56.20 ;
    %jmp T_56.15;
T_56.7 ;
    %load/vec4 v000001cd1e7b5850_0;
    %assign/vec4 v000001cd1e7b4130_0, 0;
    %load/vec4 v000001cd1e7b3550_0;
    %assign/vec4 v000001cd1e7b4270_0, 0;
    %load/vec4 v000001cd1e7b0e90_0;
    %assign/vec4 v000001cd1e7b4770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b57b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cd1e7b4b30_0, 0;
    %jmp T_56.15;
T_56.8 ;
    %load/vec4 v000001cd1e7b37d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.22, 8;
    %load/vec4 v000001cd1e7b3e10_0;
    %assign/vec4 v000001cd1e7b5990_0, 0;
    %load/vec4 v000001cd1e7b5710_0;
    %assign/vec4 v000001cd1e7b3690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b57b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cd1e7b4b30_0, 0;
T_56.22 ;
    %jmp T_56.15;
T_56.9 ;
    %load/vec4 v000001cd1e7b0fd0_0;
    %assign/vec4 v000001cd1e7b3c30_0, 0;
    %load/vec4 v000001cd1e7b3410_0;
    %assign/vec4 v000001cd1e7b4090_0, 0;
    %load/vec4 v000001cd1e7b4a90_0;
    %assign/vec4 v000001cd1e7b3870_0, 0;
    %load/vec4 v000001cd1e7b4db0_0;
    %assign/vec4 v000001cd1e7b39b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b5170_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cd1e7b4b30_0, 0;
    %jmp T_56.15;
T_56.10 ;
    %load/vec4 v000001cd1e7b3eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.24, 8;
    %load/vec4 v000001cd1e7b44f0_0;
    %assign/vec4 v000001cd1e7b3d70_0, 0;
    %load/vec4 v000001cd1e7b4630_0;
    %assign/vec4 v000001cd1e7b5670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b5170_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cd1e7b4b30_0, 0;
T_56.24 ;
    %jmp T_56.15;
T_56.11 ;
    %load/vec4 v000001cd1e7b3d70_0;
    %assign/vec4 v000001cd1e7b3c30_0, 0;
    %load/vec4 v000001cd1e7b5670_0;
    %assign/vec4 v000001cd1e7b4090_0, 0;
    %load/vec4 v000001cd1e7b5990_0;
    %assign/vec4 v000001cd1e7b3870_0, 0;
    %load/vec4 v000001cd1e7b3690_0;
    %assign/vec4 v000001cd1e7b39b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b5170_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001cd1e7b4b30_0, 0;
    %jmp T_56.15;
T_56.12 ;
    %load/vec4 v000001cd1e7b3eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.26, 8;
    %load/vec4 v000001cd1e7b44f0_0;
    %assign/vec4 v000001cd1e7b11b0_0, 0;
    %load/vec4 v000001cd1e7b4630_0;
    %assign/vec4 v000001cd1e7b1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b5170_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001cd1e7b4b30_0, 0;
T_56.26 ;
    %jmp T_56.15;
T_56.13 ;
    %load/vec4 v000001cd1e7b0f30_0;
    %load/vec4 v000001cd1e7b11b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cd1e7b1070_0;
    %load/vec4 v000001cd1e7b1d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001cd1e7b3cd0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001cd1e7b4b30_0, 0;
    %jmp T_56.15;
T_56.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b3f50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd1e7b4b30_0, 0;
    %jmp T_56.15;
T_56.15 ;
    %pop/vec4 1;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_000001cd1e789760;
T_57 ;
    %wait E_000001cd1e7101e0;
    %load/vec4 v000001cd1e7c02a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001cd1e7bff80_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001cd1e7beea0_0, 0, 255;
    %jmp T_57.5;
T_57.0 ;
    %load/vec4 v000001cd1e7b5030_0;
    %store/vec4 v000001cd1e7bff80_0, 0, 255;
    %load/vec4 v000001cd1e7b4d10_0;
    %store/vec4 v000001cd1e7beea0_0, 0, 255;
    %jmp T_57.5;
T_57.1 ;
    %load/vec4 v000001cd1e7b49f0_0;
    %store/vec4 v000001cd1e7bff80_0, 0, 255;
    %load/vec4 v000001cd1e7b4e50_0;
    %store/vec4 v000001cd1e7beea0_0, 0, 255;
    %jmp T_57.5;
T_57.2 ;
    %load/vec4 v000001cd1e7b5ad0_0;
    %store/vec4 v000001cd1e7bff80_0, 0, 255;
    %load/vec4 v000001cd1e7b5b70_0;
    %store/vec4 v000001cd1e7beea0_0, 0, 255;
    %jmp T_57.5;
T_57.3 ;
    %load/vec4 v000001cd1e7b3910_0;
    %store/vec4 v000001cd1e7bff80_0, 0, 255;
    %load/vec4 v000001cd1e7b50d0_0;
    %store/vec4 v000001cd1e7beea0_0, 0, 255;
    %jmp T_57.5;
T_57.5 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000001cd1e789760;
T_58 ;
    %wait E_000001cd1e70fda0;
    %load/vec4 v000001cd1e7c02a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v000001cd1e7c0d40_0, 0, 252;
    %jmp T_58.5;
T_58.0 ;
    %load/vec4 v000001cd1e7c0660_0;
    %store/vec4 v000001cd1e7c0d40_0, 0, 252;
    %jmp T_58.5;
T_58.1 ;
    %load/vec4 v000001cd1e7c0c00_0;
    %store/vec4 v000001cd1e7c0d40_0, 0, 252;
    %jmp T_58.5;
T_58.2 ;
    %load/vec4 v000001cd1e7bfbc0_0;
    %store/vec4 v000001cd1e7c0d40_0, 0, 252;
    %jmp T_58.5;
T_58.3 ;
    %load/vec4 v000001cd1e7bfee0_0;
    %store/vec4 v000001cd1e7c0d40_0, 0, 252;
    %jmp T_58.5;
T_58.5 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_000001cd1e789760;
T_59 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7c0ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd1e7c0700_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v000001cd1e7b6070_0;
    %assign/vec4 v000001cd1e7c0700_0, 0;
    %load/vec4 v000001cd1e7c0700_0;
    %load/vec4 v000001cd1e7b6070_0;
    %cmp/ne;
    %jmp/0xz  T_59.2, 4;
    %load/vec4 v000001cd1e7b6070_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %jmp T_59.5;
T_59.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
    %jmp T_59.5;
T_59.5 ;
    %pop/vec4 1;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000001cd1e789760;
T_60 ;
    %wait E_000001cd1e70f260;
    %load/vec4 v000001cd1e7c0700_0;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
    %load/vec4 v000001cd1e7c0700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_60.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_60.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_60.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_60.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_60.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_60.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_60.13, 6;
    %jmp T_60.14;
T_60.0 ;
    %load/vec4 v000001cd1e7c0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
T_60.15 ;
    %jmp T_60.14;
T_60.1 ;
    %load/vec4 v000001cd1e7b4950_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
T_60.17 ;
    %jmp T_60.14;
T_60.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001cd1e7b4950_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001cd1e7bf1c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
T_60.19 ;
    %jmp T_60.14;
T_60.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
    %jmp T_60.14;
T_60.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
    %jmp T_60.14;
T_60.5 ;
    %load/vec4 v000001cd1e7b4810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
T_60.21 ;
    %jmp T_60.14;
T_60.6 ;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
T_60.23 ;
    %jmp T_60.14;
T_60.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001cd1e7b61b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
T_60.25 ;
    %jmp T_60.14;
T_60.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
    %jmp T_60.14;
T_60.9 ;
    %load/vec4 v000001cd1e7b41d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
T_60.27 ;
    %jmp T_60.14;
T_60.10 ;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
T_60.29 ;
    %jmp T_60.14;
T_60.11 ;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_60.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
T_60.31 ;
    %jmp T_60.14;
T_60.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
    %jmp T_60.14;
T_60.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001cd1e7b6070_0, 0, 4;
    %jmp T_60.14;
T_60.14 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_000001cd1e789760;
T_61 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7c0ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b3b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7befe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7bf8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7bf800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7bf580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b5490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7b53f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7b4950_0, 0;
    %pushi/vec4 45, 0, 252;
    %assign/vec4 v000001cd1e7bf120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7c0980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7bf6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b5e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7c0520_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v000001cd1e7b53f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001cd1e7b53f0_0, 0;
    %load/vec4 v000001cd1e7c0700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_61.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_61.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_61.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_61.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_61.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_61.14, 6;
    %jmp T_61.15;
T_61.2 ;
    %load/vec4 v000001cd1e7c0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.16, 8;
    %vpi_call 6 272 "$display", "[NODE %0d] Starting FROST DKG...", P_000001cd1e7b6ae8 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b3b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7befe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7bf8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7bf800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7bf580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b5490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7b53f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7b4950_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v000001cd1e7c0b60_0, 0;
T_61.16 ;
    %jmp T_61.15;
T_61.3 ;
    %load/vec4 v000001cd1e7b4950_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_61.18, 5;
    %load/vec4 v000001cd1e7c00c0_0;
    %assign/vec4 v000001cd1e7bf120_0, 0;
    %load/vec4 v000001cd1e7c00c0_0;
    %load/vec4 v000001cd1e7b4950_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bf4e0, 0, 4;
    %vpi_call 6 291 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_000001cd1e7b6ae8, v000001cd1e7b4950_0, v000001cd1e7c00c0_0 {0 0 0};
    %load/vec4 v000001cd1e7b4950_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7b4950_0, 0;
    %jmp T_61.19;
T_61.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7b4950_0, 0;
T_61.19 ;
    %jmp T_61.15;
T_61.4 ;
    %load/vec4 v000001cd1e7b4950_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001cd1e7c0980_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.20, 8;
    %load/vec4 v000001cd1e7b4950_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001cd1e7bf4e0, 4;
    %assign/vec4 v000001cd1e7bf260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7c0980_0, 0;
    %jmp T_61.21;
T_61.20 ;
    %load/vec4 v000001cd1e7bf1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.22, 8;
    %load/vec4 v000001cd1e7bfa80_0;
    %load/vec4 v000001cd1e7b4950_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7b6430, 0, 4;
    %load/vec4 v000001cd1e7bfb20_0;
    %load/vec4 v000001cd1e7b4950_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7b64d0, 0, 4;
    %vpi_call 6 306 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_000001cd1e7b6ae8, v000001cd1e7b4950_0, v000001cd1e7bfa80_0, v000001cd1e7bfb20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7c0980_0, 0;
    %load/vec4 v000001cd1e7b4950_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7b4950_0, 0;
T_61.22 ;
T_61.21 ;
    %jmp T_61.15;
T_61.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7b6430, 4;
    %assign/vec4 v000001cd1e7c03e0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7b64d0, 4;
    %assign/vec4 v000001cd1e7bf760_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7bf4e0, 4;
    %assign/vec4 v000001cd1e7c0200_0, 0;
    %vpi_call 6 317 "$display", "[NODE %0d] ZK proof generated (simplified)", P_000001cd1e7b6ae8 {0 0 0};
    %jmp T_61.15;
T_61.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7b6430, 4;
    %assign/vec4 v000001cd1e7b4450_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7b64d0, 4;
    %assign/vec4 v000001cd1e7b46d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b3b90_0, 0;
    %vpi_call 6 325 "$display", "[NODE %0d] Broadcast commitment", P_000001cd1e7b6ae8 {0 0 0};
    %jmp T_61.15;
T_61.7 ;
    %load/vec4 v000001cd1e7b4810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.24, 8;
    %vpi_call 6 330 "$display", "[NODE %0d] All commitments received", P_000001cd1e7b6ae8 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
T_61.24 ;
    %jmp T_61.15;
T_61.8 ;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_61.26, 5;
    %vpi_call 6 338 "$display", "[NODE %0d] Verifying proof from node %0d", P_000001cd1e7b6ae8, v000001cd1e7c02a0_0 {0 0 0};
    %load/vec4 v000001cd1e7c02a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
    %jmp T_61.27;
T_61.26 ;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_61.28, 4;
    %vpi_call 6 343 "$display", "[NODE %0d] All ZK proofs verified", P_000001cd1e7b6ae8 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
T_61.28 ;
T_61.27 ;
    %jmp T_61.15;
T_61.9 ;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_61.30, 5;
    %load/vec4 v000001cd1e7bf6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.32, 8;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v000001cd1e7bec20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7bf6c0_0, 0;
    %jmp T_61.33;
T_61.32 ;
    %load/vec4 v000001cd1e7b61b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.34, 8;
    %load/vec4 v000001cd1e7c02a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_61.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_61.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_61.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_61.39, 6;
    %jmp T_61.40;
T_61.36 ;
    %load/vec4 v000001cd1e7beae0_0;
    %assign/vec4 v000001cd1e7c0ca0_0, 0;
    %jmp T_61.40;
T_61.37 ;
    %load/vec4 v000001cd1e7beae0_0;
    %assign/vec4 v000001cd1e7bf3a0_0, 0;
    %jmp T_61.40;
T_61.38 ;
    %load/vec4 v000001cd1e7beae0_0;
    %assign/vec4 v000001cd1e7c0de0_0, 0;
    %jmp T_61.40;
T_61.39 ;
    %load/vec4 v000001cd1e7beae0_0;
    %assign/vec4 v000001cd1e7beb80_0, 0;
    %jmp T_61.40;
T_61.40 ;
    %pop/vec4 1;
    %vpi_call 6 362 "$display", "[NODE %0d] Share for node %0d = %h", P_000001cd1e7b6ae8, v000001cd1e7c02a0_0, v000001cd1e7beae0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7bf6c0_0, 0;
    %load/vec4 v000001cd1e7c02a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
T_61.34 ;
T_61.33 ;
T_61.30 ;
    %jmp T_61.15;
T_61.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7befe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7bf8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7bf800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7bf580_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
    %vpi_call 6 376 "$display", "[NODE %0d] Shares sent", P_000001cd1e7b6ae8 {0 0 0};
    %jmp T_61.15;
T_61.11 ;
    %load/vec4 v000001cd1e7b41d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.41, 8;
    %vpi_call 6 381 "$display", "[NODE %0d] All shares received", P_000001cd1e7b6ae8 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
T_61.41 ;
    %jmp T_61.15;
T_61.12 ;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_61.43, 5;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_61.45, 4;
    %load/vec4 v000001cd1e7c0520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.47, 8;
    %load/vec4 v000001cd1e7c0d40_0;
    %assign/vec4 v000001cd1e7bf620_0, 0;
    %pushi/vec4 4, 0, 252;
    %assign/vec4 v000001cd1e7becc0_0, 0;
    %load/vec4 v000001cd1e7bff80_0;
    %assign/vec4 v000001cd1e7bef40_0, 0;
    %load/vec4 v000001cd1e7beea0_0;
    %assign/vec4 v000001cd1e7bfd00_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e7c0a20_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e7be9a0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e7bf940_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001cd1e7c0e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7c0520_0, 0;
    %jmp T_61.48;
T_61.47 ;
    %load/vec4 v000001cd1e7bf9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.49, 8;
    %load/vec4 v000001cd1e7c0840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.51, 8;
    %vpi_call 6 404 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_000001cd1e7b6ae8, v000001cd1e7c02a0_0 {0 0 0};
    %jmp T_61.52;
T_61.51 ;
    %vpi_call 6 406 "$display", "[NODE %0d] VSS verified for share from node %0d", P_000001cd1e7b6ae8, v000001cd1e7c02a0_0 {0 0 0};
T_61.52 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7c0520_0, 0;
    %load/vec4 v000001cd1e7c02a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
T_61.49 ;
T_61.48 ;
    %jmp T_61.46;
T_61.45 ;
    %load/vec4 v000001cd1e7c02a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
T_61.46 ;
T_61.43 ;
    %jmp T_61.15;
T_61.13 ;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_61.53, 5;
    %load/vec4 v000001cd1e7c0b60_0;
    %load/vec4 v000001cd1e7c0d40_0;
    %add;
    %assign/vec4 v000001cd1e7c0b60_0, 0;
    %load/vec4 v000001cd1e7c02a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
    %jmp T_61.54;
T_61.53 ;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_61.55, 4;
    %load/vec4 v000001cd1e7c0b60_0;
    %assign/vec4 v000001cd1e7bf080_0, 0;
    %vpi_call 6 425 "$display", "[NODE %0d] Final secret share = %h", P_000001cd1e7b6ae8, v000001cd1e7c0b60_0 {0 0 0};
    %load/vec4 v000001cd1e7b5030_0;
    %assign/vec4 v000001cd1e7b5cb0_0, 0;
    %load/vec4 v000001cd1e7b4d10_0;
    %assign/vec4 v000001cd1e7b5df0_0, 0;
    %load/vec4 v000001cd1e7c02a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
    %jmp T_61.56;
T_61.55 ;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_61.57, 4;
    %load/vec4 v000001cd1e7b5e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.59, 8;
    %load/vec4 v000001cd1e7b5cb0_0;
    %assign/vec4 v000001cd1e7b62f0_0, 0;
    %load/vec4 v000001cd1e7b5df0_0;
    %assign/vec4 v000001cd1e7b6570_0, 0;
    %load/vec4 v000001cd1e7b49f0_0;
    %assign/vec4 v000001cd1e7b6250_0, 0;
    %load/vec4 v000001cd1e7b4e50_0;
    %assign/vec4 v000001cd1e7b6390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b5e90_0, 0;
    %jmp T_61.60;
T_61.59 ;
    %load/vec4 v000001cd1e7b5fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.61, 8;
    %load/vec4 v000001cd1e7b5f30_0;
    %assign/vec4 v000001cd1e7b5cb0_0, 0;
    %load/vec4 v000001cd1e7b6110_0;
    %assign/vec4 v000001cd1e7b5df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b5e90_0, 0;
    %load/vec4 v000001cd1e7c02a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
T_61.61 ;
T_61.60 ;
    %jmp T_61.58;
T_61.57 ;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_61.63, 4;
    %load/vec4 v000001cd1e7b5e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.65, 8;
    %load/vec4 v000001cd1e7b5cb0_0;
    %assign/vec4 v000001cd1e7b62f0_0, 0;
    %load/vec4 v000001cd1e7b5df0_0;
    %assign/vec4 v000001cd1e7b6570_0, 0;
    %load/vec4 v000001cd1e7b5ad0_0;
    %assign/vec4 v000001cd1e7b6250_0, 0;
    %load/vec4 v000001cd1e7b5b70_0;
    %assign/vec4 v000001cd1e7b6390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b5e90_0, 0;
    %jmp T_61.66;
T_61.65 ;
    %load/vec4 v000001cd1e7b5fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.67, 8;
    %load/vec4 v000001cd1e7b5f30_0;
    %assign/vec4 v000001cd1e7b5cb0_0, 0;
    %load/vec4 v000001cd1e7b6110_0;
    %assign/vec4 v000001cd1e7b5df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b5e90_0, 0;
    %load/vec4 v000001cd1e7c02a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
T_61.67 ;
T_61.66 ;
    %jmp T_61.64;
T_61.63 ;
    %load/vec4 v000001cd1e7c02a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_61.69, 4;
    %load/vec4 v000001cd1e7b5e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.71, 8;
    %load/vec4 v000001cd1e7b5cb0_0;
    %assign/vec4 v000001cd1e7b62f0_0, 0;
    %load/vec4 v000001cd1e7b5df0_0;
    %assign/vec4 v000001cd1e7b6570_0, 0;
    %load/vec4 v000001cd1e7b3910_0;
    %assign/vec4 v000001cd1e7b6250_0, 0;
    %load/vec4 v000001cd1e7b50d0_0;
    %assign/vec4 v000001cd1e7b6390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b5e90_0, 0;
    %jmp T_61.72;
T_61.71 ;
    %load/vec4 v000001cd1e7b5fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.73, 8;
    %load/vec4 v000001cd1e7b5f30_0;
    %assign/vec4 v000001cd1e7b5cb0_0, 0;
    %load/vec4 v000001cd1e7b6110_0;
    %assign/vec4 v000001cd1e7b5df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7b5e90_0, 0;
    %vpi_call 6 472 "$display", "[NODE %0d] Group key = (%h, %h)", P_000001cd1e7b6ae8, v000001cd1e7b5f30_0, v000001cd1e7b6110_0 {0 0 0};
    %load/vec4 v000001cd1e7c02a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd1e7c02a0_0, 0;
T_61.73 ;
T_61.72 ;
T_61.69 ;
T_61.64 ;
T_61.58 ;
T_61.56 ;
T_61.54 ;
    %jmp T_61.15;
T_61.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7b5490_0, 0;
    %vpi_call 6 480 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_000001cd1e7b6ae8, v000001cd1e7b53f0_0 {0 0 0};
    %jmp T_61.15;
T_61.15 ;
    %pop/vec4 1;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000001cd1e77b270;
T_62 ;
    %wait E_000001cd1e70fd20;
    %load/vec4 v000001cd1e7baf80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7bb7a0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000001cd1e7bb7a0_0;
    %load/vec4 v000001cd1e7c0340_0;
    %cmp/u;
    %jmp/0xz  T_62.2, 5;
    %load/vec4 v000001cd1e7c0340_0;
    %assign/vec4 v000001cd1e7bb7a0_0, 0;
T_62.2 ;
    %load/vec4 v000001cd1e7bb7a0_0;
    %load/vec4 v000001cd1e7b9cc0_0;
    %cmp/u;
    %jmp/0xz  T_62.4, 5;
    %load/vec4 v000001cd1e7b9cc0_0;
    %assign/vec4 v000001cd1e7bb7a0_0, 0;
T_62.4 ;
    %load/vec4 v000001cd1e7bb7a0_0;
    %load/vec4 v000001cd1e7bb0c0_0;
    %cmp/u;
    %jmp/0xz  T_62.6, 5;
    %load/vec4 v000001cd1e7bb0c0_0;
    %assign/vec4 v000001cd1e7bb7a0_0, 0;
T_62.6 ;
    %load/vec4 v000001cd1e7bb7a0_0;
    %load/vec4 v000001cd1e7bb980_0;
    %cmp/u;
    %jmp/0xz  T_62.8, 5;
    %load/vec4 v000001cd1e7bb980_0;
    %assign/vec4 v000001cd1e7bb7a0_0, 0;
T_62.8 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001cd1e42ad30;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd1e7bbd40_0, 0, 1;
T_63.0 ;
    %delay 5000, 0;
    %load/vec4 v000001cd1e7bbd40_0;
    %inv;
    %store/vec4 v000001cd1e7bbd40_0, 0, 1;
    %jmp T_63.0;
    %end;
    .thread T_63;
    .scope S_000001cd1e42ad30;
T_64 ;
    %vpi_call 4 40 "$display", "========================================" {0 0 0};
    %vpi_call 4 41 "$display", "FROST DKG Hardware Testbench V2" {0 0 0};
    %vpi_call 4 42 "$display", "FULL PROTOCOL - NO PLACEHOLDERS" {0 0 0};
    %vpi_call 4 43 "$display", "Nodes: 4, Threshold: 2-of-4" {0 0 0};
    %vpi_call 4 44 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd1e7bde60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd1e7be220_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd1e7bde60_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 4 54 "$display", "[%0t] Starting FROST DKG protocol...", $time {0 0 0};
    %wait E_000001cd1e70fa60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd1e7be220_0, 0, 1;
    %wait E_000001cd1e70fa60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd1e7be220_0, 0, 1;
T_64.0 ;
    %load/vec4 v000001cd1e7bcf60_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_64.1, 6;
    %wait E_000001cd1e70fba0;
    %jmp T_64.0;
T_64.1 ;
    %wait E_000001cd1e70fa60;
    %delay 100000, 0;
    %vpi_call 4 67 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 68 "$display", "FROST DKG HARDWARE RESULTS" {0 0 0};
    %vpi_call 4 69 "$display", "========================================" {0 0 0};
    %load/vec4 v000001cd1e7bcf60_0;
    %flag_set/vec4 8;
    %jmp/0 T_64.2, 8;
    %pushi/vec4 5850451, 0, 24; draw_string_vec4
    %jmp/1 T_64.3, 8;
T_64.2 ; End of true expr.
    %pushi/vec4 20047, 0, 24; draw_string_vec4
    %jmp/0 T_64.3, 8;
 ; End of false expr.
    %blend;
T_64.3;
    %vpi_call 4 70 "$display", "Protocol completed: %s", S<0,vec4,u24> {1 0 0};
    %vpi_call 4 71 "$display", "Total clock cycles: %0d", v000001cd1e7bc420_0 {0 0 0};
    %load/vec4 v000001cd1e7bc420_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %vpi_call 4 72 "$display", "Time elapsed: %.2f \316\274s", W<0,r> {0 1 0};
    %vpi_call 4 73 "$display", "Frequency: 100 MHz (10 ns period)" {0 0 0};
    %vpi_call 4 75 "$display", "\012Final Secret Shares:" {0 0 0};
    %vpi_call 4 76 "$display", "  Node 0: %h", v000001cd1e7bbe80_0 {0 0 0};
    %vpi_call 4 77 "$display", "  Node 1: %h", v000001cd1e7bbfc0_0 {0 0 0};
    %vpi_call 4 78 "$display", "  Node 2: %h", v000001cd1e7bd8c0_0 {0 0 0};
    %vpi_call 4 79 "$display", "  Node 3: %h", v000001cd1e7bcec0_0 {0 0 0};
    %vpi_call 4 82 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 83 "$display", "VERIFICATION" {0 0 0};
    %vpi_call 4 84 "$display", "========================================" {0 0 0};
    %load/vec4 v000001cd1e7bbe80_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001cd1e7bbfc0_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cd1e7bd8c0_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cd1e7bcec0_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %vpi_call 4 89 "$display", "\342\234\223 All nodes have non-zero secret shares" {0 0 0};
    %jmp T_64.5;
T_64.4 ;
    %vpi_call 4 91 "$display", "\342\234\227 ERROR: Some nodes have zero secret shares" {0 0 0};
T_64.5 ;
    %load/vec4 v000001cd1e7bbe80_0;
    %load/vec4 v000001cd1e7bbfc0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001cd1e7bbfc0_0;
    %load/vec4 v000001cd1e7bd8c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cd1e7bd8c0_0;
    %load/vec4 v000001cd1e7bcec0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.6, 8;
    %vpi_call 4 98 "$display", "\342\234\223 All secret shares are unique" {0 0 0};
    %jmp T_64.7;
T_64.6 ;
    %vpi_call 4 100 "$display", "WARNING: Some secret shares are identical" {0 0 0};
T_64.7 ;
    %vpi_call 4 103 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 104 "$display", "PERFORMANCE METRICS" {0 0 0};
    %vpi_call 4 105 "$display", "========================================" {0 0 0};
    %vpi_call 4 106 "$display", "Clock frequency: 100 MHz" {0 0 0};
    %vpi_call 4 107 "$display", "Total cycles: %0d", v000001cd1e7bc420_0 {0 0 0};
    %load/vec4 v000001cd1e7bc420_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %vpi_call 4 108 "$display", "Time: %.2f \316\274s", W<0,r> {0 1 0};
    %load/vec4 v000001cd1e7bc420_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_64.8, 5;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %load/vec4 v000001cd1e7bc420_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %div/wr;
    %vpi_call 4 110 "$display", "Throughput: %.2f DKG/sec", W<0,r> {0 1 0};
T_64.8 ;
    %vpi_call 4 112 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 113 "$display", "vs. SOFTWARE BASELINE (Rust/Givre)" {0 0 0};
    %vpi_call 4 114 "$display", "========================================" {0 0 0};
    %vpi_call 4 115 "$display", "Software cycles (estimated): ~150,000" {0 0 0};
    %vpi_call 4 116 "$display", "Hardware cycles (actual): %0d", v000001cd1e7bc420_0 {0 0 0};
    %load/vec4 v000001cd1e7bc420_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_64.10, 5;
    %pushi/real 1228800000, 4083; load=150000.
    %load/vec4 v000001cd1e7bc420_0;
    %cvt/rv;
    %div/wr;
    %vpi_call 4 118 "$display", "Speedup: ~%.1fx", W<0,r> {0 1 0};
T_64.10 ;
    %vpi_call 4 120 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 121 "$display", "PROTOCOL VERIFICATION" {0 0 0};
    %vpi_call 4 122 "$display", "========================================" {0 0 0};
    %vpi_call 4 123 "$display", "\342\234\223 Polynomial generation (3 coefficients per node)" {0 0 0};
    %vpi_call 4 124 "$display", "\342\234\223 Elliptic curve scalar multiplication for commitments" {0 0 0};
    %vpi_call 4 125 "$display", "\342\234\223 Polynomial evaluation for secret sharing" {0 0 0};
    %vpi_call 4 126 "$display", "\342\234\223 VSS verification for received shares" {0 0 0};
    %vpi_call 4 127 "$display", "\342\234\223 Secret share aggregation" {0 0 0};
    %vpi_call 4 128 "$display", "\342\234\223 Group public key aggregation (point addition)" {0 0 0};
    %vpi_call 4 130 "$display", "\012\360\237\224\245 FROST DKG Hardware Implementation COMPLETE! \360\237\224\245\012" {0 0 0};
    %vpi_call 4 132 "$finish" {0 0 0};
    %end;
    .thread T_64;
    .scope S_000001cd1e42ad30;
T_65 ;
    %delay 1215752192, 23;
    %vpi_call 4 138 "$display", "\012\342\232\240\357\270\217  TIMEOUT: Simulation exceeded 100ms" {0 0 0};
    %vpi_call 4 139 "$display", "Protocol may be stuck. Check waveform." {0 0 0};
    %vpi_call 4 140 "$finish" {0 0 0};
    %end;
    .thread T_65;
    .scope S_000001cd1e42ad30;
T_66 ;
    %vpi_call 4 145 "$dumpfile", "frost_v2.vcd" {0 0 0};
    %vpi_call 4 146 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cd1e42ad30 {0 0 0};
    %end;
    .thread T_66;
    .scope S_000001cd1e7b7940;
T_67 ;
    %wait E_000001cd1e70f8e0;
    %load/vec4 v000001cd1e7c70b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7c6d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7c8410_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7c7b50_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v000001cd1e7c6d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %jmp T_67.5;
T_67.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7c8410_0, 0;
    %load/vec4 v000001cd1e7c7c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e7c6d90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd1e7c7b50_0, 0;
T_67.6 ;
    %jmp T_67.5;
T_67.3 ;
    %load/vec4 v000001cd1e7c8af0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e7c7830_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v000001cd1e7c7970_0, 0;
    %load/vec4 v000001cd1e7c8af0_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v000001cd1e7c76f0_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v000001cd1e7c7a10_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001cd1e7c7150_0, 0;
    %load/vec4 v000001cd1e7c8af0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v000001cd1e7c7830_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v000001cd1e7c8a50_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v000001cd1e7c7b50_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e7c6d90_0, 0;
    %jmp T_67.5;
T_67.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7c8410_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7c6d90_0, 0;
    %jmp T_67.5;
T_67.5 ;
    %pop/vec4 1;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_000001cd1e7b7f80;
T_68 ;
    %pushi/vec4 1116352408, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1899447441, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 3049323471, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 3921009573, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 961987163, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1508970993, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2453635748, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2870763221, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 3624381080, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 310598401, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 607225278, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1426881987, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1925078388, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2162078206, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2614888103, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 3248222580, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 3835390401, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 4022224774, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 264347078, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 604807628, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 770255983, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1249150122, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1555081692, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1996064986, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2554220882, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2821834349, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2952996808, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 3210313671, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 3336571891, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 3584528711, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 113926993, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 338241895, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 666307205, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 773529912, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1294757372, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1396182291, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1695183700, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1986661051, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2177026350, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2456956037, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2730485921, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2820302411, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 3259730800, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 3345764771, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 3516065817, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 3600352804, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 4094571909, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 275423344, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 430227734, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 506948616, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 659060556, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 883997877, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 958139571, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1322822218, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1537002063, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1747873779, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 1955562222, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2024104815, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2227730452, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2361852424, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2428436474, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 2756734187, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 3204031479, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %pushi/vec4 3329325298, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cd1e7bd320, 4, 0;
    %end;
    .thread T_68;
    .scope S_000001cd1e7b7f80;
T_69 ;
    %wait E_000001cd1e70f8e0;
    %load/vec4 v000001cd1e7c7dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e7c78d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7bce20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd1e7bdbe0_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v000001cd1e7c78d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_69.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_69.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_69.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_69.5, 6;
    %jmp T_69.6;
T_69.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7bce20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd1e7bdbe0_0, 0;
    %load/vec4 v000001cd1e7c7010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.7, 8;
    %load/vec4 v000001cd1e7c7bf0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %load/vec4 v000001cd1e7c7bf0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %load/vec4 v000001cd1e7c7bf0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %load/vec4 v000001cd1e7c7bf0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %load/vec4 v000001cd1e7c7bf0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %load/vec4 v000001cd1e7c7bf0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %load/vec4 v000001cd1e7c7bf0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %load/vec4 v000001cd1e7c7bf0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 480, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 448, 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 416, 10;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 384, 10;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 352, 10;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 320, 10;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 288, 10;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 256, 10;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c82d0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v000001cd1e7c7ab0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cd1e7c78d0_0, 0;
T_69.7 ;
    %jmp T_69.6;
T_69.3 ;
    %load/vec4 v000001cd1e7c7ab0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_69.9, 5;
    %load/vec4 v000001cd1e7c6b10_0;
    %load/vec4 v000001cd1e7c7ab0_0;
    %pad/u 32;
    %subi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001cd1e7bd820, 4;
    %add;
    %load/vec4 v000001cd1e7c8e10_0;
    %add;
    %load/vec4 v000001cd1e7c7ab0_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001cd1e7bd820, 4;
    %add;
    %load/vec4 v000001cd1e7c7ab0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7bd820, 0, 4;
    %load/vec4 v000001cd1e7c7ab0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001cd1e7c7ab0_0, 0;
    %load/vec4 v000001cd1e7bdbe0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001cd1e7bdbe0_0, 0;
    %jmp T_69.10;
T_69.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %assign/vec4 v000001cd1e7bc740_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %assign/vec4 v000001cd1e7bc560_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %assign/vec4 v000001cd1e7bdaa0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %assign/vec4 v000001cd1e7bcc40_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %assign/vec4 v000001cd1e7bdc80_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %assign/vec4 v000001cd1e7bdd20_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %assign/vec4 v000001cd1e7bddc0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %assign/vec4 v000001cd1e7be040_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cd1e7c7ab0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cd1e7c78d0_0, 0;
T_69.10 ;
    %jmp T_69.6;
T_69.4 ;
    %load/vec4 v000001cd1e7bddc0_0;
    %assign/vec4 v000001cd1e7be040_0, 0;
    %load/vec4 v000001cd1e7bdd20_0;
    %assign/vec4 v000001cd1e7bddc0_0, 0;
    %load/vec4 v000001cd1e7bdc80_0;
    %assign/vec4 v000001cd1e7bdd20_0, 0;
    %load/vec4 v000001cd1e7bcc40_0;
    %load/vec4 v000001cd1e7bd140_0;
    %add;
    %assign/vec4 v000001cd1e7bdc80_0, 0;
    %load/vec4 v000001cd1e7bdaa0_0;
    %assign/vec4 v000001cd1e7bcc40_0, 0;
    %load/vec4 v000001cd1e7bc560_0;
    %assign/vec4 v000001cd1e7bdaa0_0, 0;
    %load/vec4 v000001cd1e7bc740_0;
    %assign/vec4 v000001cd1e7bc560_0, 0;
    %load/vec4 v000001cd1e7bd140_0;
    %load/vec4 v000001cd1e7bd1e0_0;
    %add;
    %assign/vec4 v000001cd1e7bc740_0, 0;
    %load/vec4 v000001cd1e7bdbe0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001cd1e7bdbe0_0, 0;
    %load/vec4 v000001cd1e7c7ab0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_69.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001cd1e7c78d0_0, 0;
    %jmp T_69.12;
T_69.11 ;
    %load/vec4 v000001cd1e7c7ab0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001cd1e7c7ab0_0, 0;
T_69.12 ;
    %jmp T_69.6;
T_69.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7bc740_0;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7bc560_0;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7bdaa0_0;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7bcc40_0;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7bdc80_0;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7bdd20_0;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7bddc0_0;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7be040_0;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd1e7be5e0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7bc740_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7bc560_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7bdaa0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7bcc40_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7bdc80_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7bdd20_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7bddc0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001cd1e7be5e0, 4;
    %load/vec4 v000001cd1e7be040_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001cd1e7c8370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7bce20_0, 0;
    %load/vec4 v000001cd1e7bdbe0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001cd1e7bdbe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cd1e7c78d0_0, 0;
    %jmp T_69.6;
T_69.6 ;
    %pop/vec4 1;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_000001cd1e42aec0;
T_70 ;
    %wait E_000001cd1e70f3e0;
    %load/vec4 v000001cd1e7c8550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v000001cd1e7c85f0_0;
    %muli 1664525, 0, 252;
    %addi 1013904223, 0, 252;
    %assign/vec4 v000001cd1e7c85f0_0, 0;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_000001cd1e42aec0;
T_71 ;
    %wait E_000001cd1e70f8e0;
    %load/vec4 v000001cd1e7c8690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7c8910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7c7fb0_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v000001cd1e7c8910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_71.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_71.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_71.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_71.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_71.7, 6;
    %jmp T_71.8;
T_71.2 ;
    %load/vec4 v000001cd1e7c8f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e7c8910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7c7fb0_0, 0;
T_71.9 ;
    %jmp T_71.8;
T_71.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7c8550_0, 0;
    %load/vec4 v000001cd1e7c8b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.11, 8;
    %load/vec4 v000001cd1e7c75b0_0;
    %assign/vec4 v000001cd1e7c6ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7c8550_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e7c8910_0, 0;
T_71.11 ;
    %jmp T_71.8;
T_71.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7c7510_0, 0;
    %load/vec4 v000001cd1e7c6bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.13, 8;
    %load/vec4 v000001cd1e7c8c30_0;
    %assign/vec4 v000001cd1e7c8230_0, 0;
    %load/vec4 v000001cd1e7c8730_0;
    %assign/vec4 v000001cd1e7c84b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7c7510_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001cd1e7c8910_0, 0;
T_71.13 ;
    %jmp T_71.8;
T_71.5 ;
    %load/vec4 v000001cd1e7c6c50_0;
    %parti/s 256, 0, 2;
    %load/vec4 v000001cd1e7c7470_0;
    %parti/s 256, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001cd1e7c6f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7c8cd0_0, 0;
    %load/vec4 v000001cd1e7c8050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.15, 8;
    %load/vec4 v000001cd1e7c80f0_0;
    %assign/vec4 v000001cd1e7c6930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7c8cd0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001cd1e7c8910_0, 0;
T_71.15 ;
    %jmp T_71.8;
T_71.6 ;
    %load/vec4 v000001cd1e7c6ed0_0;
    %load/vec4 v000001cd1e7c6930_0;
    %parti/s 252, 0, 2;
    %load/vec4 v000001cd1e7c87d0_0;
    %mul;
    %add;
    %assign/vec4 v000001cd1e7c8eb0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001cd1e7c8910_0, 0;
    %jmp T_71.8;
T_71.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7c7fb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7c8910_0, 0;
    %jmp T_71.8;
T_71.8 ;
    %pop/vec4 1;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_000001cd1e42b050;
T_72 ;
    %wait E_000001cd1e70f4a0;
    %load/vec4 v000001cd1e7cae90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7cb2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7c7650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd1e7cb430_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v000001cd1e7cb2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %jmp T_72.8;
T_72.2 ;
    %load/vec4 v000001cd1e7c9130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001cd1e7cb2f0_0, 0;
T_72.9 ;
    %jmp T_72.8;
T_72.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001cd1e7cb2f0_0, 0;
    %jmp T_72.8;
T_72.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001cd1e7cb2f0_0, 0;
    %jmp T_72.8;
T_72.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001cd1e7cb2f0_0, 0;
    %jmp T_72.8;
T_72.6 ;
    %load/vec4 v000001cd1e7c89b0_0;
    %load/vec4 v000001cd1e7c8d70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cd1e7c8ff0_0;
    %load/vec4 v000001cd1e7c9090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001cd1e7cb430_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001cd1e7cb2f0_0, 0;
    %jmp T_72.8;
T_72.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd1e7c7650_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd1e7cb2f0_0, 0;
    %jmp T_72.8;
T_72.8 ;
    %pop/vec4 1;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ed25519_point_ops.v";
    "sha256_core.v";
    "tb_frost_v2.v";
    "frost_coordinator_v2.v";
    "frost_node_v2.v";
    "frost_protocol.v";
