Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 10:25:27 2025
| Host         : DESKTOP-5PFD2IV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file micro_control_sets_placed.rpt
| Design       : micro
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   288 |
|    Minimum number of control sets                        |   288 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   288 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |   278 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              85 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            9 |
| Yes          | No                    | No                     |              64 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2221 |          773 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+
|       Clock Signal      |             Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_led_OBUF_BUFG      | pc_inst/di_in_op_reg[0]              | di_in_op0                         |                1 |              5 |         5.00 |
|  clk_led_OBUF_BUFG      |                                      | seg_r                             |                1 |              5 |         5.00 |
|  clk_led_OBUF_BUFG      | ram_inst/reg_w_a0                    |                                   |                2 |              6 |         3.00 |
|  clk_led_OBUF_BUFG      | mem_base_pointer_diff[5]_i_1_n_0     |                                   |                3 |              7 |         2.33 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[75]_180                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | pc_inst/internal_counter[7]_i_1_n_0  | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[64]_191                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[5]_10            | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[13]_8            | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[10]_5            | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[1]_11            | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[11]_1            | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[12]_12           | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[9]_9             | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[3]_3             | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[8]_13            | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[15]_0            | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[6]_6             | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[14]_4            | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[0][7]_i_1__0_n_0 | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[2]_7             | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[4]_14            | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | registers_inst/regs[7]_2             | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | leds[7]_i_1_n_0                      | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | mem_base_pointer_change              | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | reg_w_c[7]_i_1_n_0                   |                                   |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | pc_in[7]_i_1_n_0                     |                                   |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[60]_195                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[67]_188                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[84]_171                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[9]_246                 | ram_inst/SR[0]                    |                7 |              8 |         1.14 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[98]_157                | ram_inst/SR[0]                    |                7 |              8 |         1.14 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[92]_163                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[8]_247                 | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[83]_172                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[96]_159                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[73]_182                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[130]_125               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[80]_175                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[87]_168                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[89]_166                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[90]_165                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[77]_178                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[91]_164                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[99]_156                | ram_inst/SR[0]                    |                8 |              8 |         1.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[94]_161                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[85]_170                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[95]_160                | ram_inst/SR[0]                    |                7 |              8 |         1.14 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[78]_177                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[88]_167                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[7]_248                 | ram_inst/SR[0]                    |                6 |              8 |         1.33 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[76]_179                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[82]_173                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[74]_181                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[81]_174                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[97]_158                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[86]_169                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[93]_162                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[79]_176                | ram_inst/SR[0]                    |                7 |              8 |         1.14 |
|  clk_led_OBUF_BUFG      | ram_inst/dout[7]_i_1_n_0             |                                   |                8 |              8 |         1.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[100]_155               | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[10]_245                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[117]_138               | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[125]_130               | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[129]_126               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[111]_144               | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[119]_136               | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[127]_128               | ram_inst/SR[0]                    |                8 |              8 |         1.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[101]_154               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[103]_152               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[110]_145               | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[12]_243                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[6]_249                 | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[0][7]_i_2_n_0          | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[106]_149               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[102]_153               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[131]_124               | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[132]_123               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[116]_139               | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[122]_133               | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[123]_132               | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[114]_141               | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[105]_150               | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[133]_122               | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[115]_140               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[120]_135               | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[121]_134               | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[124]_131               | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[128]_127               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[134]_121               | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[135]_120               | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[126]_129               | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[107]_148               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[108]_147               | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[112]_143               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[104]_151               | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[113]_142               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[109]_146               | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[118]_137               | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[11]_244                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[179]_76                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[17]_238                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[188]_67                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[144]_111               | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[163]_92                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[172]_83                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[189]_66                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[158]_97                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[154]_101               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[157]_98                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[149]_106               | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[156]_99                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[15]_240                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[160]_95                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[147]_108               | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[166]_89                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[138]_117               | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[161]_94                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[177]_78                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[186]_69                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[185]_70                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[18]_237                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[136]_119               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[159]_96                | ram_inst/SR[0]                    |                8 |              8 |         1.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[146]_109               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[168]_87                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[148]_107               | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[13]_242                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[165]_90                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[162]_93                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[167]_88                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[169]_86                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[16]_239                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[175]_80                | ram_inst/SR[0]                    |                6 |              8 |         1.33 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[171]_84                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[164]_91                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[140]_115               | ram_inst/SR[0]                    |                6 |              8 |         1.33 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[150]_105               | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[139]_116               | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[151]_104               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[170]_85                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[173]_82                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[137]_118               | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[14]_241                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[176]_79                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[178]_77                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[180]_75                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[181]_74                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[143]_112               | ram_inst/SR[0]                    |                6 |              8 |         1.33 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[182]_73                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[183]_72                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[145]_110               | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[184]_71                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[174]_81                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[187]_68                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[142]_113               | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[155]_100               | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[153]_102               | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[152]_103               | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[141]_114               | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[213]_42                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[195]_60                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[191]_64                | ram_inst/SR[0]                    |                8 |              8 |         1.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[19]_236                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[209]_46                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[217]_38                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[21]_234                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[197]_58                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[1]_254                 | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[198]_57                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[216]_39                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[218]_37                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[194]_61                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[221]_34                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[227]_28                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[202]_53                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[223]_32                | ram_inst/SR[0]                    |                8 |              8 |         1.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[229]_26                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[214]_41                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[231]_24                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[232]_23                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[233]_22                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[234]_21                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[235]_20                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[192]_63                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[193]_62                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[196]_59                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[204]_51                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[215]_40                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[220]_35                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[199]_56                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[224]_31                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[205]_50                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[210]_45                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[222]_33                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[211]_44                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[225]_30                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[226]_29                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[20]_235                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[228]_27                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[236]_19                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[237]_18                | ram_inst/SR[0]                    |                6 |              8 |         1.33 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[203]_52                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[208]_47                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[230]_25                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[22]_233                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[201]_54                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[219]_36                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[238]_17                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[190]_65                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[200]_55                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[207]_48                | ram_inst/SR[0]                    |                8 |              8 |         1.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[212]_43                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[206]_49                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[34]_221                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[2]_253                 | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[36]_219                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[245]_10                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[38]_217                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[40]_215                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[240]_15                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[25]_230                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[32]_223                | ram_inst/SR[0]                    |                6 |              8 |         1.33 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[248]_7                 | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[253]_2                 | ram_inst/SR[0]                    |                7 |              8 |         1.14 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[39]_216                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[41]_214                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[44]_211                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[35]_220                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[247]_8                 | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[3]_252                 | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[42]_213                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[250]_5                 | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[45]_210                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[47]_208                | ram_inst/SR[0]                    |                7 |              8 |         1.14 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[249]_6                 | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[49]_206                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[31]_224                | ram_inst/SR[0]                    |                8 |              8 |         1.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[50]_205                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[51]_204                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[53]_202                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[239]_16                | ram_inst/SR[0]                    |                7 |              8 |         1.14 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[23]_232                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[46]_209                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[54]_201                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[43]_212                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[242]_13                | ram_inst/SR[0]                    |                7 |              8 |         1.14 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[27]_228                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[243]_12                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[255]_0                 | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[28]_227                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[52]_203                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[4]_251                 | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[57]_198                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[58]_197                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[59]_196                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[56]_199                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[33]_222                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[48]_207                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[24]_231                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[252]_3                 | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[55]_200                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[37]_218                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[5]_250                 | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[251]_4                 | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[244]_11                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[29]_226                | ram_inst/SR[0]                    |                6 |              8 |         1.33 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[30]_225                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[246]_9                 | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[241]_14                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[26]_229                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[254]_1                 | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[70]_185                | ram_inst/SR[0]                    |                3 |              8 |         2.67 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[72]_183                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[69]_186                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[62]_193                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[71]_184                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[61]_194                | ram_inst/SR[0]                    |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[63]_192                | ram_inst/SR[0]                    |                8 |              8 |         1.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[66]_189                | ram_inst/SR[0]                    |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[65]_190                | ram_inst/SR[0]                    |                5 |              8 |         1.60 |
|  clk_led_OBUF_BUFG      | ram_inst/regs[68]_187                | ram_inst/SR[0]                    |                1 |              8 |         8.00 |
|  clk_led_OBUF_BUFG      | pc_inst/di_in_op_reg[0]              |                                   |                3 |             11 |         3.67 |
|  clk_led_OBUF_BUFG      | rom_fetched0                         | di_in_op0                         |                4 |             16 |         4.00 |
|  clk_led_OBUF_BUFG      | rst_IBUF                             |                                   |                5 |             16 |         3.20 |
|  clk_external_IBUF_BUFG |                                      |                                   |                6 |             19 |         3.17 |
|  clk_external_IBUF_BUFG |                                      | clk_div_inst/internal[25]_i_1_n_0 |                8 |             26 |         3.25 |
|  clk_led_OBUF_BUFG      |                                      |                                   |               26 |             66 |         2.54 |
+-------------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+


