[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/DefaultPatternAssign/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<196> s<195> l<1:1> el<1:0>
n<> u<2> t<PACKAGE> p<29> s<3> l<1:1> el<1:8>
n<foo_pkg> u<3> t<StringConst> p<29> s<27> l<1:9> el<1:16>
n<> u<4> t<IntegerAtomType_Int> p<5> l<2:13> el<2:16>
n<> u<5> t<Data_type> p<6> c<4> l<2:13> el<2:16>
n<> u<6> t<Data_type_or_implicit> p<25> c<5> s<24> l<2:13> el<2:16>
n<VALUE_TEMP> u<7> t<StringConst> p<23> s<22> l<2:17> el<2:27>
n<> u<8> t<IntegerAtomType_Int> p<9> l<2:30> el<2:33>
n<> u<9> t<Integer_type> p<10> c<8> l<2:30> el<2:33>
n<> u<10> t<Simple_type> p<11> c<9> l<2:30> el<2:33>
n<> u<11> t<Casting_type> p<18> c<10> s<17> l<2:30> el<2:33>
n<> u<12> t<Array_member_label> p<17> s<16> l<2:35> el<2:42>
n<1> u<13> t<IntConst> p<14> l<2:44> el<2:45>
n<> u<14> t<Primary_literal> p<15> c<13> l<2:44> el<2:45>
n<> u<15> t<Constant_primary> p<16> c<14> l<2:44> el<2:45>
n<> u<16> t<Constant_expression> p<17> c<15> l<2:44> el<2:45>
n<> u<17> t<Constant_concatenation> p<18> c<12> l<2:34> el<2:46>
n<> u<18> t<Constant_cast> p<19> c<11> l<2:30> el<2:46>
n<> u<19> t<Constant_primary> p<20> c<18> l<2:30> el<2:46>
n<> u<20> t<Constant_expression> p<21> c<19> l<2:30> el<2:46>
n<> u<21> t<Constant_mintypmax_expression> p<22> c<20> l<2:30> el<2:46>
n<> u<22> t<Constant_param_expression> p<23> c<21> l<2:30> el<2:46>
n<> u<23> t<Param_assignment> p<24> c<7> l<2:17> el<2:46>
n<> u<24> t<List_of_param_assignments> p<25> c<23> l<2:17> el<2:46>
n<> u<25> t<Parameter_declaration> p<26> c<6> l<2:3> el<2:46>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:3> el<2:47>
n<> u<27> t<Package_item> p<29> c<26> s<28> l<2:3> el<2:47>
n<> u<28> t<ENDPACKAGE> p<29> l<3:1> el<3:11>
n<> u<29> t<Package_declaration> p<30> c<2> l<1:1> el<3:11>
n<> u<30> t<Description> p<195> c<29> s<57> l<1:1> el<3:11>
n<module> u<31> t<Module_keyword> p<35> s<32> l<5:1> el<5:7>
n<bottom> u<32> t<StringConst> p<35> s<34> l<5:8> el<5:14>
n<> u<33> t<Port> p<34> l<5:16> el<5:16>
n<> u<34> t<List_of_ports> p<35> c<33> l<5:15> el<5:17>
n<> u<35> t<Module_nonansi_header> p<56> c<31> s<54> l<5:1> el<5:18>
n<> u<36> t<IntegerAtomType_Int> p<37> l<6:13> el<6:16>
n<> u<37> t<Data_type> p<38> c<36> l<6:13> el<6:16>
n<> u<38> t<Data_type_or_implicit> p<48> c<37> s<47> l<6:13> el<6:16>
n<VALUE> u<39> t<StringConst> p<46> s<45> l<6:17> el<6:22>
n<8> u<40> t<IntConst> p<41> l<6:25> el<6:26>
n<> u<41> t<Primary_literal> p<42> c<40> l<6:25> el<6:26>
n<> u<42> t<Constant_primary> p<43> c<41> l<6:25> el<6:26>
n<> u<43> t<Constant_expression> p<44> c<42> l<6:25> el<6:26>
n<> u<44> t<Constant_mintypmax_expression> p<45> c<43> l<6:25> el<6:26>
n<> u<45> t<Constant_param_expression> p<46> c<44> l<6:25> el<6:26>
n<> u<46> t<Param_assignment> p<47> c<39> l<6:17> el<6:26>
n<> u<47> t<List_of_param_assignments> p<48> c<46> l<6:17> el<6:26>
n<> u<48> t<Parameter_declaration> p<49> c<38> l<6:3> el<6:26>
n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<6:3> el<6:27>
n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<6:3> el<6:27>
n<> u<51> t<Module_common_item> p<52> c<50> l<6:3> el<6:27>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<6:3> el<6:27>
n<> u<53> t<Non_port_module_item> p<54> c<52> l<6:3> el<6:27>
n<> u<54> t<Module_item> p<56> c<53> s<55> l<6:3> el<6:27>
n<> u<55> t<ENDMODULE> p<56> l<7:1> el<7:10>
n<> u<56> t<Module_declaration> p<57> c<35> l<5:1> el<7:10>
n<> u<57> t<Description> p<195> c<56> s<120> l<5:1> el<7:10>
n<module> u<58> t<Module_keyword> p<62> s<59> l<9:1> el<9:7>
n<lower> u<59> t<StringConst> p<62> s<61> l<9:8> el<9:13>
n<> u<60> t<Port> p<61> l<9:15> el<9:15>
n<> u<61> t<List_of_ports> p<62> c<60> l<9:14> el<9:16>
n<> u<62> t<Module_nonansi_header> p<119> c<58> s<72> l<9:1> el<9:17>
n<foo_pkg> u<63> t<StringConst> p<64> l<10:10> el<10:17>
n<> u<64> t<Package_import_item> p<65> c<63> l<10:10> el<10:20>
n<> u<65> t<Package_import_declaration> p<66> c<64> l<10:3> el<10:21>
n<> u<66> t<Data_declaration> p<67> c<65> l<10:3> el<10:21>
n<> u<67> t<Package_or_generate_item_declaration> p<68> c<66> l<10:3> el<10:21>
n<> u<68> t<Module_or_generate_item_declaration> p<69> c<67> l<10:3> el<10:21>
n<> u<69> t<Module_common_item> p<70> c<68> l<10:3> el<10:21>
n<> u<70> t<Module_or_generate_item> p<71> c<69> l<10:3> el<10:21>
n<> u<71> t<Non_port_module_item> p<72> c<70> l<10:3> el<10:21>
n<> u<72> t<Module_item> p<119> c<71> s<97> l<10:3> el<10:21>
n<> u<73> t<IntegerAtomType_Int> p<74> l<11:13> el<11:16>
n<> u<74> t<Data_type> p<75> c<73> l<11:13> el<11:16>
n<> u<75> t<Data_type_or_implicit> p<91> c<74> s<90> l<11:13> el<11:16>
n<VALUE> u<76> t<StringConst> p<89> s<88> l<11:17> el<11:22>
n<VALUE_TEMP> u<77> t<StringConst> p<78> l<11:25> el<11:35>
n<> u<78> t<Primary_literal> p<79> c<77> l<11:25> el<11:35>
n<> u<79> t<Constant_primary> p<80> c<78> l<11:25> el<11:35>
n<> u<80> t<Constant_expression> p<86> c<79> s<85> l<11:25> el<11:35>
n<2> u<81> t<IntConst> p<82> l<11:38> el<11:39>
n<> u<82> t<Primary_literal> p<83> c<81> l<11:38> el<11:39>
n<> u<83> t<Constant_primary> p<84> c<82> l<11:38> el<11:39>
n<> u<84> t<Constant_expression> p<86> c<83> l<11:38> el<11:39>
n<> u<85> t<BinOp_Plus> p<86> s<84> l<11:36> el<11:37>
n<> u<86> t<Constant_expression> p<87> c<80> l<11:25> el<11:39>
n<> u<87> t<Constant_mintypmax_expression> p<88> c<86> l<11:25> el<11:39>
n<> u<88> t<Constant_param_expression> p<89> c<87> l<11:25> el<11:39>
n<> u<89> t<Param_assignment> p<90> c<76> l<11:17> el<11:39>
n<> u<90> t<List_of_param_assignments> p<91> c<89> l<11:17> el<11:39>
n<> u<91> t<Parameter_declaration> p<92> c<75> l<11:3> el<11:39>
n<> u<92> t<Package_or_generate_item_declaration> p<93> c<91> l<11:3> el<11:40>
n<> u<93> t<Module_or_generate_item_declaration> p<94> c<92> l<11:3> el<11:40>
n<> u<94> t<Module_common_item> p<95> c<93> l<11:3> el<11:40>
n<> u<95> t<Module_or_generate_item> p<96> c<94> l<11:3> el<11:40>
n<> u<96> t<Non_port_module_item> p<97> c<95> l<11:3> el<11:40>
n<> u<97> t<Module_item> p<119> c<96> s<117> l<11:3> el<11:40>
n<bottom> u<98> t<StringConst> p<114> s<108> l<12:3> el<12:9>
n<VALUE> u<99> t<StringConst> p<106> s<105> l<13:6> el<13:11>
n<VALUE> u<100> t<StringConst> p<101> l<13:12> el<13:17>
n<> u<101> t<Primary_literal> p<102> c<100> l<13:12> el<13:17>
n<> u<102> t<Primary> p<103> c<101> l<13:12> el<13:17>
n<> u<103> t<Expression> p<104> c<102> l<13:12> el<13:17>
n<> u<104> t<Mintypmax_expression> p<105> c<103> l<13:12> el<13:17>
n<> u<105> t<Param_expression> p<106> c<104> l<13:12> el<13:17>
n<> u<106> t<Named_parameter_assignment> p<107> c<99> l<13:5> el<13:18>
n<> u<107> t<List_of_parameter_assignments> p<108> c<106> l<13:5> el<13:18>
n<> u<108> t<Parameter_value_assignment> p<114> c<107> s<113> l<12:10> el<14:4>
n<bottom_u> u<109> t<StringConst> p<110> l<14:5> el<14:13>
n<> u<110> t<Name_of_instance> p<113> c<109> s<112> l<14:5> el<14:13>
n<> u<111> t<Ordered_port_connection> p<112> l<14:14> el<14:14>
n<> u<112> t<List_of_port_connections> p<113> c<111> l<14:14> el<14:14>
n<> u<113> t<Hierarchical_instance> p<114> c<110> l<14:5> el<14:15>
n<> u<114> t<Module_instantiation> p<115> c<98> l<12:3> el<14:16>
n<> u<115> t<Module_or_generate_item> p<116> c<114> l<12:3> el<14:16>
n<> u<116> t<Non_port_module_item> p<117> c<115> l<12:3> el<14:16>
n<> u<117> t<Module_item> p<119> c<116> s<118> l<12:3> el<14:16>
n<> u<118> t<ENDMODULE> p<119> l<15:1> el<15:10>
n<> u<119> t<Module_declaration> p<120> c<62> l<9:1> el<15:10>
n<> u<120> t<Description> p<195> c<119> s<157> l<9:1> el<15:10>
n<module> u<121> t<Module_keyword> p<125> s<122> l<17:1> el<17:7>
n<upper> u<122> t<StringConst> p<125> s<124> l<17:8> el<17:13>
n<> u<123> t<Port> p<124> l<17:15> el<17:15>
n<> u<124> t<List_of_ports> p<125> c<123> l<17:14> el<17:16>
n<> u<125> t<Module_nonansi_header> p<156> c<121> s<144> l<17:1> el<17:17>
n<> u<126> t<IntegerAtomType_Int> p<127> l<18:13> el<18:16>
n<> u<127> t<Data_type> p<128> c<126> l<18:13> el<18:16>
n<> u<128> t<Data_type_or_implicit> p<138> c<127> s<137> l<18:13> el<18:16>
n<VALUE> u<129> t<StringConst> p<136> s<135> l<18:17> el<18:22>
n<7> u<130> t<IntConst> p<131> l<18:25> el<18:26>
n<> u<131> t<Primary_literal> p<132> c<130> l<18:25> el<18:26>
n<> u<132> t<Constant_primary> p<133> c<131> l<18:25> el<18:26>
n<> u<133> t<Constant_expression> p<134> c<132> l<18:25> el<18:26>
n<> u<134> t<Constant_mintypmax_expression> p<135> c<133> l<18:25> el<18:26>
n<> u<135> t<Constant_param_expression> p<136> c<134> l<18:25> el<18:26>
n<> u<136> t<Param_assignment> p<137> c<129> l<18:17> el<18:26>
n<> u<137> t<List_of_param_assignments> p<138> c<136> l<18:17> el<18:26>
n<> u<138> t<Parameter_declaration> p<139> c<128> l<18:3> el<18:26>
n<> u<139> t<Package_or_generate_item_declaration> p<140> c<138> l<18:3> el<18:27>
n<> u<140> t<Module_or_generate_item_declaration> p<141> c<139> l<18:3> el<18:27>
n<> u<141> t<Module_common_item> p<142> c<140> l<18:3> el<18:27>
n<> u<142> t<Module_or_generate_item> p<143> c<141> l<18:3> el<18:27>
n<> u<143> t<Non_port_module_item> p<144> c<142> l<18:3> el<18:27>
n<> u<144> t<Module_item> p<156> c<143> s<154> l<18:3> el<18:27>
n<lower> u<145> t<StringConst> p<151> s<150> l<19:3> el<19:8>
n<lower_u> u<146> t<StringConst> p<147> l<19:9> el<19:16>
n<> u<147> t<Name_of_instance> p<150> c<146> s<149> l<19:9> el<19:16>
n<> u<148> t<Ordered_port_connection> p<149> l<19:18> el<19:18>
n<> u<149> t<List_of_port_connections> p<150> c<148> l<19:18> el<19:18>
n<> u<150> t<Hierarchical_instance> p<151> c<147> l<19:9> el<19:19>
n<> u<151> t<Module_instantiation> p<152> c<145> l<19:3> el<19:20>
n<> u<152> t<Module_or_generate_item> p<153> c<151> l<19:3> el<19:20>
n<> u<153> t<Non_port_module_item> p<154> c<152> l<19:3> el<19:20>
n<> u<154> t<Module_item> p<156> c<153> s<155> l<19:3> el<19:20>
n<> u<155> t<ENDMODULE> p<156> l<20:1> el<20:10>
n<> u<156> t<Module_declaration> p<157> c<125> l<17:1> el<20:10>
n<> u<157> t<Description> p<195> c<156> s<194> l<17:1> el<20:10>
n<module> u<158> t<Module_keyword> p<162> s<159> l<22:1> el<22:7>
n<top> u<159> t<StringConst> p<162> s<161> l<22:8> el<22:11>
n<> u<160> t<Port> p<161> l<22:13> el<22:13>
n<> u<161> t<List_of_ports> p<162> c<160> l<22:12> el<22:14>
n<> u<162> t<Module_nonansi_header> p<193> c<158> s<181> l<22:1> el<22:15>
n<> u<163> t<IntegerAtomType_Int> p<164> l<23:13> el<23:16>
n<> u<164> t<Data_type> p<165> c<163> l<23:13> el<23:16>
n<> u<165> t<Data_type_or_implicit> p<175> c<164> s<174> l<23:13> el<23:16>
n<VALUE> u<166> t<StringConst> p<173> s<172> l<23:17> el<23:22>
n<5> u<167> t<IntConst> p<168> l<23:25> el<23:26>
n<> u<168> t<Primary_literal> p<169> c<167> l<23:25> el<23:26>
n<> u<169> t<Constant_primary> p<170> c<168> l<23:25> el<23:26>
n<> u<170> t<Constant_expression> p<171> c<169> l<23:25> el<23:26>
n<> u<171> t<Constant_mintypmax_expression> p<172> c<170> l<23:25> el<23:26>
n<> u<172> t<Constant_param_expression> p<173> c<171> l<23:25> el<23:26>
n<> u<173> t<Param_assignment> p<174> c<166> l<23:17> el<23:26>
n<> u<174> t<List_of_param_assignments> p<175> c<173> l<23:17> el<23:26>
n<> u<175> t<Parameter_declaration> p<176> c<165> l<23:3> el<23:26>
n<> u<176> t<Package_or_generate_item_declaration> p<177> c<175> l<23:3> el<23:27>
n<> u<177> t<Module_or_generate_item_declaration> p<178> c<176> l<23:3> el<23:27>
n<> u<178> t<Module_common_item> p<179> c<177> l<23:3> el<23:27>
n<> u<179> t<Module_or_generate_item> p<180> c<178> l<23:3> el<23:27>
n<> u<180> t<Non_port_module_item> p<181> c<179> l<23:3> el<23:27>
n<> u<181> t<Module_item> p<193> c<180> s<191> l<23:3> el<23:27>
n<upper> u<182> t<StringConst> p<188> s<187> l<24:3> el<24:8>
n<upper_u> u<183> t<StringConst> p<184> l<24:9> el<24:16>
n<> u<184> t<Name_of_instance> p<187> c<183> s<186> l<24:9> el<24:16>
n<> u<185> t<Ordered_port_connection> p<186> l<24:17> el<24:17>
n<> u<186> t<List_of_port_connections> p<187> c<185> l<24:17> el<24:17>
n<> u<187> t<Hierarchical_instance> p<188> c<184> l<24:9> el<24:18>
n<> u<188> t<Module_instantiation> p<189> c<182> l<24:3> el<24:20>
n<> u<189> t<Module_or_generate_item> p<190> c<188> l<24:3> el<24:20>
n<> u<190> t<Non_port_module_item> p<191> c<189> l<24:3> el<24:20>
n<> u<191> t<Module_item> p<193> c<190> s<192> l<24:3> el<24:20>
n<> u<192> t<ENDMODULE> p<193> l<25:1> el<25:10>
n<> u<193> t<Module_declaration> p<194> c<162> l<22:1> el<25:10>
n<> u<194> t<Description> p<195> c<193> l<22:1> el<25:10>
n<> u<195> t<Source_text> p<196> c<30> l<1:1> el<25:10>
n<> u<196> t<Top_level_rule> c<1> l<1:1> el<25:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:1:1: No timescale set for "foo_pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:5:1: No timescale set for "bottom".

[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:9:1: No timescale set for "lower".

[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:17:1: No timescale set for "upper".

[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:22:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:1:1: Compile package "foo_pkg".

[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:5:1: Compile module "work@bottom".

[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:9:1: Compile module "work@lower".

[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:22:1: Compile module "work@top".

[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:17:1: Compile module "work@upper".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:22:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              29
design                                                 1
import_typespec                                        1
int_typespec                                          25
module_inst                                           15
operation                                             16
package                                                2
param_assign                                          14
parameter                                             15
ref_module                                             3
ref_obj                                               48
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              29
design                                                 1
import_typespec                                        1
int_typespec                                          25
module_inst                                           15
operation                                             16
package                                                2
param_assign                                          14
parameter                                             15
ref_module                                             3
ref_obj                                               48
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefaultPatternAssign/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/DefaultPatternAssign/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/DefaultPatternAssign/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: foo_pkg (foo_pkg::), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:foo_pkg
  |vpiFullName:foo_pkg::
  |vpiParameter:
  \_parameter: (foo_pkg::VALUE_TEMP), line:2:17, endln:2:27
    |vpiParent:
    \_package: foo_pkg (foo_pkg::), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
    |vpiTypespec:
    \_ref_obj: (foo_pkg::VALUE_TEMP)
      |vpiParent:
      \_parameter: (foo_pkg::VALUE_TEMP), line:2:17, endln:2:27
      |vpiFullName:foo_pkg::VALUE_TEMP
      |vpiActual:
      \_int_typespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:VALUE_TEMP
    |vpiFullName:foo_pkg::VALUE_TEMP
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:46
    |vpiParent:
    \_package: foo_pkg (foo_pkg::), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
    |vpiRhs:
    \_operation: , line:2:30, endln:2:46
      |vpiParent:
      \_param_assign: , line:2:17, endln:2:46
      |vpiTypespec:
      \_ref_obj: (foo_pkg)
        |vpiParent:
        \_operation: , line:2:30, endln:2:46
        |vpiFullName:foo_pkg
        |vpiActual:
        \_int_typespec: , line:2:30, endln:2:33
      |vpiOpType:67
      |vpiOperand:
      \_operation: , line:2:34, endln:2:46
        |vpiParent:
        \_operation: , line:2:30, endln:2:46
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (foo_pkg::default), line:2:35, endln:2:42
          |vpiParent:
          \_operation: , line:2:34, endln:2:46
          |vpiName:default
          |vpiFullName:foo_pkg::default
          |vpiStructMember:1
        |vpiOperand:
        \_constant: , line:2:44, endln:2:45
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_parameter: (foo_pkg::VALUE_TEMP), line:2:17, endln:2:27
  |vpiDefName:foo_pkg
|uhdmtopPackages:
\_package: foo_pkg (foo_pkg::), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:foo_pkg
  |vpiFullName:foo_pkg::
  |vpiParameter:
  \_parameter: (foo_pkg::VALUE_TEMP), line:2:17, endln:2:27
    |vpiParent:
    \_package: foo_pkg (foo_pkg::), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
    |INT:-1
    |vpiTypespec:
    \_ref_obj: (foo_pkg::VALUE_TEMP)
      |vpiParent:
      \_parameter: (foo_pkg::VALUE_TEMP), line:2:17, endln:2:27
      |vpiFullName:foo_pkg::VALUE_TEMP
      |vpiActual:
      \_int_typespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:VALUE_TEMP
    |vpiFullName:foo_pkg::VALUE_TEMP
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:46
    |vpiParent:
    \_package: foo_pkg (foo_pkg::), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
    |vpiRhs:
    \_constant: 
      |vpiParent:
      \_param_assign: , line:2:17, endln:2:46
      |vpiDecompile:-1
      |vpiSize:32
      |INT:-1
      |vpiTypespec:
      \_ref_obj: (foo_pkg)
        |vpiParent:
        \_constant: 
        |vpiFullName:foo_pkg
        |vpiActual:
        \_int_typespec: , line:2:13, endln:2:16
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (foo_pkg::VALUE_TEMP), line:2:17, endln:2:27
  |vpiDefName:foo_pkg
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:5:1, endln:7:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@bottom
  |vpiParameter:
  \_parameter: (work@bottom.VALUE), line:6:17, endln:6:22
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:5:1, endln:7:10
    |UINT:8
    |vpiTypespec:
    \_ref_obj: (work@bottom.VALUE)
      |vpiParent:
      \_parameter: (work@bottom.VALUE), line:6:17, endln:6:22
      |vpiFullName:work@bottom.VALUE
      |vpiActual:
      \_int_typespec: , line:6:13, endln:6:16
    |vpiSigned:1
    |vpiName:VALUE
    |vpiFullName:work@bottom.VALUE
  |vpiParamAssign:
  \_param_assign: , line:6:17, endln:6:26
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:5:1, endln:7:10
    |vpiRhs:
    \_constant: , line:6:25, endln:6:26
      |vpiParent:
      \_param_assign: , line:6:17, endln:6:26
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_obj: (work@bottom)
        |vpiParent:
        \_constant: , line:6:25, endln:6:26
        |vpiFullName:work@bottom
        |vpiActual:
        \_int_typespec: , line:6:13, endln:6:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@bottom.VALUE), line:6:17, endln:6:22
  |vpiDefName:work@bottom
|uhdmallModules:
\_module_inst: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@lower
  |vpiParameter:
  \_parameter: (work@lower.VALUE_TEMP), line:2:17, endln:2:27
    |vpiParent:
    \_module_inst: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
    |INT:-1
    |vpiTypespec:
    \_ref_obj: (work@lower.VALUE_TEMP)
      |vpiParent:
      \_parameter: (work@lower.VALUE_TEMP), line:2:17, endln:2:27
      |vpiFullName:work@lower.VALUE_TEMP
      |vpiActual:
      \_int_typespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:VALUE_TEMP
    |vpiFullName:work@lower.VALUE_TEMP
    |vpiImported:foo_pkg
  |vpiParameter:
  \_parameter: (work@lower.VALUE), line:11:17, endln:11:22
    |vpiParent:
    \_module_inst: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
    |vpiTypespec:
    \_ref_obj: (work@lower.VALUE)
      |vpiParent:
      \_parameter: (work@lower.VALUE), line:11:17, endln:11:22
      |vpiFullName:work@lower.VALUE
      |vpiActual:
      \_int_typespec: , line:11:13, endln:11:16
    |vpiSigned:1
    |vpiName:VALUE
    |vpiFullName:work@lower.VALUE
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:46
    |vpiParent:
    \_module_inst: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
    |vpiRhs:
    \_constant: 
      |vpiParent:
      \_param_assign: , line:2:17, endln:2:46
      |vpiDecompile:-1
      |vpiSize:32
      |INT:-1
      |vpiTypespec:
      \_ref_obj: (work@lower)
        |vpiParent:
        \_constant: 
        |vpiFullName:work@lower
        |vpiActual:
        \_int_typespec: , line:2:13, endln:2:16
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@lower.VALUE_TEMP), line:2:17, endln:2:27
      |vpiParent:
      \_param_assign: , line:2:17, endln:2:46
      |INT:-1
      |vpiTypespec:
      \_ref_obj: (work@lower.VALUE_TEMP)
        |vpiParent:
        \_parameter: (work@lower.VALUE_TEMP), line:2:17, endln:2:27
        |vpiFullName:work@lower.VALUE_TEMP
        |vpiActual:
        \_int_typespec: , line:2:13, endln:2:16
      |vpiSigned:1
      |vpiName:VALUE_TEMP
      |vpiFullName:work@lower.VALUE_TEMP
      |vpiImported:foo_pkg
  |vpiParamAssign:
  \_param_assign: , line:11:17, endln:11:39
    |vpiParent:
    \_module_inst: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
    |vpiRhs:
    \_operation: , line:11:25, endln:11:39
      |vpiParent:
      \_param_assign: , line:11:17, endln:11:39
      |vpiOpType:24
      |vpiOperand:
      \_constant: , line:11:25, endln:11:35
        |vpiParent:
        \_operation: , line:11:25, endln:11:39
        |vpiDecompile:-1
        |vpiSize:32
        |INT:-1
        |vpiTypespec:
        \_ref_obj: (work@lower)
          |vpiParent:
          \_constant: , line:11:25, endln:11:35
          |vpiFullName:work@lower
          |vpiActual:
          \_int_typespec: , line:2:13, endln:2:16
        |vpiConstType:7
      |vpiOperand:
      \_constant: , line:11:38, endln:11:39
        |vpiParent:
        \_operation: , line:11:25, endln:11:39
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@lower.VALUE), line:11:17, endln:11:22
  |vpiTypedef:
  \_import_typespec: (foo_pkg), line:10:10, endln:10:20
  |vpiDefName:work@lower
  |vpiRefModule:
  \_ref_module: work@bottom (bottom_u), line:14:5, endln:14:13
    |vpiParent:
    \_module_inst: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
    |vpiName:bottom_u
    |vpiDefName:work@bottom
    |vpiActual:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:5:1, endln:7:10
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.VALUE), line:23:17, endln:23:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
    |UINT:5
    |vpiTypespec:
    \_ref_obj: (work@top.VALUE)
      |vpiParent:
      \_parameter: (work@top.VALUE), line:23:17, endln:23:22
      |vpiFullName:work@top.VALUE
      |vpiActual:
      \_int_typespec: , line:23:13, endln:23:16
    |vpiSigned:1
    |vpiName:VALUE
    |vpiFullName:work@top.VALUE
  |vpiParamAssign:
  \_param_assign: , line:23:17, endln:23:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
    |vpiRhs:
    \_constant: , line:23:25, endln:23:26
      |vpiParent:
      \_param_assign: , line:23:17, endln:23:26
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiTypespec:
      \_ref_obj: (work@top)
        |vpiParent:
        \_constant: , line:23:25, endln:23:26
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:23:13, endln:23:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.VALUE), line:23:17, endln:23:22
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@upper (upper_u), line:24:9, endln:24:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
    |vpiName:upper_u
    |vpiDefName:work@upper
    |vpiActual:
    \_module_inst: work@upper (work@upper), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:17:1, endln:20:10
|uhdmallModules:
\_module_inst: work@upper (work@upper), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:17:1, endln:20:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@upper
  |vpiParameter:
  \_parameter: (work@upper.VALUE), line:18:17, endln:18:22
    |vpiParent:
    \_module_inst: work@upper (work@upper), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:17:1, endln:20:10
    |UINT:7
    |vpiTypespec:
    \_ref_obj: (work@upper.VALUE)
      |vpiParent:
      \_parameter: (work@upper.VALUE), line:18:17, endln:18:22
      |vpiFullName:work@upper.VALUE
      |vpiActual:
      \_int_typespec: , line:18:13, endln:18:16
    |vpiSigned:1
    |vpiName:VALUE
    |vpiFullName:work@upper.VALUE
  |vpiParamAssign:
  \_param_assign: , line:18:17, endln:18:26
    |vpiParent:
    \_module_inst: work@upper (work@upper), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:17:1, endln:20:10
    |vpiRhs:
    \_constant: , line:18:25, endln:18:26
      |vpiParent:
      \_param_assign: , line:18:17, endln:18:26
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiTypespec:
      \_ref_obj: (work@upper)
        |vpiParent:
        \_constant: , line:18:25, endln:18:26
        |vpiFullName:work@upper
        |vpiActual:
        \_int_typespec: , line:18:13, endln:18:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@upper.VALUE), line:18:17, endln:18:22
  |vpiDefName:work@upper
  |vpiRefModule:
  \_ref_module: work@lower (lower_u), line:19:9, endln:19:16
    |vpiParent:
    \_module_inst: work@upper (work@upper), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:17:1, endln:20:10
    |vpiName:lower_u
    |vpiDefName:work@lower
    |vpiActual:
    \_module_inst: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.VALUE), line:23:17, endln:23:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
    |UINT:5
    |vpiTypespec:
    \_ref_obj: (work@top.VALUE)
      |vpiParent:
      \_parameter: (work@top.VALUE), line:23:17, endln:23:22
      |vpiFullName:work@top.VALUE
      |vpiActual:
      \_int_typespec: , line:23:13, endln:23:16
    |vpiSigned:1
    |vpiName:VALUE
    |vpiFullName:work@top.VALUE
  |vpiParamAssign:
  \_param_assign: , line:23:17, endln:23:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
    |vpiRhs:
    \_constant: , line:23:25, endln:23:26
      |vpiParent:
      \_param_assign: , line:23:17, endln:23:26
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_ref_obj: (work@top)
        |vpiParent:
        \_constant: , line:23:25, endln:23:26
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:23:13, endln:23:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.VALUE), line:23:17, endln:23:22
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@upper (work@top.upper_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:24:3, endln:24:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
    |vpiName:upper_u
    |vpiFullName:work@top.upper_u
    |vpiParameter:
    \_parameter: (work@top.upper_u.VALUE), line:18:17, endln:18:22
      |vpiParent:
      \_module_inst: work@upper (work@top.upper_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:24:3, endln:24:20
      |UINT:7
      |vpiTypespec:
      \_ref_obj: (work@top.upper_u.VALUE)
        |vpiParent:
        \_parameter: (work@top.upper_u.VALUE), line:18:17, endln:18:22
        |vpiFullName:work@top.upper_u.VALUE
        |vpiActual:
        \_int_typespec: , line:18:13, endln:18:16
      |vpiSigned:1
      |vpiName:VALUE
      |vpiFullName:work@top.upper_u.VALUE
    |vpiParamAssign:
    \_param_assign: , line:18:17, endln:18:26
      |vpiParent:
      \_module_inst: work@upper (work@top.upper_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:24:3, endln:24:20
      |vpiRhs:
      \_constant: , line:18:25, endln:18:26
        |vpiParent:
        \_param_assign: , line:18:17, endln:18:26
        |vpiDecompile:7
        |vpiSize:32
        |UINT:7
        |vpiTypespec:
        \_ref_obj: (work@top.upper_u)
          |vpiParent:
          \_constant: , line:18:25, endln:18:26
          |vpiFullName:work@top.upper_u
          |vpiActual:
          \_int_typespec: , line:18:13, endln:18:16
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.upper_u.VALUE), line:18:17, endln:18:22
    |vpiDefName:work@upper
    |vpiDefFile:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv
    |vpiDefLineNo:17
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
    |vpiModule:
    \_module_inst: work@lower (work@top.upper_u.lower_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:19:3, endln:19:20
      |vpiParent:
      \_module_inst: work@upper (work@top.upper_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:24:3, endln:24:20
      |vpiName:lower_u
      |vpiFullName:work@top.upper_u.lower_u
      |vpiParameter:
      \_parameter: (work@top.upper_u.lower_u.VALUE_TEMP), line:2:17, endln:2:27
        |vpiParent:
        \_module_inst: work@lower (work@top.upper_u.lower_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:19:3, endln:19:20
        |INT:-1
        |vpiTypespec:
        \_ref_obj: (work@top.upper_u.lower_u.VALUE_TEMP)
          |vpiParent:
          \_parameter: (work@top.upper_u.lower_u.VALUE_TEMP), line:2:17, endln:2:27
          |vpiFullName:work@top.upper_u.lower_u.VALUE_TEMP
          |vpiActual:
          \_int_typespec: , line:2:13, endln:2:16
        |vpiSigned:1
        |vpiName:VALUE_TEMP
        |vpiFullName:work@top.upper_u.lower_u.VALUE_TEMP
        |vpiImported:foo_pkg
      |vpiParameter:
      \_parameter: (work@top.upper_u.lower_u.VALUE), line:11:17, endln:11:22
        |vpiParent:
        \_module_inst: work@lower (work@top.upper_u.lower_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:19:3, endln:19:20
        |vpiTypespec:
        \_ref_obj: (work@top.upper_u.lower_u.VALUE)
          |vpiParent:
          \_parameter: (work@top.upper_u.lower_u.VALUE), line:11:17, endln:11:22
          |vpiFullName:work@top.upper_u.lower_u.VALUE
          |vpiActual:
          \_int_typespec: , line:11:13, endln:11:16
        |vpiSigned:1
        |vpiName:VALUE
        |vpiFullName:work@top.upper_u.lower_u.VALUE
      |vpiParamAssign:
      \_param_assign: , line:2:17, endln:2:46
        |vpiParent:
        \_module_inst: work@lower (work@top.upper_u.lower_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:19:3, endln:19:20
        |vpiRhs:
        \_operation: , line:2:30, endln:2:46
          |vpiParent:
          \_param_assign: , line:2:17, endln:2:46
          |vpiTypespec:
          \_ref_obj: (work@top.upper_u.lower_u)
            |vpiParent:
            \_operation: , line:2:30, endln:2:46
            |vpiFullName:work@top.upper_u.lower_u
            |vpiActual:
            \_int_typespec: , line:2:30, endln:2:33
          |vpiOpType:67
          |vpiOperand:
          \_operation: , line:2:34, endln:2:46
            |vpiParent:
            \_operation: , line:2:30, endln:2:46
            |vpiOpType:33
            |vpiOperand:
            \_ref_obj: (work@top.upper_u.lower_u.default), line:2:35, endln:2:42
              |vpiParent:
              \_operation: , line:2:34, endln:2:46
              |vpiName:default
              |vpiFullName:work@top.upper_u.lower_u.default
              |vpiStructMember:1
            |vpiOperand:
            \_constant: , line:2:44, endln:2:45
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.upper_u.lower_u.VALUE_TEMP), line:2:17, endln:2:27
      |vpiParamAssign:
      \_param_assign: , line:11:17, endln:11:39
        |vpiParent:
        \_module_inst: work@lower (work@top.upper_u.lower_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:19:3, endln:19:20
        |vpiRhs:
        \_constant: , line:11:25, endln:11:39
          |vpiParent:
          \_param_assign: , line:11:17, endln:11:39
          |vpiDecompile:1
          |vpiSize:32
          |INT:1
          |vpiTypespec:
          \_ref_obj: (work@top.upper_u.lower_u)
            |vpiParent:
            \_constant: , line:11:25, endln:11:39
            |vpiFullName:work@top.upper_u.lower_u
            |vpiActual:
            \_int_typespec: , line:11:13, endln:11:16
          |vpiConstType:7
        |vpiLhs:
        \_parameter: (work@top.upper_u.lower_u.VALUE), line:11:17, endln:11:22
      |vpiTypedef:
      \_import_typespec: (foo_pkg), line:10:10, endln:10:20
      |vpiDefName:work@lower
      |vpiDefFile:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv
      |vpiDefLineNo:9
      |vpiInstance:
      \_module_inst: work@upper (work@top.upper_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:24:3, endln:24:20
      |vpiModule:
      \_module_inst: work@bottom (work@top.upper_u.lower_u.bottom_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:12:3, endln:14:16
        |vpiParent:
        \_module_inst: work@lower (work@top.upper_u.lower_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:19:3, endln:19:20
        |vpiName:bottom_u
        |vpiFullName:work@top.upper_u.lower_u.bottom_u
        |vpiParameter:
        \_parameter: (work@top.upper_u.lower_u.bottom_u.VALUE), line:6:17, endln:6:22
          |vpiParent:
          \_module_inst: work@bottom (work@top.upper_u.lower_u.bottom_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:12:3, endln:14:16
          |UINT:8
          |vpiTypespec:
          \_ref_obj: (work@top.upper_u.lower_u.bottom_u.VALUE)
            |vpiParent:
            \_parameter: (work@top.upper_u.lower_u.bottom_u.VALUE), line:6:17, endln:6:22
            |vpiFullName:work@top.upper_u.lower_u.bottom_u.VALUE
            |vpiActual:
            \_int_typespec: , line:6:13, endln:6:16
          |vpiSigned:1
          |vpiName:VALUE
          |vpiFullName:work@top.upper_u.lower_u.bottom_u.VALUE
        |vpiParamAssign:
        \_param_assign: , line:6:17, endln:6:26
          |vpiParent:
          \_module_inst: work@bottom (work@top.upper_u.lower_u.bottom_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:12:3, endln:14:16
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:6:25, endln:6:26
            |vpiParent:
            \_param_assign: , line:6:17, endln:6:26
            |vpiDecompile:1
            |vpiSize:32
            |INT:1
            |vpiTypespec:
            \_ref_obj: (work@top.upper_u.lower_u.bottom_u)
              |vpiParent:
              \_constant: , line:6:25, endln:6:26
              |vpiFullName:work@top.upper_u.lower_u.bottom_u
              |vpiActual:
              \_int_typespec: , line:6:13, endln:6:16
            |vpiConstType:7
          |vpiLhs:
          \_parameter: (work@top.upper_u.lower_u.bottom_u.VALUE), line:6:17, endln:6:22
        |vpiDefName:work@bottom
        |vpiDefFile:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv
        |vpiDefLineNo:5
        |vpiInstance:
        \_module_inst: work@lower (work@top.upper_u.lower_u), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:19:3, endln:19:20
\_weaklyReferenced:
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_parameter: (foo_pkg::VALUE_TEMP), line:2:17, endln:2:27
  |vpiInstance:
  \_package: foo_pkg (foo_pkg::), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
  |vpiSigned:1
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_parameter: (foo_pkg::VALUE_TEMP), line:2:17, endln:2:27
  |vpiInstance:
  \_package: foo_pkg (foo_pkg::), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
  |vpiSigned:1
\_int_typespec: , line:2:30, endln:2:33
  |vpiInstance:
  \_package: foo_pkg (foo_pkg::), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
  |vpiSigned:1
\_int_typespec: , line:6:13, endln:6:16
  |vpiParent:
  \_parameter: (work@bottom.VALUE), line:6:17, endln:6:22
  |vpiSigned:1
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_ref_obj: (work@lower.VALUE_TEMP)
  |vpiInstance:
  \_package: foo_pkg (foo_pkg::), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
  |vpiSigned:1
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_ref_obj: (work@lower)
  |vpiInstance:
  \_package: foo_pkg (foo_pkg::), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
  |vpiSigned:1
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_ref_obj: (work@lower.VALUE_TEMP)
  |vpiInstance:
  \_package: foo_pkg (foo_pkg::), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
  |vpiSigned:1
\_int_typespec: , line:11:13, endln:11:16
  |vpiParent:
  \_parameter: (work@lower.VALUE), line:11:17, endln:11:22
  |vpiSigned:1
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_ref_obj: (work@lower)
  |vpiInstance:
  \_package: foo_pkg (foo_pkg::), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
  |vpiSigned:1
\_int_typespec: , line:23:13, endln:23:16
  |vpiParent:
  \_parameter: (work@top.VALUE), line:23:17, endln:23:22
  |vpiSigned:1
\_int_typespec: , line:18:13, endln:18:16
  |vpiParent:
  \_parameter: (work@upper.VALUE), line:18:17, endln:18:22
  |vpiSigned:1
\_int_typespec: , line:2:30, endln:2:33
  |vpiSigned:1
\_int_typespec: , line:23:13, endln:23:16
  |vpiParent:
  \_ref_obj: (work@top.VALUE)
  |vpiSigned:1
\_int_typespec: , line:18:13, endln:18:16
  |vpiParent:
  \_ref_obj: (work@top.upper_u.VALUE)
  |vpiSigned:1
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_ref_obj: (work@top.upper_u.lower_u.VALUE_TEMP)
  |vpiInstance:
  \_package: foo_pkg (foo_pkg::), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
  |vpiSigned:1
\_int_typespec: , line:11:13, endln:11:16
  |vpiParent:
  \_ref_obj: (work@top.upper_u.lower_u.VALUE)
  |vpiSigned:1
\_int_typespec: , line:6:13, endln:6:16
  |vpiParent:
  \_ref_obj: (work@top.upper_u.lower_u.bottom_u.VALUE)
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv | ${SURELOG_DIR}/build/regression/DefaultPatternAssign/roundtrip/dut_000.sv | 7 | 25 |