/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Pin_Col1 */
#define Pin_Col1__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Pin_Col1__0__MASK 0x40u
#define Pin_Col1__0__PC CYREG_PRT2_PC6
#define Pin_Col1__0__PORT 2u
#define Pin_Col1__0__SHIFT 6u
#define Pin_Col1__AG CYREG_PRT2_AG
#define Pin_Col1__AMUX CYREG_PRT2_AMUX
#define Pin_Col1__BIE CYREG_PRT2_BIE
#define Pin_Col1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Col1__BYP CYREG_PRT2_BYP
#define Pin_Col1__CTL CYREG_PRT2_CTL
#define Pin_Col1__DM0 CYREG_PRT2_DM0
#define Pin_Col1__DM1 CYREG_PRT2_DM1
#define Pin_Col1__DM2 CYREG_PRT2_DM2
#define Pin_Col1__DR CYREG_PRT2_DR
#define Pin_Col1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Col1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Col1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Col1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Col1__MASK 0x40u
#define Pin_Col1__PORT 2u
#define Pin_Col1__PRT CYREG_PRT2_PRT
#define Pin_Col1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Col1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Col1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Col1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Col1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Col1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Col1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Col1__PS CYREG_PRT2_PS
#define Pin_Col1__SHIFT 6u
#define Pin_Col1__SLW CYREG_PRT2_SLW

/* Pin_Col2 */
#define Pin_Col2__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Pin_Col2__0__MASK 0x08u
#define Pin_Col2__0__PC CYREG_PRT2_PC3
#define Pin_Col2__0__PORT 2u
#define Pin_Col2__0__SHIFT 3u
#define Pin_Col2__AG CYREG_PRT2_AG
#define Pin_Col2__AMUX CYREG_PRT2_AMUX
#define Pin_Col2__BIE CYREG_PRT2_BIE
#define Pin_Col2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Col2__BYP CYREG_PRT2_BYP
#define Pin_Col2__CTL CYREG_PRT2_CTL
#define Pin_Col2__DM0 CYREG_PRT2_DM0
#define Pin_Col2__DM1 CYREG_PRT2_DM1
#define Pin_Col2__DM2 CYREG_PRT2_DM2
#define Pin_Col2__DR CYREG_PRT2_DR
#define Pin_Col2__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Col2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Col2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Col2__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Col2__MASK 0x08u
#define Pin_Col2__PORT 2u
#define Pin_Col2__PRT CYREG_PRT2_PRT
#define Pin_Col2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Col2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Col2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Col2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Col2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Col2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Col2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Col2__PS CYREG_PRT2_PS
#define Pin_Col2__SHIFT 3u
#define Pin_Col2__SLW CYREG_PRT2_SLW

/* Pin_Col3 */
#define Pin_Col3__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Pin_Col3__0__MASK 0x01u
#define Pin_Col3__0__PC CYREG_PRT2_PC0
#define Pin_Col3__0__PORT 2u
#define Pin_Col3__0__SHIFT 0u
#define Pin_Col3__AG CYREG_PRT2_AG
#define Pin_Col3__AMUX CYREG_PRT2_AMUX
#define Pin_Col3__BIE CYREG_PRT2_BIE
#define Pin_Col3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Col3__BYP CYREG_PRT2_BYP
#define Pin_Col3__CTL CYREG_PRT2_CTL
#define Pin_Col3__DM0 CYREG_PRT2_DM0
#define Pin_Col3__DM1 CYREG_PRT2_DM1
#define Pin_Col3__DM2 CYREG_PRT2_DM2
#define Pin_Col3__DR CYREG_PRT2_DR
#define Pin_Col3__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Col3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Col3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Col3__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Col3__MASK 0x01u
#define Pin_Col3__PORT 2u
#define Pin_Col3__PRT CYREG_PRT2_PRT
#define Pin_Col3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Col3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Col3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Col3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Col3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Col3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Col3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Col3__PS CYREG_PRT2_PS
#define Pin_Col3__SHIFT 0u
#define Pin_Col3__SLW CYREG_PRT2_SLW

/* Pin_Col4 */
#define Pin_Col4__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Pin_Col4__0__MASK 0x04u
#define Pin_Col4__0__PC CYREG_PRT1_PC2
#define Pin_Col4__0__PORT 1u
#define Pin_Col4__0__SHIFT 2u
#define Pin_Col4__AG CYREG_PRT1_AG
#define Pin_Col4__AMUX CYREG_PRT1_AMUX
#define Pin_Col4__BIE CYREG_PRT1_BIE
#define Pin_Col4__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Col4__BYP CYREG_PRT1_BYP
#define Pin_Col4__CTL CYREG_PRT1_CTL
#define Pin_Col4__DM0 CYREG_PRT1_DM0
#define Pin_Col4__DM1 CYREG_PRT1_DM1
#define Pin_Col4__DM2 CYREG_PRT1_DM2
#define Pin_Col4__DR CYREG_PRT1_DR
#define Pin_Col4__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Col4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Col4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Col4__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Col4__MASK 0x04u
#define Pin_Col4__PORT 1u
#define Pin_Col4__PRT CYREG_PRT1_PRT
#define Pin_Col4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Col4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Col4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Col4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Col4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Col4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Col4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Col4__PS CYREG_PRT1_PS
#define Pin_Col4__SHIFT 2u
#define Pin_Col4__SLW CYREG_PRT1_SLW

/* Pin_Col5 */
#define Pin_Col5__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Pin_Col5__0__MASK 0x04u
#define Pin_Col5__0__PC CYREG_PRT12_PC2
#define Pin_Col5__0__PORT 12u
#define Pin_Col5__0__SHIFT 2u
#define Pin_Col5__AG CYREG_PRT12_AG
#define Pin_Col5__BIE CYREG_PRT12_BIE
#define Pin_Col5__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_Col5__BYP CYREG_PRT12_BYP
#define Pin_Col5__DM0 CYREG_PRT12_DM0
#define Pin_Col5__DM1 CYREG_PRT12_DM1
#define Pin_Col5__DM2 CYREG_PRT12_DM2
#define Pin_Col5__DR CYREG_PRT12_DR
#define Pin_Col5__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_Col5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_Col5__MASK 0x04u
#define Pin_Col5__PORT 12u
#define Pin_Col5__PRT CYREG_PRT12_PRT
#define Pin_Col5__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_Col5__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_Col5__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_Col5__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_Col5__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_Col5__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_Col5__PS CYREG_PRT12_PS
#define Pin_Col5__SHIFT 2u
#define Pin_Col5__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_Col5__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_Col5__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_Col5__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_Col5__SLW CYREG_PRT12_SLW

/* Pin_Col6 */
#define Pin_Col6__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Pin_Col6__0__MASK 0x80u
#define Pin_Col6__0__PC CYREG_PRT2_PC7
#define Pin_Col6__0__PORT 2u
#define Pin_Col6__0__SHIFT 7u
#define Pin_Col6__AG CYREG_PRT2_AG
#define Pin_Col6__AMUX CYREG_PRT2_AMUX
#define Pin_Col6__BIE CYREG_PRT2_BIE
#define Pin_Col6__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Col6__BYP CYREG_PRT2_BYP
#define Pin_Col6__CTL CYREG_PRT2_CTL
#define Pin_Col6__DM0 CYREG_PRT2_DM0
#define Pin_Col6__DM1 CYREG_PRT2_DM1
#define Pin_Col6__DM2 CYREG_PRT2_DM2
#define Pin_Col6__DR CYREG_PRT2_DR
#define Pin_Col6__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Col6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Col6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Col6__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Col6__MASK 0x80u
#define Pin_Col6__PORT 2u
#define Pin_Col6__PRT CYREG_PRT2_PRT
#define Pin_Col6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Col6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Col6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Col6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Col6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Col6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Col6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Col6__PS CYREG_PRT2_PS
#define Pin_Col6__SHIFT 7u
#define Pin_Col6__SLW CYREG_PRT2_SLW

/* Pin_Col7 */
#define Pin_Col7__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Pin_Col7__0__MASK 0x20u
#define Pin_Col7__0__PC CYREG_PRT2_PC5
#define Pin_Col7__0__PORT 2u
#define Pin_Col7__0__SHIFT 5u
#define Pin_Col7__AG CYREG_PRT2_AG
#define Pin_Col7__AMUX CYREG_PRT2_AMUX
#define Pin_Col7__BIE CYREG_PRT2_BIE
#define Pin_Col7__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Col7__BYP CYREG_PRT2_BYP
#define Pin_Col7__CTL CYREG_PRT2_CTL
#define Pin_Col7__DM0 CYREG_PRT2_DM0
#define Pin_Col7__DM1 CYREG_PRT2_DM1
#define Pin_Col7__DM2 CYREG_PRT2_DM2
#define Pin_Col7__DR CYREG_PRT2_DR
#define Pin_Col7__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Col7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Col7__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Col7__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Col7__MASK 0x20u
#define Pin_Col7__PORT 2u
#define Pin_Col7__PRT CYREG_PRT2_PRT
#define Pin_Col7__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Col7__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Col7__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Col7__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Col7__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Col7__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Col7__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Col7__PS CYREG_PRT2_PS
#define Pin_Col7__SHIFT 5u
#define Pin_Col7__SLW CYREG_PRT2_SLW

/* Pin_Col8 */
#define Pin_Col8__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Pin_Col8__0__MASK 0x10u
#define Pin_Col8__0__PC CYREG_PRT2_PC4
#define Pin_Col8__0__PORT 2u
#define Pin_Col8__0__SHIFT 4u
#define Pin_Col8__AG CYREG_PRT2_AG
#define Pin_Col8__AMUX CYREG_PRT2_AMUX
#define Pin_Col8__BIE CYREG_PRT2_BIE
#define Pin_Col8__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Col8__BYP CYREG_PRT2_BYP
#define Pin_Col8__CTL CYREG_PRT2_CTL
#define Pin_Col8__DM0 CYREG_PRT2_DM0
#define Pin_Col8__DM1 CYREG_PRT2_DM1
#define Pin_Col8__DM2 CYREG_PRT2_DM2
#define Pin_Col8__DR CYREG_PRT2_DR
#define Pin_Col8__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Col8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Col8__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Col8__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Col8__MASK 0x10u
#define Pin_Col8__PORT 2u
#define Pin_Col8__PRT CYREG_PRT2_PRT
#define Pin_Col8__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Col8__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Col8__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Col8__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Col8__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Col8__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Col8__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Col8__PS CYREG_PRT2_PS
#define Pin_Col8__SHIFT 4u
#define Pin_Col8__SLW CYREG_PRT2_SLW

/* Pin_Row1 */
#define Pin_Row1__0__INTTYPE CYREG_PICU1_INTTYPE3
#define Pin_Row1__0__MASK 0x08u
#define Pin_Row1__0__PC CYREG_PRT1_PC3
#define Pin_Row1__0__PORT 1u
#define Pin_Row1__0__SHIFT 3u
#define Pin_Row1__AG CYREG_PRT1_AG
#define Pin_Row1__AMUX CYREG_PRT1_AMUX
#define Pin_Row1__BIE CYREG_PRT1_BIE
#define Pin_Row1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Row1__BYP CYREG_PRT1_BYP
#define Pin_Row1__CTL CYREG_PRT1_CTL
#define Pin_Row1__DM0 CYREG_PRT1_DM0
#define Pin_Row1__DM1 CYREG_PRT1_DM1
#define Pin_Row1__DM2 CYREG_PRT1_DM2
#define Pin_Row1__DR CYREG_PRT1_DR
#define Pin_Row1__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Row1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Row1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Row1__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Row1__MASK 0x08u
#define Pin_Row1__PORT 1u
#define Pin_Row1__PRT CYREG_PRT1_PRT
#define Pin_Row1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Row1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Row1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Row1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Row1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Row1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Row1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Row1__PS CYREG_PRT1_PS
#define Pin_Row1__SHIFT 3u
#define Pin_Row1__SLW CYREG_PRT1_SLW

/* Pin_Row2 */
#define Pin_Row2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Pin_Row2__0__MASK 0x20u
#define Pin_Row2__0__PC CYREG_PRT1_PC5
#define Pin_Row2__0__PORT 1u
#define Pin_Row2__0__SHIFT 5u
#define Pin_Row2__AG CYREG_PRT1_AG
#define Pin_Row2__AMUX CYREG_PRT1_AMUX
#define Pin_Row2__BIE CYREG_PRT1_BIE
#define Pin_Row2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Row2__BYP CYREG_PRT1_BYP
#define Pin_Row2__CTL CYREG_PRT1_CTL
#define Pin_Row2__DM0 CYREG_PRT1_DM0
#define Pin_Row2__DM1 CYREG_PRT1_DM1
#define Pin_Row2__DM2 CYREG_PRT1_DM2
#define Pin_Row2__DR CYREG_PRT1_DR
#define Pin_Row2__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Row2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Row2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Row2__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Row2__MASK 0x20u
#define Pin_Row2__PORT 1u
#define Pin_Row2__PRT CYREG_PRT1_PRT
#define Pin_Row2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Row2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Row2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Row2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Row2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Row2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Row2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Row2__PS CYREG_PRT1_PS
#define Pin_Row2__SHIFT 5u
#define Pin_Row2__SLW CYREG_PRT1_SLW

/* Pin_Row3 */
#define Pin_Row3__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Pin_Row3__0__MASK 0x80u
#define Pin_Row3__0__PC CYREG_PRT3_PC7
#define Pin_Row3__0__PORT 3u
#define Pin_Row3__0__SHIFT 7u
#define Pin_Row3__AG CYREG_PRT3_AG
#define Pin_Row3__AMUX CYREG_PRT3_AMUX
#define Pin_Row3__BIE CYREG_PRT3_BIE
#define Pin_Row3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Row3__BYP CYREG_PRT3_BYP
#define Pin_Row3__CTL CYREG_PRT3_CTL
#define Pin_Row3__DM0 CYREG_PRT3_DM0
#define Pin_Row3__DM1 CYREG_PRT3_DM1
#define Pin_Row3__DM2 CYREG_PRT3_DM2
#define Pin_Row3__DR CYREG_PRT3_DR
#define Pin_Row3__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Row3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Row3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Row3__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Row3__MASK 0x80u
#define Pin_Row3__PORT 3u
#define Pin_Row3__PRT CYREG_PRT3_PRT
#define Pin_Row3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Row3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Row3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Row3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Row3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Row3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Row3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Row3__PS CYREG_PRT3_PS
#define Pin_Row3__SHIFT 7u
#define Pin_Row3__SLW CYREG_PRT3_SLW

/* Pin_Row4 */
#define Pin_Row4__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Pin_Row4__0__MASK 0x10u
#define Pin_Row4__0__PC CYREG_PRT1_PC4
#define Pin_Row4__0__PORT 1u
#define Pin_Row4__0__SHIFT 4u
#define Pin_Row4__AG CYREG_PRT1_AG
#define Pin_Row4__AMUX CYREG_PRT1_AMUX
#define Pin_Row4__BIE CYREG_PRT1_BIE
#define Pin_Row4__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Row4__BYP CYREG_PRT1_BYP
#define Pin_Row4__CTL CYREG_PRT1_CTL
#define Pin_Row4__DM0 CYREG_PRT1_DM0
#define Pin_Row4__DM1 CYREG_PRT1_DM1
#define Pin_Row4__DM2 CYREG_PRT1_DM2
#define Pin_Row4__DR CYREG_PRT1_DR
#define Pin_Row4__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Row4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Row4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Row4__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Row4__MASK 0x10u
#define Pin_Row4__PORT 1u
#define Pin_Row4__PRT CYREG_PRT1_PRT
#define Pin_Row4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Row4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Row4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Row4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Row4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Row4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Row4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Row4__PS CYREG_PRT1_PS
#define Pin_Row4__SHIFT 4u
#define Pin_Row4__SLW CYREG_PRT1_SLW

/* Pin_Row5 */
#define Pin_Row5__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Pin_Row5__0__MASK 0x40u
#define Pin_Row5__0__PC CYREG_PRT1_PC6
#define Pin_Row5__0__PORT 1u
#define Pin_Row5__0__SHIFT 6u
#define Pin_Row5__AG CYREG_PRT1_AG
#define Pin_Row5__AMUX CYREG_PRT1_AMUX
#define Pin_Row5__BIE CYREG_PRT1_BIE
#define Pin_Row5__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Row5__BYP CYREG_PRT1_BYP
#define Pin_Row5__CTL CYREG_PRT1_CTL
#define Pin_Row5__DM0 CYREG_PRT1_DM0
#define Pin_Row5__DM1 CYREG_PRT1_DM1
#define Pin_Row5__DM2 CYREG_PRT1_DM2
#define Pin_Row5__DR CYREG_PRT1_DR
#define Pin_Row5__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Row5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Row5__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Row5__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Row5__MASK 0x40u
#define Pin_Row5__PORT 1u
#define Pin_Row5__PRT CYREG_PRT1_PRT
#define Pin_Row5__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Row5__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Row5__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Row5__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Row5__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Row5__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Row5__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Row5__PS CYREG_PRT1_PS
#define Pin_Row5__SHIFT 6u
#define Pin_Row5__SLW CYREG_PRT1_SLW

/* Pin_Row6 */
#define Pin_Row6__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Pin_Row6__0__MASK 0x40u
#define Pin_Row6__0__PC CYREG_PRT3_PC6
#define Pin_Row6__0__PORT 3u
#define Pin_Row6__0__SHIFT 6u
#define Pin_Row6__AG CYREG_PRT3_AG
#define Pin_Row6__AMUX CYREG_PRT3_AMUX
#define Pin_Row6__BIE CYREG_PRT3_BIE
#define Pin_Row6__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Row6__BYP CYREG_PRT3_BYP
#define Pin_Row6__CTL CYREG_PRT3_CTL
#define Pin_Row6__DM0 CYREG_PRT3_DM0
#define Pin_Row6__DM1 CYREG_PRT3_DM1
#define Pin_Row6__DM2 CYREG_PRT3_DM2
#define Pin_Row6__DR CYREG_PRT3_DR
#define Pin_Row6__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Row6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Row6__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Row6__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Row6__MASK 0x40u
#define Pin_Row6__PORT 3u
#define Pin_Row6__PRT CYREG_PRT3_PRT
#define Pin_Row6__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Row6__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Row6__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Row6__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Row6__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Row6__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Row6__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Row6__PS CYREG_PRT3_PS
#define Pin_Row6__SHIFT 6u
#define Pin_Row6__SLW CYREG_PRT3_SLW

/* Pin_Row7 */
#define Pin_Row7__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Pin_Row7__0__MASK 0x80u
#define Pin_Row7__0__PC CYREG_PRT1_PC7
#define Pin_Row7__0__PORT 1u
#define Pin_Row7__0__SHIFT 7u
#define Pin_Row7__AG CYREG_PRT1_AG
#define Pin_Row7__AMUX CYREG_PRT1_AMUX
#define Pin_Row7__BIE CYREG_PRT1_BIE
#define Pin_Row7__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Row7__BYP CYREG_PRT1_BYP
#define Pin_Row7__CTL CYREG_PRT1_CTL
#define Pin_Row7__DM0 CYREG_PRT1_DM0
#define Pin_Row7__DM1 CYREG_PRT1_DM1
#define Pin_Row7__DM2 CYREG_PRT1_DM2
#define Pin_Row7__DR CYREG_PRT1_DR
#define Pin_Row7__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Row7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Row7__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Row7__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Row7__MASK 0x80u
#define Pin_Row7__PORT 1u
#define Pin_Row7__PRT CYREG_PRT1_PRT
#define Pin_Row7__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Row7__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Row7__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Row7__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Row7__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Row7__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Row7__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Row7__PS CYREG_PRT1_PS
#define Pin_Row7__SHIFT 7u
#define Pin_Row7__SLW CYREG_PRT1_SLW

/* Pin_Row8 */
#define Pin_Row8__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Pin_Row8__0__MASK 0x10u
#define Pin_Row8__0__PC CYREG_PRT3_PC4
#define Pin_Row8__0__PORT 3u
#define Pin_Row8__0__SHIFT 4u
#define Pin_Row8__AG CYREG_PRT3_AG
#define Pin_Row8__AMUX CYREG_PRT3_AMUX
#define Pin_Row8__BIE CYREG_PRT3_BIE
#define Pin_Row8__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Row8__BYP CYREG_PRT3_BYP
#define Pin_Row8__CTL CYREG_PRT3_CTL
#define Pin_Row8__DM0 CYREG_PRT3_DM0
#define Pin_Row8__DM1 CYREG_PRT3_DM1
#define Pin_Row8__DM2 CYREG_PRT3_DM2
#define Pin_Row8__DR CYREG_PRT3_DR
#define Pin_Row8__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Row8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Row8__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Row8__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Row8__MASK 0x10u
#define Pin_Row8__PORT 3u
#define Pin_Row8__PRT CYREG_PRT3_PRT
#define Pin_Row8__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Row8__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Row8__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Row8__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Row8__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Row8__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Row8__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Row8__PS CYREG_PRT3_PS
#define Pin_Row8__SHIFT 4u
#define Pin_Row8__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "GPIO"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
