
---------- Begin Simulation Statistics ----------
final_tick                                83191701500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47128                       # Simulator instruction rate (inst/s)
host_mem_usage                                 871104                       # Number of bytes of host memory used
host_op_rate                                    89642                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2121.88                       # Real time elapsed on the host
host_tick_rate                               39206576                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083192                       # Number of seconds simulated
sim_ticks                                 83191701500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 113180709                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 69473473                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.663834                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.663834                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5260750                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3783692                       # number of floating regfile writes
system.cpu.idleCycles                        13597962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1943704                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23908265                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.430672                       # Inst execution rate
system.cpu.iew.exec_refs                     53928654                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   21028476                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9286398                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              35252129                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              19118                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            124936                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             22839163                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           255877286                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32900178                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2835153                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             238040021                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  60134                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4439919                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1774970                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4519321                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          43741                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1395105                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         548599                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257672047                       # num instructions consuming a value
system.cpu.iew.wb_count                     234984686                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.643350                       # average fanout of values written-back
system.cpu.iew.wb_producers                 165773312                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.412308                       # insts written-back per cycle
system.cpu.iew.wb_sent                      237038165                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                343290341                       # number of integer regfile reads
system.cpu.int_regfile_writes               184132291                       # number of integer regfile writes
system.cpu.ipc                               0.601021                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.601021                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4604910      1.91%      1.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             180393288     74.89%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               174911      0.07%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 26779      0.01%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              132031      0.05%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                17803      0.01%     76.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               189868      0.08%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   58      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                88303      0.04%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              375186      0.16%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3591      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             162      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1095      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              95      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            224      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30514100     12.67%     89.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17579738      7.30%     97.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2993318      1.24%     98.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3779534      1.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              240875174                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8556518                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16269592                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7548556                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13412858                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4069231                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016894                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2481250     60.98%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   7563      0.19%     61.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     61.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    592      0.01%     61.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   480      0.01%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   67      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 246686      6.06%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                486977     11.97%     79.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            711036     17.47%     96.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           134562      3.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              231782977                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          622628762                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    227436130                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         308174519                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  255810347                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 240875174                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               66939                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        65667781                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            293333                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          39995                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     63731945                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     152785442                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.576558                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.218271                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            85432260     55.92%     55.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12613735      8.26%     64.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11817081      7.73%     71.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11020893      7.21%     79.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10264928      6.72%     85.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7996684      5.23%     91.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7176786      4.70%     95.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4243850      2.78%     98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2219225      1.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       152785442                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.447712                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2046070                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2550598                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             35252129                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            22839163                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               108322378                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        166383404                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1446987                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       243976                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        496143                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        11442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4159741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2047                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8323119                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2051                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                30298084                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22963296                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2027656                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13341065                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11848454                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.811905                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1721728                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3489                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1713730                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             557421                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1156309                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       328368                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        63318339                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1618374                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    143631989                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.324284                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.328970                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        90895740     63.28%     63.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14760371     10.28%     73.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7476322      5.21%     78.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        10927716      7.61%     86.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4230065      2.95%     89.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2336314      1.63%     90.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1747625      1.22%     92.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1436946      1.00%     93.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9820890      6.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    143631989                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9820890                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43267776                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43267776                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43929746                       # number of overall hits
system.cpu.dcache.overall_hits::total        43929746                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1358851                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1358851                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1373944                       # number of overall misses
system.cpu.dcache.overall_misses::total       1373944                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31802381479                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31802381479                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31802381479                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31802381479                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     44626627                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     44626627                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45303690                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45303690                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030449                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030449                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030327                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030327                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23403.876863                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23403.876863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23146.781440                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23146.781440                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       102166                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          968                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4611                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              30                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.157016                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    32.266667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       631925                       # number of writebacks
system.cpu.dcache.writebacks::total            631925                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       413715                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       413715                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       413715                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       413715                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       945136                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       945136                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       955124                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       955124                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21539904981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21539904981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21810189481                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21810189481                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021179                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021179                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021083                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021083                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22790.270375                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22790.270375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22834.929790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22834.929790                       # average overall mshr miss latency
system.cpu.dcache.replacements                 953047                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     28393149                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28393149                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1128897                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1128897                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22222696500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22222696500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     29522046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29522046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19685.318058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19685.318058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       403575                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       403575                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       725322                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       725322                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12347869000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12347869000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17023.982452                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17023.982452                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14874627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14874627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       229954                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       229954                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9579684979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9579684979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015224                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015224                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41659.136084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41659.136084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10140                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10140                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       219814                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       219814                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9192035981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9192035981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41817.336389                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41817.336389                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       661970                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        661970                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15093                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15093                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       677063                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       677063                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022292                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022292                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         9988                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         9988                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    270284500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    270284500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014752                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014752                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27060.923108                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27060.923108                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.804872                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44886155                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            953559                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.072237                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.804872                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999619                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999619                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91560939                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91560939                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 79685605                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29022748                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  40185063                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2117056                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1774970                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             11707656                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                421328                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              270146299                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1772915                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32907931                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21032546                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        214455                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         57497                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           83856348                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      147591413                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    30298084                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14127603                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      66669235                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 4380966                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          7                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 8376                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         59314                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           55                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1624                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  22871523                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1142945                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          152785442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.862291                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.113906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                106911802     69.98%     69.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2121095      1.39%     71.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3053538      2.00%     73.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3032507      1.98%     75.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3569210      2.34%     77.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3695002      2.42%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2983447      1.95%     82.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2797990      1.83%     83.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 24620851     16.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            152785442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.182098                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.887056                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     19480326                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19480326                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     19480326                       # number of overall hits
system.cpu.icache.overall_hits::total        19480326                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3391179                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3391179                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3391179                       # number of overall misses
system.cpu.icache.overall_misses::total       3391179                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  49820146447                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49820146447                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  49820146447                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49820146447                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     22871505                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22871505                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     22871505                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22871505                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.148271                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.148271                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.148271                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.148271                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14691.099009                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14691.099009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14691.099009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14691.099009                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        26991                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1346                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.052749                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3206510                       # number of writebacks
system.cpu.icache.writebacks::total           3206510                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       182741                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       182741                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       182741                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       182741                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3208438                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3208438                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3208438                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3208438                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  44535962462                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  44535962462                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  44535962462                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  44535962462                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.140281                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.140281                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.140281                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.140281                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13880.886108                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13880.886108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13880.886108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13880.886108                       # average overall mshr miss latency
system.cpu.icache.replacements                3206510                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     19480326                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19480326                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3391179                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3391179                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  49820146447                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49820146447                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     22871505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22871505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.148271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.148271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14691.099009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14691.099009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       182741                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       182741                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3208438                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3208438                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  44535962462                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  44535962462                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.140281                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.140281                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13880.886108                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13880.886108                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.600895                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22688763                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3208437                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.071594                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.600895                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999220                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999220                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          367                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          48951447                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         48951447                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    22883922                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        329979                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2552033                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                10467461                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                13292                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               43741                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                7736332                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                85429                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3444                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  83191701500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1774970                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 81170785                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                16058466                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9656                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  40549133                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              13222432                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              264506485                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                168196                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1489210                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 255414                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               11083965                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           288221359                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   651318330                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                390596822                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5640568                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 75642623                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     188                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 194                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8719795                       # count of insts added to the skid buffer
system.cpu.rob.reads                        385799164                       # The number of ROB reads
system.cpu.rob.writes                       516245856                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3117902                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               790282                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3908184                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3117902                       # number of overall hits
system.l2.overall_hits::.cpu.data              790282                       # number of overall hits
system.l2.overall_hits::total                 3908184                       # number of overall hits
system.l2.demand_misses::.cpu.inst              88892                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             163277                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252169                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             88892                       # number of overall misses
system.l2.overall_misses::.cpu.data            163277                       # number of overall misses
system.l2.overall_misses::total                252169                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6680637000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11953547000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18634184000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6680637000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11953547000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18634184000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3206794                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           953559                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4160353                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3206794                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          953559                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4160353                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027720                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.171229                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060612                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027720                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.171229                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060612                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75154.535841                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73210.231692                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73895.617622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75154.535841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73210.231692                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73895.617622                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              126937                       # number of writebacks
system.l2.writebacks::total                    126937                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         88892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        163277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252169                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        88892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       163277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252169                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   5774661250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10287931750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16062593000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   5774661250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10287931750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16062593000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.171229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060612                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.171229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060612                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64962.665369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63009.068944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63697.730490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64962.665369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63009.068944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63697.730490                       # average overall mshr miss latency
system.l2.replacements                         245205                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       631925                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           631925                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       631925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       631925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3205396                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3205396                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3205396                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3205396                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          418                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           418                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1561                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1561                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         1565                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1565                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.002556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        52000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        52000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.002556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            109091                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                109091                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109446                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7686328500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7686328500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        218537                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            218537                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.500812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.500812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70229.414506                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70229.414506                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6567665000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6567665000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.500812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.500812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60008.268918                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60008.268918                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3117902                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3117902                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        88892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            88892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6680637000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6680637000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3206794                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3206794                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75154.535841                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75154.535841                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        88892                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        88892                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   5774661250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5774661250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64962.665369                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64962.665369                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        681191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            681191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        53831                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           53831                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4267218500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4267218500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       735022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        735022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.073237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79270.652598                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79270.652598                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        53831                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        53831                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3720266750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3720266750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.073237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69110.117776                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69110.117776                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8166.784041                       # Cycle average of tags in use
system.l2.tags.total_refs                     8319597                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    253397                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.832263                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     187.568901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3604.735328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4374.479812                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.440031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.533994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996922                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2326                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  66813549                       # Number of tag accesses
system.l2.tags.data_accesses                 66813549                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    126934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     88892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    162826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001049978500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7609                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7609                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              641419                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             119430                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252169                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     126937                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252169                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   126937                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    451                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252169                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               126937                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  220453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.080431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.744845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.891142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7607     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7609                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.679064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.650830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.986520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5085     66.83%     66.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.24%     68.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2232     29.33%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      2.43%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.14%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7609                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   28864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16138816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8123968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    194.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83191295500                       # Total gap between requests
system.mem_ctrls.avgGap                     219440.73                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5689088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10420864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8122304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 68385282.395023494959                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 125263263.187374517322                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 97633584.282441914082                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        88892                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       163277                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       126937                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2841181000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4904015750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1987702305250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31962.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30034.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15658967.09                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5689088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10449728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16138816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5689088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5689088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8123968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8123968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        88892                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       163277                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         252169                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       126937                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        126937                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     68385282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    125610221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        193995503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     68385282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     68385282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     97653586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        97653586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     97653586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     68385282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    125610221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       291649090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               251718                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              126911                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        19995                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15559                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16663                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8605                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7649                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8121                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8524                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3025484250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1258590000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7745196750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12019.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30769.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              172713                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72782                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.61                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.35                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       133133                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   182.014917                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   120.616280                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.936183                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        69201     51.98%     51.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36070     27.09%     79.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11098      8.34%     87.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5160      3.88%     91.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3297      2.48%     93.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1924      1.45%     95.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1324      0.99%     96.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          921      0.69%     96.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4138      3.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       133133                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16109952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8122304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              193.648546                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               97.633584                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.28                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       473296320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       251562960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      902724480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     331673580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6566813760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24064588320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11680697280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44271356700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   532.160731                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30116169250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2777840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  50297692250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       477280440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       253676775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      894542040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     330801840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6566813760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24518027310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11298853920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44339996085                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.985806                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  29119149000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2777840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  51294712500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             142723                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       126937                       # Transaction distribution
system.membus.trans_dist::CleanEvict           117033                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109446                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109446                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        142723                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       748312                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       748312                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 748312                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24262784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24262784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24262784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252173                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252173    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252173                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           250972750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          315211250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           3943459                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       758862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3206510                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          439390                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1565                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1565                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           218537                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          218537                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3208438                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       735022                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9621741                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2863295                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              12485036                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    410451392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    101470976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              511922368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          246849                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8229184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4408767                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003063                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055276                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4395267     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13496      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4408767                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83191701500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7999994999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4813782242                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1431667904                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
