{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592956105727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592956105741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 24 01:48:25 2020 " "Processing started: Wed Jun 24 01:48:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592956105741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956105741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lommeregner -c Lommeregner " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lommeregner -c Lommeregner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956105741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592956107704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592956107704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topdesign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topdesign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopDesign-rtl " "Found design unit 1: TopDesign-rtl" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127447 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopDesign " "Found entity 1: TopDesign" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956127447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programcode-rtl " "Found design unit 1: Programcode-rtl" {  } { { "ProgramCode.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ProgramCode.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127460 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCode " "Found entity 1: ProgramCode" {  } { { "ProgramCode.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ProgramCode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956127460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numpad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file numpad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Numpad-rtl " "Found design unit 1: Numpad-rtl" {  } { { "Numpad.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Numpad.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127474 ""} { "Info" "ISGN_ENTITY_NAME" "1 Numpad " "Found entity 1: Numpad" {  } { { "Numpad.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Numpad.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956127474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-rtl " "Found design unit 1: Memory-rtl" {  } { { "Memory.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127487 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956127487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_programcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_programcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_Programcode-rtl " "Found design unit 1: IO_Programcode-rtl" {  } { { "IO_ProgramCode.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ProgramCode.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127497 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_ProgramCode " "Found entity 1: IO_ProgramCode" {  } { { "IO_ProgramCode.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ProgramCode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956127497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_CU-rtl " "Found design unit 1: IO_CU-rtl" {  } { { "IO_CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127506 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_CU " "Found entity 1: IO_CU" {  } { { "IO_CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956127506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_ALU-rtl " "Found design unit 1: IO_ALU-rtl" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127515 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_ALU " "Found entity 1: IO_ALU" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956127515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-rtl " "Found design unit 1: Display-rtl" {  } { { "Display.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127525 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956127525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-rtl " "Found design unit 1: CU-rtl" {  } { { "CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127547 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956127547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarytobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCD-rtl " "Found design unit 1: BinaryToBCD-rtl" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127572 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956127572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127586 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956127586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956127586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDesign " "Elaborating entity \"TopDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592956128071 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCnt TopDesign.vhd(359) " "VHDL Process Statement warning at TopDesign.vhd(359): signal \"ClockCnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128075 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCnt TopDesign.vhd(361) " "VHDL Process Statement warning at TopDesign.vhd(361): signal \"ClockCnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128075 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCnt TopDesign.vhd(366) " "VHDL Process Statement warning at TopDesign.vhd(366): signal \"ClockCnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128076 "|TopDesign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:i_BCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:i_BCD\"" {  } { { "TopDesign.vhd" "i_BCD" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956128080 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentValue BinaryToBCD.vhd(133) " "VHDL Process Statement warning at BinaryToBCD.vhd(133): signal \"CurrentValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128088 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Waiting BinaryToBCD.vhd(133) " "VHDL Process Statement warning at BinaryToBCD.vhd(133): signal \"Waiting\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128089 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentValue BinaryToBCD.vhd(148) " "VHDL Process Statement warning at BinaryToBCD.vhd(148): signal \"CurrentValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128089 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActionJackson BinaryToBCD.vhd(158) " "VHDL Process Statement warning at BinaryToBCD.vhd(158): signal \"ActionJackson\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128089 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Decimal BinaryToBCD.vhd(162) " "VHDL Process Statement warning at BinaryToBCD.vhd(162): signal \"Decimal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128089 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:i_Display " "Elaborating entity \"Display\" for hierarchy \"Display:i_Display\"" {  } { { "TopDesign.vhd" "i_Display" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956128093 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Digit Display.vhd(42) " "VHDL Process Statement warning at Display.vhd(42): signal \"Digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Display.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128096 "|TopDesign|Display:i_Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DisplayRAM Display.vhd(64) " "VHDL Process Statement warning at Display.vhd(64): signal \"DisplayRAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Display.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128096 "|TopDesign|Display:i_Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Numpad Numpad:i_Numpad " "Elaborating entity \"Numpad\" for hierarchy \"Numpad:i_Numpad\"" {  } { { "TopDesign.vhd" "i_Numpad" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956128100 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AJ Numpad.vhd(330) " "VHDL Process Statement warning at Numpad.vhd(330): signal \"AJ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Numpad.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Numpad.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128107 "|TopDesign|Numpad:i_Numpad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_ALU IO_ALU:i_IO_ALU " "Elaborating entity \"IO_ALU\" for hierarchy \"IO_ALU:i_IO_ALU\"" {  } { { "TopDesign.vhd" "i_IO_ALU" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956128110 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle IO_ALU.vhd(30) " "VHDL Process Statement warning at IO_ALU.vhd(30): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128114 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ConBusALU IO_ALU.vhd(32) " "VHDL Process Statement warning at IO_ALU.vhd(32): signal \"IO_ConBusALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128114 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputValueOne IO_ALU.vhd(39) " "VHDL Process Statement warning at IO_ALU.vhd(39): signal \"InputValueOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128114 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputValueTwo IO_ALU.vhd(42) " "VHDL Process Statement warning at IO_ALU.vhd(42): signal \"InputValueTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128115 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DataBusReg IO_ALU.vhd(45) " "VHDL Process Statement warning at IO_ALU.vhd(45): signal \"IO_DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128115 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActionJackson IO_ALU.vhd(48) " "VHDL Process Statement warning at IO_ALU.vhd(48): signal \"ActionJackson\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128115 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DataBusReg IO_ALU.vhd(51) " "VHDL Process Statement warning at IO_ALU.vhd(51): signal \"IO_DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128115 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_NSelOut IO_ALU.vhd(28) " "VHDL Process Statement warning at IO_ALU.vhd(28): inferring latch(es) for signal or variable \"IO_NSelOut\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1592956128115 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_DataBusMemOutput IO_ALU.vhd(28) " "VHDL Process Statement warning at IO_ALU.vhd(28): inferring latch(es) for signal or variable \"IO_DataBusMemOutput\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1592956128115 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result IO_ALU.vhd(28) " "VHDL Process Statement warning at IO_ALU.vhd(28): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1592956128115 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_TBR IO_ALU.vhd(28) " "VHDL Process Statement warning at IO_ALU.vhd(28): inferring latch(es) for signal or variable \"IO_TBR\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1592956128115 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_TBR IO_ALU.vhd(28) " "Inferred latch for \"IO_TBR\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128115 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[0\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128115 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[1\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128116 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[2\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128116 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[3\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128116 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[4\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128116 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[5\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128116 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[6\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128116 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[7\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128116 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[0\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[0\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128116 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[1\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[1\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128116 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[2\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[2\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128116 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[3\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[3\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128117 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[4\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[4\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128117 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[5\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[5\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128117 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[6\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[6\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128117 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[7\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[7\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128117 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_NSelOut IO_ALU.vhd(28) " "Inferred latch for \"IO_NSelOut\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128117 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_CU IO_CU:i_IO_CU " "Elaborating entity \"IO_CU\" for hierarchy \"IO_CU:i_IO_CU\"" {  } { { "TopDesign.vhd" "i_IO_CU" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956128121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_ProgramCode IO_ProgramCode:i_IO_ProgramCode " "Elaborating entity \"IO_ProgramCode\" for hierarchy \"IO_ProgramCode:i_IO_ProgramCode\"" {  } { { "TopDesign.vhd" "i_IO_ProgramCode" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956128127 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle IO_ProgramCode.vhd(35) " "VHDL Process Statement warning at IO_ProgramCode.vhd(35): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ProgramCode.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ProgramCode.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128130 "|TopDesign|IO_ProgramCode:i_IO_ProgramCode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:i_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:i_ALU\"" {  } { { "TopDesign.vhd" "i_ALU" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956128134 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128137 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ConBusALU ALU.vhd(50) " "VHDL Process Statement warning at ALU.vhd(50): signal \"ConBusALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128137 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(56) " "VHDL Process Statement warning at ALU.vhd(56): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128137 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128137 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(62) " "VHDL Process Statement warning at ALU.vhd(62): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(66) " "VHDL Process Statement warning at ALU.vhd(66): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(66) " "VHDL Process Statement warning at ALU.vhd(66): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(74) " "VHDL Process Statement warning at ALU.vhd(74): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(74) " "VHDL Process Statement warning at ALU.vhd(74): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(82) " "VHDL Process Statement warning at ALU.vhd(82): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(82) " "VHDL Process Statement warning at ALU.vhd(82): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(88) " "VHDL Process Statement warning at ALU.vhd(88): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(88) " "VHDL Process Statement warning at ALU.vhd(88): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(94) " "VHDL Process Statement warning at ALU.vhd(94): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(94) " "VHDL Process Statement warning at ALU.vhd(94): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(96) " "VHDL Process Statement warning at ALU.vhd(96): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(99) " "VHDL Process Statement warning at ALU.vhd(99): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(99) " "VHDL Process Statement warning at ALU.vhd(99): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(101) " "VHDL Process Statement warning at ALU.vhd(101): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128138 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(106) " "VHDL Process Statement warning at ALU.vhd(106): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(109) " "VHDL Process Statement warning at ALU.vhd(109): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(109) " "VHDL Process Statement warning at ALU.vhd(109): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(111) " "VHDL Process Statement warning at ALU.vhd(111): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(114) " "VHDL Process Statement warning at ALU.vhd(114): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(114) " "VHDL Process Statement warning at ALU.vhd(114): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(116) " "VHDL Process Statement warning at ALU.vhd(116): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(119) " "VHDL Process Statement warning at ALU.vhd(119): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(123) " "VHDL Process Statement warning at ALU.vhd(123): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(123) " "VHDL Process Statement warning at ALU.vhd(123): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divideReg ALU.vhd(124) " "VHDL Process Statement warning at ALU.vhd(124): signal \"divideReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(130) " "VHDL Process Statement warning at ALU.vhd(130): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(130) " "VHDL Process Statement warning at ALU.vhd(130): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128139 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(133) " "VHDL Process Statement warning at ALU.vhd(133): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(136) " "VHDL Process Statement warning at ALU.vhd(136): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(136) " "VHDL Process Statement warning at ALU.vhd(136): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TooBigResult ALU.vhd(139) " "VHDL Process Statement warning at ALU.vhd(139): signal \"TooBigResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NSelOut ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"NSelOut\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SkipProgram ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"SkipProgram\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "multiReg ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"multiReg\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataBusMemOutput ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"DataBusMemOutput\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TooBigResult ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"TooBigResult\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "divideReg ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"divideReg\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[0\] ALU.vhd(44) " "Inferred latch for \"divideReg\[0\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[1\] ALU.vhd(44) " "Inferred latch for \"divideReg\[1\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[2\] ALU.vhd(44) " "Inferred latch for \"divideReg\[2\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[3\] ALU.vhd(44) " "Inferred latch for \"divideReg\[3\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[4\] ALU.vhd(44) " "Inferred latch for \"divideReg\[4\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[5\] ALU.vhd(44) " "Inferred latch for \"divideReg\[5\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[6\] ALU.vhd(44) " "Inferred latch for \"divideReg\[6\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[7\] ALU.vhd(44) " "Inferred latch for \"divideReg\[7\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128140 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TooBigResult ALU.vhd(44) " "Inferred latch for \"TooBigResult\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[0\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[0\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[1\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[1\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[2\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[2\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[3\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[3\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[4\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[4\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[5\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[5\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[6\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[6\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[7\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[7\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[0\] ALU.vhd(44) " "Inferred latch for \"multiReg\[0\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[1\] ALU.vhd(44) " "Inferred latch for \"multiReg\[1\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[2\] ALU.vhd(44) " "Inferred latch for \"multiReg\[2\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[3\] ALU.vhd(44) " "Inferred latch for \"multiReg\[3\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[4\] ALU.vhd(44) " "Inferred latch for \"multiReg\[4\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[5\] ALU.vhd(44) " "Inferred latch for \"multiReg\[5\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[6\] ALU.vhd(44) " "Inferred latch for \"multiReg\[6\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[7\] ALU.vhd(44) " "Inferred latch for \"multiReg\[7\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[8\] ALU.vhd(44) " "Inferred latch for \"multiReg\[8\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[9\] ALU.vhd(44) " "Inferred latch for \"multiReg\[9\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[10\] ALU.vhd(44) " "Inferred latch for \"multiReg\[10\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[11\] ALU.vhd(44) " "Inferred latch for \"multiReg\[11\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[12\] ALU.vhd(44) " "Inferred latch for \"multiReg\[12\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[13\] ALU.vhd(44) " "Inferred latch for \"multiReg\[13\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128141 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[14\] ALU.vhd(44) " "Inferred latch for \"multiReg\[14\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128142 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[15\] ALU.vhd(44) " "Inferred latch for \"multiReg\[15\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128142 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SkipProgram ALU.vhd(44) " "Inferred latch for \"SkipProgram\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128142 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NSelOut ALU.vhd(44) " "Inferred latch for \"NSelOut\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956128142 "|TopDesign|ALU:i_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:i_CU " "Elaborating entity \"CU\" for hierarchy \"CU:i_CU\"" {  } { { "TopDesign.vhd" "i_CU" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956128145 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle CU.vhd(136) " "VHDL Process Statement warning at CU.vhd(136): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128149 "|TopDesign|CU:i_CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCode ProgramCode:i_ProgramCode " "Elaborating entity \"ProgramCode\" for hierarchy \"ProgramCode:i_ProgramCode\"" {  } { { "TopDesign.vhd" "i_ProgramCode" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956128152 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle ProgramCode.vhd(101) " "VHDL Process Statement warning at ProgramCode.vhd(101): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProgramCode.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ProgramCode.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592956128155 "|TopDesign|ProgramCode:i_ProgramCode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:i_Memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:i_Memory\"" {  } { { "TopDesign.vhd" "i_Memory" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956128158 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Memory:i_Memory\|RAM_rtl_0 " "Inferred RAM node \"Memory:i_Memory\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1592956129239 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memory:i_Memory\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memory:i_Memory\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif " "Parameter INIT_FILE set to db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "IO_ProgramCode:i_IO_ProgramCode\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"IO_ProgramCode:i_IO_ProgramCode\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Lommeregner.TopDesign0.rtl.mif " "Parameter INIT_FILE set to Lommeregner.TopDesign0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ProgramCode:i_ProgramCode\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ProgramCode:i_ProgramCode\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 19 " "Parameter WIDTH_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Lommeregner.TopDesign1.rtl.mif " "Parameter INIT_FILE set to Lommeregner.TopDesign1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592956131360 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592956131360 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1592956131360 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Div3\"" {  } { { "BinaryToBCD.vhd" "Div3" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592956131364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Div2\"" {  } { { "BinaryToBCD.vhd" "Div2" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592956131364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Div1\"" {  } { { "BinaryToBCD.vhd" "Div1" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592956131364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Div0\"" {  } { { "BinaryToBCD.vhd" "Div0" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592956131364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:i_ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:i_ALU\|Div0\"" {  } { { "ALU.vhd" "Div0" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592956131364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Mod0\"" {  } { { "BinaryToBCD.vhd" "Mod0" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592956131364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Mod1\"" {  } { { "BinaryToBCD.vhd" "Mod1" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592956131364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Mod2\"" {  } { { "BinaryToBCD.vhd" "Mod2" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592956131364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Mod3\"" {  } { { "BinaryToBCD.vhd" "Mod3" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592956131364 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1592956131364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:i_Memory\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"Memory:i_Memory\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956131639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:i_Memory\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"Memory:i_Memory\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131639 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592956131639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n7s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n7s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n7s1 " "Found entity 1: altsyncram_n7s1" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_n7s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956131799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956131799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_ProgramCode:i_IO_ProgramCode\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"IO_ProgramCode:i_IO_ProgramCode\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956131902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_ProgramCode:i_IO_ProgramCode\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"IO_ProgramCode:i_IO_ProgramCode\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Lommeregner.TopDesign0.rtl.mif " "Parameter \"INIT_FILE\" = \"Lommeregner.TopDesign0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956131903 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592956131903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v771 " "Found entity 1: altsyncram_v771" {  } { { "db/altsyncram_v771.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_v771.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956132008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956132008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramCode:i_ProgramCode\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ProgramCode:i_ProgramCode\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956132033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProgramCode:i_ProgramCode\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ProgramCode:i_ProgramCode\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 19 " "Parameter \"WIDTH_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Lommeregner.TopDesign1.rtl.mif " "Parameter \"INIT_FILE\" = \"Lommeregner.TopDesign1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132033 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592956132033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j971 " "Found entity 1: altsyncram_j971" {  } { { "db/altsyncram_j971.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_j971.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956132132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956132132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Div3\"" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956132234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Div3 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132234 ""}  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592956132234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_bpo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956132324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956132324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956132411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956132411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956132506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956132506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_kn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956132571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956132571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956132626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956132626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Div2\"" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956132662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956132662 ""}  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592956132662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_epo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956132759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956132759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956132814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956132814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956132910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956132910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_nn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956132979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956132979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Div1\"" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956133013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133013 ""}  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592956133013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqo " "Found entity 1: lpm_divide_oqo" {  } { { "db/lpm_divide_oqo.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_oqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956133104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956133104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956133158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956133158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956133257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956133257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1p9 " "Found entity 1: lpm_abs_1p9" {  } { { "db/lpm_abs_1p9.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_1p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956133328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956133328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Div0\"" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956133363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133363 ""}  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592956133363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sqo " "Found entity 1: lpm_divide_sqo" {  } { { "db/lpm_divide_sqo.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_sqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956133454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956133454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_5dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956133509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956133509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956133643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956133643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5p9 " "Found entity 1: lpm_abs_5p9" {  } { { "db/lpm_abs_5p9.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_5p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956133747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956133747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:i_ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:i_ALU\|lpm_divide:Div0\"" {  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956133789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:i_ALU\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:i_ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956133789 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592956133789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1oo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1oo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1oo " "Found entity 1: lpm_divide_1oo" {  } { { "db/lpm_divide_1oo.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_1oo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956133899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956133899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_aag " "Found entity 1: abs_divider_aag" {  } { { "db/abs_divider_aag.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_aag.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956133969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956133969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956134030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956134030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Mod0\"" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956134076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134076 ""}  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592956134076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956134169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956134169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956134239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956134239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r2f " "Found entity 1: alt_u_div_r2f" {  } { { "db/alt_u_div_r2f.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_r2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592956134442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956134442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Mod1\"" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956134495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Mod1 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134495 ""}  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592956134495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Mod2\"" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956134545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Mod2 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134546 ""}  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592956134546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Mod3\"" {  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956134617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Mod3 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592956134617 ""}  } { { "BinaryToBCD.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592956134617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[0\] " "Latch ALU:i_ALU\|DataBusMemOutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[3\]" {  } { { "CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136896 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[0\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136896 ""}  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[1\] " "Latch ALU:i_ALU\|DataBusMemOutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136896 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[1\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136896 ""}  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[2\] " "Latch ALU:i_ALU\|DataBusMemOutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136896 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[2\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136896 ""}  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[3\] " "Latch ALU:i_ALU\|DataBusMemOutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136897 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[3\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136897 ""}  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[4\] " "Latch ALU:i_ALU\|DataBusMemOutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136897 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[4\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136897 ""}  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[5\] " "Latch ALU:i_ALU\|DataBusMemOutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136897 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[5\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136897 ""}  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[6\] " "Latch ALU:i_ALU\|DataBusMemOutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136897 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[6\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136897 ""}  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[7\] " "Latch ALU:i_ALU\|DataBusMemOutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136898 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[7\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136898 ""}  } { { "IO_ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[0\] " "Latch ALU:i_ALU\|divideReg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136898 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|TooBigResult " "Latch ALU:i_ALU\|TooBigResult has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[0\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[0\]" {  } { { "CU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136898 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[1\] " "Latch ALU:i_ALU\|divideReg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136898 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[2\] " "Latch ALU:i_ALU\|divideReg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136898 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[3\] " "Latch ALU:i_ALU\|divideReg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136899 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[4\] " "Latch ALU:i_ALU\|divideReg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136899 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[5\] " "Latch ALU:i_ALU\|divideReg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136899 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[6\] " "Latch ALU:i_ALU\|divideReg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136899 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[7\] " "Latch ALU:i_ALU\|divideReg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592956136899 ""}  } { { "ALU.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592956136899 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[36\] VCC " "Pin \"DisplayOutput\[36\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592956152513 "|TopDesign|DisplayOutput[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[37\] VCC " "Pin \"DisplayOutput\[37\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592956152513 "|TopDesign|DisplayOutput[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[38\] VCC " "Pin \"DisplayOutput\[38\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592956152513 "|TopDesign|DisplayOutput[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[39\] VCC " "Pin \"DisplayOutput\[39\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592956152513 "|TopDesign|DisplayOutput[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[40\] VCC " "Pin \"DisplayOutput\[40\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592956152513 "|TopDesign|DisplayOutput[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[41\] VCC " "Pin \"DisplayOutput\[41\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592956152513 "|TopDesign|DisplayOutput[41]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1592956152513 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592956152827 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592956156087 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:i_Memory\|altsyncram:RAM_rtl_0\|altsyncram_n7s1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"Memory:i_Memory\|altsyncram:RAM_rtl_0\|altsyncram_n7s1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_n7s1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 332 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956156127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592956157300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592956157300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9677 " "Implemented 9677 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592956158297 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592956158297 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9590 " "Implemented 9590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592956158297 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1592956158297 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1592956158297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592956158297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4999 " "Peak virtual memory: 4999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592956158359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 24 01:49:18 2020 " "Processing ended: Wed Jun 24 01:49:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592956158359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592956158359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592956158359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592956158359 ""}
