Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Tue Apr  9 10:48:59 2024
| Host              : weslie running 64-bit major release  (build 9200)
| Command           : report_bus_skew -warn_on_violation -file exdes_wrapper_bus_skew_routed.rpt -pb exdes_wrapper_bus_skew_routed.pb -rpx exdes_wrapper_bus_skew_routed.rpx
| Design            : exdes_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   316       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              3.333       0.656      2.677
2   318       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              3.333       0.653      2.680
3   320       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              3.333       0.891      2.442
4   324       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]]
                                                                              Slow              3.367       0.942      2.425
5   326       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]]
                                                                              Slow              3.367       0.370      2.997
6   328       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.367       0.535      2.832
7   330       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.367       0.890      2.477
8   332       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.367       0.834      2.533
9   334       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.367       0.486      2.881
10  336       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.367       0.501      2.866
11  338       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.367       0.373      2.994
12  340       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.513      2.854
13  346       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.395      2.972
14  350       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.975      2.392
15  352       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.689      2.644
16  354       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.290      3.043
17  356       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.374      2.959
18  358       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.338      2.995
19  360       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.312      3.021
20  362       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.384      2.949
21  364       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.518      2.815
22  366       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.337      2.996
23  368       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.592      2.741
24  370       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.504      2.829
25  372       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.373      2.960
26  374       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.414      2.919
27  376       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.463      2.870
28  378       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.539      2.794
29  380       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.560      2.773
30  382       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.469      2.864
31  384       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.444      2.889
32  386       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.478      2.855
33  388       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.545      2.788
34  390       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       1.325      2.008
35  392       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.666       0.209      6.457
36  394       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow              6.734       0.634      6.100
37  396       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow              6.734       0.840      5.894
38  398       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow              6.734       0.793      5.941
39  400       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             20.000       0.441     19.559
40  402       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow              6.734       0.479      6.255
41  404       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             20.000      -0.186     20.186
42  406       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow              6.734       0.395      6.339
43  408       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]]
                                                                              Slow              6.734       0.811      5.923
44  410       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.188      6.546
45  412       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.714      6.020
46  414       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.268      6.466
47  416       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.388      6.346
48  418       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.287      6.447
49  420       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.395      6.339
50  422       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.182      6.552
51  424       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.257      6.477
52  426       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.666       0.337      6.329
53  428       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.319     19.681
54  431       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000      -0.131     20.131
55  433       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000       0.318     19.682
56  435       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000      -0.061     20.061
57  437       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000       0.318     19.682
58  439       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000      -0.060     20.060
59  441       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000      -0.069     20.069
60  443       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000      -0.046     20.046
61  445       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000       0.005     19.995
62  447       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[16]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[17]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[19]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[20]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[21]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[22]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[23]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             20.000       0.089     19.911
63  449       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.057     20.057
64  451       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.029     20.029
65  453       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.037     19.963
66  455       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.408     19.592
67  457       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.015     19.985
68  459       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.062     19.938
69  461       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.130     20.130
70  463       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.147     20.147
71  465       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.010     20.010
72  655       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             15.008       0.357     14.651
73  657       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             15.008       0.504     14.504
74  660       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             15.008       0.476     14.532
75  662       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             15.008       0.285     14.723


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 3.333
Requirement: 3.333ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_pl_1              exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.656      2.677


Slack (MET) :             2.677ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    3.308ns
  Reference Relative Delay:   2.586ns
  Relative CRPR:              0.066ns
  Actual Bus Skew:            0.656ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.119     4.785    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X105Y172       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y172       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.865 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.576     5.441    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X110Y172       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        1.940     2.108    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y172       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.000     2.108    
    SLICE_X110Y172       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.133    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                           5.441    
                         clock arrival                          2.133    
  -------------------------------------------------------------------
                         relative delay                         3.308    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.876     4.821    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X103Y172       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y172       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.881 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.152     5.033    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X106Y172       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.177     2.385    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y172       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     2.385    
    SLICE_X106Y172       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.447    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           5.033    
                         clock arrival                          2.447    
  -------------------------------------------------------------------
                         relative delay                         2.586    



Id: 2
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 3.333
Requirement: 3.333ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clkout2               exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.653      2.680


Slack (MET) :             2.680ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -1.934ns
  Reference Relative Delay:  -2.603ns
  Relative CRPR:              0.016ns
  Actual Bus Skew:            0.653ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.179     2.387    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X104Y178       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y178       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.465 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.439     2.904    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X102Y180       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.868     4.813    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X102Y180       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     4.813    
    SLICE_X102Y180       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.838    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.904    
                         clock arrival                          4.838    
  -------------------------------------------------------------------
                         relative delay                        -1.934    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        1.930     2.098    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X102Y176       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y176       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.157 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.099     2.256    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X102Y176       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.131     4.797    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X102Y176       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     4.797    
    SLICE_X102Y176       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.859    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.256    
                         clock arrival                          4.859    
  -------------------------------------------------------------------
                         relative delay                        -2.603    



Id: 3
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]}]] 3.333
Requirement: 3.333ns
Endpoints: 11

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clkout2               exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                                                                                                            Slow         0.891      2.442


Slack (MET) :             2.442ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -1.631ns
  Reference Relative Delay:  -2.587ns
  Relative CRPR:              0.066ns
  Actual Bus Skew:            0.891ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.181     2.389    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X103Y174       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y174       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.468 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.779     3.247    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X99Y174        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.908     4.853    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X99Y174        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     4.853    
    SLICE_X99Y174        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.878    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           3.247    
                         clock arrival                          4.878    
  -------------------------------------------------------------------
                         relative delay                        -1.631    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        1.934     2.102    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X101Y173       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y173       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.160 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.099     2.259    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X101Y171       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.118     4.784    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y171       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                         clock pessimism              0.000     4.784    
    SLICE_X101Y171       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.846    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         data arrival                           2.259    
                         clock arrival                          4.846    
  -------------------------------------------------------------------
                         relative delay                        -2.587    



Id: 4
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]] 3.367
Requirement: 3.367ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.942      2.425


Slack (MET) :             2.425ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    1.431ns
  Reference Relative Delay:   0.128ns
  Relative CRPR:              0.361ns
  Actual Bus Skew:            0.942ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.920     2.128    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X99Y195        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y195        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.207 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.874     3.081    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X99Y195        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.412     1.625    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X99Y195        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.625    
    SLICE_X99Y195        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.650    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.081    
                         clock arrival                          1.650    
  -------------------------------------------------------------------
                         relative delay                         1.431    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.711     1.879    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X98Y194        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y194        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.938 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.106     2.044    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X99Y194        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.611     1.854    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X99Y194        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.854    
    SLICE_X99Y194        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.916    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.044    
                         clock arrival                          1.916    
  -------------------------------------------------------------------
                         relative delay                         0.128    



Id: 5
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]] 3.367
Requirement: 3.367ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clk_pl_0              exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.370      2.997


Slack (MET) :             2.997ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    0.298ns
  Reference Relative Delay:  -0.452ns
  Relative CRPR:              0.380ns
  Actual Bus Skew:            0.370ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.601     1.844    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X99Y193        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y193        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.923 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.278     2.201    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X97Y192        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.710     1.878    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X97Y192        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.878    
    SLICE_X97Y192        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.903    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.201    
                         clock arrival                          1.903    
  -------------------------------------------------------------------
                         relative delay                         0.298    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.413     1.626    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X99Y193        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y193        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.685 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.066     1.751    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X99Y192        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.933     2.141    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X99Y192        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.141    
    SLICE_X99Y192        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.203    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           1.751    
                         clock arrival                          2.203    
  -------------------------------------------------------------------
                         relative delay                        -0.452    



Id: 6
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]] 3.367
Requirement: 3.367ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.535      2.832


Slack (MET) :             2.832ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    1.027ns
  Reference Relative Delay:   0.182ns
  Relative CRPR:              0.309ns
  Actual Bus Skew:            0.535ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.958     2.166    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X100Y193       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y193       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.246 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.426     2.672    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X103Y193       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.407     1.620    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X103Y193       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.620    
    SLICE_X103Y193       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.645    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.672    
                         clock arrival                          1.645    
  -------------------------------------------------------------------
                         relative delay                         1.027    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.748     1.916    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X101Y190       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y190       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.976 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.114     2.090    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[5]
    SLICE_X101Y190       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.603     1.846    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X101Y190       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     1.846    
    SLICE_X101Y190       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.908    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.090    
                         clock arrival                          1.908    
  -------------------------------------------------------------------
                         relative delay                         0.182    



Id: 7
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]] 3.367
Requirement: 3.367ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clk_pl_0              exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.890      2.477


Slack (MET) :             2.477ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    0.781ns
  Reference Relative Delay:  -0.468ns
  Relative CRPR:              0.359ns
  Actual Bus Skew:            0.890ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.579     1.822    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X100Y197       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y197       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.901 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.812     2.713    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X100Y197       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.739     1.907    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X100Y197       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     1.907    
    SLICE_X100Y197       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.932    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.713    
                         clock arrival                          1.932    
  -------------------------------------------------------------------
                         relative delay                         0.781    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.396     1.609    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X100Y195       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y195       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.668 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.111     1.779    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X102Y194       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.977     2.185    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X102Y194       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.185    
    SLICE_X102Y194       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.247    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           1.779    
                         clock arrival                          2.247    
  -------------------------------------------------------------------
                         relative delay                        -0.468    



Id: 8
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]] 3.367
Requirement: 3.367ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_exdes_clk_wiz_0
                      net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.834      2.533


Slack (MET) :             2.533ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    3.207ns
  Reference Relative Delay:   2.489ns
  Relative CRPR:             -0.115ns
  Actual Bus Skew:            0.834ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.845     3.942    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X102Y209       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y209       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.021 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.812     4.833    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X102Y209       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.388     1.601    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X102Y209       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.601    
    SLICE_X102Y209       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.626    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.833    
                         clock arrival                          1.626    
  -------------------------------------------------------------------
                         relative delay                         3.207    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.636     4.236    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X102Y209       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y209       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.295 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.099     4.394    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X102Y208       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.600     1.843    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X102Y208       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.843    
    SLICE_X102Y208       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.905    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.394    
                         clock arrival                          1.905    
  -------------------------------------------------------------------
                         relative delay                         2.489    



Id: 9
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]] 3.367
Requirement: 3.367ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clk_out1_exdes_clk_wiz_0
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         0.486      2.881


Slack (MET) :             2.881ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:   -1.970ns
  Reference Relative Delay:  -2.291ns
  Relative CRPR:             -0.164ns
  Actual Bus Skew:            0.486ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.575     1.818    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X103Y210       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y210       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.897 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.398     2.295    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[7]
    SLICE_X106Y211       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.640     4.240    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X106Y211       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     4.240    
    SLICE_X106Y211       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.265    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           2.295    
                         clock arrival                          4.265    
  -------------------------------------------------------------------
                         relative delay                        -1.970    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.386     1.599    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X103Y210       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y210       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.657 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.068     1.725    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[6]
    SLICE_X103Y211       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.857     3.954    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X103Y211       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     3.954    
    SLICE_X103Y211       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.016    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           1.725    
                         clock arrival                          4.016    
  -------------------------------------------------------------------
                         relative delay                        -2.291    



Id: 10
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]] 3.367
Requirement: 3.367ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_exdes_clk_wiz_0
                      net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.501      2.866


Slack (MET) :             2.866ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    2.750ns
  Reference Relative Delay:   2.435ns
  Relative CRPR:             -0.185ns
  Actual Bus Skew:            0.501ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.796     3.893    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X97Y210        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y210        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.972 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.421     4.393    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X98Y206        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.405     1.618    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X98Y206        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.618    
    SLICE_X98Y206        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.643    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.393    
                         clock arrival                          1.643    
  -------------------------------------------------------------------
                         relative delay                         2.750    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.608     4.208    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X98Y208        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y208        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.266 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.066     4.332    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X98Y207        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.592     1.835    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X98Y207        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.835    
    SLICE_X98Y207        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.897    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.332    
                         clock arrival                          1.897    
  -------------------------------------------------------------------
                         relative delay                         2.435    



Id: 11
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]] 3.367
Requirement: 3.367ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clk_out1_exdes_clk_wiz_0
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.373      2.994


Slack (MET) :             2.994ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:   -1.958ns
  Reference Relative Delay:  -2.193ns
  Relative CRPR:             -0.138ns
  Actual Bus Skew:            0.373ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.597     1.840    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X95Y212        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y212        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.919 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.341     2.260    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X95Y212        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.594     4.194    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X95Y212        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     4.194    
    SLICE_X95Y212        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.219    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.260    
                         clock arrival                          4.219    
  -------------------------------------------------------------------
                         relative delay                        -1.958    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.401     1.614    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X95Y213        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y213        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.673 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.096     1.769    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X95Y213        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.803     3.900    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X95Y213        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     3.900    
    SLICE_X95Y213        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.962    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.769    
                         clock arrival                          3.962    
  -------------------------------------------------------------------
                         relative delay                        -2.193    



Id: 12
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.513      2.854


Slack (MET) :             2.854ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    3.613ns
  Reference Relative Delay:   3.094ns
  Relative CRPR:              0.006ns
  Actual Bus Skew:            0.513ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.096     4.762    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X108Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y185       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.843 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.421     5.264    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X110Y184       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.413     1.626    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X110Y184       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.626    
    SLICE_X110Y184       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.651    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.264    
                         clock arrival                          1.651    
  -------------------------------------------------------------------
                         relative delay                         3.613    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.856     4.802    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X111Y184       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y184       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.861 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.129     4.990    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X111Y184       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.591     1.834    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X111Y184       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     1.834    
    SLICE_X111Y184       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.896    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.990    
                         clock arrival                          1.896    
  -------------------------------------------------------------------
                         relative delay                         3.094    



Id: 13
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.395      2.972


Slack (MET) :             2.972ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    3.559ns
  Reference Relative Delay:   3.005ns
  Relative CRPR:              0.160ns
  Actual Bus Skew:            0.395ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.131     4.797    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X107Y178       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y178       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.876 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.356     5.232    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X108Y177       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.435     1.648    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X108Y177       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     1.648    
    SLICE_X108Y177       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.673    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           5.232    
                         clock arrival                          1.673    
  -------------------------------------------------------------------
                         relative delay                         3.559    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.883     4.829    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X107Y178       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y178       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.887 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.068     4.955    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X107Y177       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.645     1.888    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X107Y177       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.888    
    SLICE_X107Y177       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.950    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.955    
                         clock arrival                          1.950    
  -------------------------------------------------------------------
                         relative delay                         3.005    



Id: 14
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.975      2.392


Slack (MET) :             2.392ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    4.005ns
  Reference Relative Delay:   3.024ns
  Relative CRPR:              0.006ns
  Actual Bus Skew:            0.975ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.089     4.755    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X102Y188       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y188       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.834 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.812     5.646    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X102Y188       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.403     1.616    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X102Y188       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.616    
    SLICE_X102Y188       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.641    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           5.646    
                         clock arrival                          1.641    
  -------------------------------------------------------------------
                         relative delay                         4.005    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.860     4.805    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X103Y186       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y186       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.866 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.065     4.931    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X103Y187       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.602     1.845    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X103Y187       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.845    
    SLICE_X103Y187       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.907    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.931    
                         clock arrival                          1.907    
  -------------------------------------------------------------------
                         relative delay                         3.024    



Id: 15
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.689      2.644


Slack (MET) :             2.644ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.526ns
  Reference Relative Delay:  -0.408ns
  Relative CRPR:              0.245ns
  Actual Bus Skew:            0.689ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.990     2.198    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X62Y181        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y181        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.277 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.497     2.774    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X60Y181        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.055     2.223    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y181        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.223    
    SLICE_X60Y181        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.248    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.774    
                         clock arrival                          2.248    
  -------------------------------------------------------------------
                         relative delay                         0.526    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.800     1.968    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X60Y179        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y179        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.027 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.105     2.132    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X59Y178        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.270     2.478    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y178        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.478    
    SLICE_X59Y178        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.540    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.132    
                         clock arrival                          2.540    
  -------------------------------------------------------------------
                         relative delay                        -0.408    



Id: 16
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.290      3.043


Slack (MET) :             3.043ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.322ns
  Reference Relative Delay:  -0.451ns
  Relative CRPR:              0.483ns
  Actual Bus Skew:            0.290ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.000     2.208    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y215        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y215        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.287 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.258     2.545    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X55Y214        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.030     2.198    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y214        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.198    
    SLICE_X55Y214        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     2.223    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.545    
                         clock arrival                          2.223    
  -------------------------------------------------------------------
                         relative delay                         0.322    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.777     1.945    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y217        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y217        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.003 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.114     2.117    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X54Y217        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.299     2.507    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y217        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.507    
    SLICE_X54Y217        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.568    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.117    
                         clock arrival                          2.568    
  -------------------------------------------------------------------
                         relative delay                        -0.451    



Id: 17
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.374      2.959


Slack (MET) :             2.959ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.919ns
  Reference Relative Delay:   0.095ns
  Relative CRPR:              0.451ns
  Actual Bus Skew:            0.374ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.277     2.485    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y214        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y214        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.566 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.325     2.891    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X56Y214        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.779     1.947    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y214        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.947    
    SLICE_X56Y214        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.972    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.891    
                         clock arrival                          1.972    
  -------------------------------------------------------------------
                         relative delay                         0.919    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.030     2.198    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y214        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y214        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.256 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.109     2.365    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X55Y215        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.000     2.208    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y215        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.208    
    SLICE_X55Y215        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.270    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.365    
                         clock arrival                          2.270    
  -------------------------------------------------------------------
                         relative delay                         0.095    



Id: 18
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.338      2.995


Slack (MET) :             2.995ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.422ns
  Reference Relative Delay:  -0.402ns
  Relative CRPR:              0.485ns
  Actual Bus Skew:            0.338ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.034     2.242    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y175        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y175        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.320 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.313     2.633    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X51Y173        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.018     2.186    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y173        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.186    
    SLICE_X51Y173        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.211    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.633    
                         clock arrival                          2.211    
  -------------------------------------------------------------------
                         relative delay                         0.422    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.810     1.978    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X51Y174        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y174        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.037 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.096     2.133    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X51Y174        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.265     2.473    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y174        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.473    
    SLICE_X51Y174        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.535    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.133    
                         clock arrival                          2.535    
  -------------------------------------------------------------------
                         relative delay                        -0.402    



Id: 19
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.312      3.021


Slack (MET) :             3.021ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.793ns
  Reference Relative Delay:   0.017ns
  Relative CRPR:              0.465ns
  Actual Bus Skew:            0.312ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.275     2.483    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X50Y175        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y175        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.561 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.237     2.798    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X49Y174        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.812     1.980    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y174        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.980    
    SLICE_X49Y174        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.005    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.798    
                         clock arrival                          2.005    
  -------------------------------------------------------------------
                         relative delay                         0.793    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.019     2.187    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X50Y175        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y175        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.245 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.108     2.353    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X50Y176        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.066     2.274    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y176        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.274    
    SLICE_X50Y176        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.336    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.353    
                         clock arrival                          2.336    
  -------------------------------------------------------------------
                         relative delay                         0.017    



Id: 20
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.384      2.949


Slack (MET) :             2.949ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.924ns
  Reference Relative Delay:   0.057ns
  Relative CRPR:              0.483ns
  Actual Bus Skew:            0.384ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.280     2.488    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X52Y223        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y223        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.567 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.336     2.903    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X52Y223        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.786     1.954    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y223        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.954    
    SLICE_X52Y223        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.979    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.903    
                         clock arrival                          1.979    
  -------------------------------------------------------------------
                         relative delay                         0.924    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.037     2.205    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X52Y222        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y222        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.264 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.072     2.336    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X52Y224        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.009     2.217    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y224        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.217    
    SLICE_X52Y224        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.279    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.336    
                         clock arrival                          2.279    
  -------------------------------------------------------------------
                         relative delay                         0.057    



Id: 21
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.518      2.815


Slack (MET) :             2.815ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.527ns
  Reference Relative Delay:  -0.420ns
  Relative CRPR:              0.429ns
  Actual Bus Skew:            0.518ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.002     2.210    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X52Y223        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y223        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.289 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.469     2.758    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X52Y223        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.038     2.206    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y223        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.206    
    SLICE_X52Y223        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.231    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.758    
                         clock arrival                          2.231    
  -------------------------------------------------------------------
                         relative delay                         0.527    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.785     1.953    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X52Y222        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y222        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.012 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.158     2.170    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X51Y222        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.320     2.528    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y222        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.528    
    SLICE_X51Y222        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.590    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.170    
                         clock arrival                          2.590    
  -------------------------------------------------------------------
                         relative delay                        -0.420    



Id: 22
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.337      2.996


Slack (MET) :             2.996ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.325ns
  Reference Relative Delay:  -0.442ns
  Relative CRPR:              0.430ns
  Actual Bus Skew:            0.337ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.009     2.217    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y185        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y185        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.296 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.276     2.572    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X56Y185        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.054     2.222    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y185        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.222    
    SLICE_X56Y185        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.247    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.572    
                         clock arrival                          2.247    
  -------------------------------------------------------------------
                         relative delay                         0.325    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.792     1.960    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y186        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.019 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.096     2.115    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X55Y186        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.287     2.495    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y186        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.495    
    SLICE_X55Y186        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.557    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.115    
                         clock arrival                          2.557    
  -------------------------------------------------------------------
                         relative delay                        -0.442    



Id: 23
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.592      2.741


Slack (MET) :             2.741ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.056ns
  Reference Relative Delay:   0.091ns
  Relative CRPR:              0.373ns
  Actual Bus Skew:            0.592ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.299     2.507    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X53Y186        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y186        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.583 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.464     3.047    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X52Y186        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.798     1.966    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y186        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.966    
    SLICE_X52Y186        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.991    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.047    
                         clock arrival                          1.991    
  -------------------------------------------------------------------
                         relative delay                         1.056    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.044     2.212    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y185        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.271 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.099     2.370    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X55Y185        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.009     2.217    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y185        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.217    
    SLICE_X55Y185        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.279    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.370    
                         clock arrival                          2.279    
  -------------------------------------------------------------------
                         relative delay                         0.091    



Id: 24
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.504      2.829


Slack (MET) :             2.829ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.845ns
  Reference Relative Delay:   0.037ns
  Relative CRPR:              0.304ns
  Actual Bus Skew:            0.504ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.250     2.458    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X61Y179        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y179        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.537 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.293     2.830    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X61Y181        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.793     1.961    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y181        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.961    
    SLICE_X61Y181        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.986    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.830    
                         clock arrival                          1.986    
  -------------------------------------------------------------------
                         relative delay                         0.845    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        1.978     2.146    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X62Y179        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y179        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.205 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.099     2.304    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X62Y179        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.997     2.205    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X62Y179        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.205    
    SLICE_X62Y179        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.267    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.304    
                         clock arrival                          2.267    
  -------------------------------------------------------------------
                         relative delay                         0.037    



Id: 25
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.373      2.960


Slack (MET) :             2.960ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.419ns
  Reference Relative Delay:  -0.432ns
  Relative CRPR:              0.478ns
  Actual Bus Skew:            0.373ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.864     2.072    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X71Y194        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y194        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.151 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.360     2.511    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X71Y193        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        1.899     2.067    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X71Y193        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.067    
    SLICE_X71Y193        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.092    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.511    
                         clock arrival                          2.092    
  -------------------------------------------------------------------
                         relative delay                         0.419    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.641     1.809    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X72Y194        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y194        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.870 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.096     1.966    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X72Y193        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.127     2.335    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y193        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.335    
    SLICE_X72Y193        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.397    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           1.966    
                         clock arrival                          2.397    
  -------------------------------------------------------------------
                         relative delay                        -0.432    



Id: 26
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.414      2.919


Slack (MET) :             2.919ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.305ns
  Reference Relative Delay:  -0.482ns
  Relative CRPR:              0.373ns
  Actual Bus Skew:            0.414ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.007     2.215    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X53Y237        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y237        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.293 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.256     2.549    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X52Y238        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.051     2.219    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y238        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.219    
    SLICE_X52Y238        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.244    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.549    
                         clock arrival                          2.244    
  -------------------------------------------------------------------
                         relative delay                         0.305    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.796     1.964    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y235        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y235        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.022 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.094     2.116    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X50Y235        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.329     2.537    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X50Y235        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.537    
    SLICE_X50Y235        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.598    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.116    
                         clock arrival                          2.598    
  -------------------------------------------------------------------
                         relative delay                        -0.482    



Id: 27
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.463      2.870


Slack (MET) :             2.870ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.976ns
  Reference Relative Delay:   0.073ns
  Relative CRPR:              0.440ns
  Actual Bus Skew:            0.463ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.301     2.509    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X52Y231        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y231        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.589 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.382     2.971    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X50Y228        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.802     1.970    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y228        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.970    
    SLICE_X50Y228        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.995    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.971    
                         clock arrival                          1.995    
  -------------------------------------------------------------------
                         relative delay                         0.976    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.045     2.213    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X51Y228        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.272 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.096     2.368    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X51Y228        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.025     2.233    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y228        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.233    
    SLICE_X51Y228        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.295    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.368    
                         clock arrival                          2.295    
  -------------------------------------------------------------------
                         relative delay                         0.073    



Id: 28
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.539      2.794


Slack (MET) :             2.794ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.607ns
  Reference Relative Delay:  -0.418ns
  Relative CRPR:              0.486ns
  Actual Bus Skew:            0.539ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.014     2.222    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X57Y202        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.301 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.535     2.836    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X57Y202        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.036     2.204    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y202        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.204    
    SLICE_X57Y202        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.229    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.836    
                         clock arrival                          2.229    
  -------------------------------------------------------------------
                         relative delay                         0.607    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.774     1.942    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X57Y205        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y205        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.000 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.140     2.140    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X57Y205        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.289     2.497    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y205        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.497    
    SLICE_X57Y205        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.558    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.140    
                         clock arrival                          2.558    
  -------------------------------------------------------------------
                         relative delay                        -0.418    



Id: 29
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.560      2.773


Slack (MET) :             2.773ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.976ns
  Reference Relative Delay:   0.043ns
  Relative CRPR:              0.374ns
  Actual Bus Skew:            0.560ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.289     2.497    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y205        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y205        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.574 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.369     2.943    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X57Y205        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.774     1.942    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y205        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.942    
    SLICE_X57Y205        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.967    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.943    
                         clock arrival                          1.967    
  -------------------------------------------------------------------
                         relative delay                         0.976    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.026     2.194    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X59Y204        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y204        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.252 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.071     2.323    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X60Y204        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.010     2.218    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y204        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.218    
    SLICE_X60Y204        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.280    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.323    
                         clock arrival                          2.280    
  -------------------------------------------------------------------
                         relative delay                         0.043    



Id: 30
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.469      2.864


Slack (MET) :             2.864ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.950ns
  Reference Relative Delay:   0.107ns
  Relative CRPR:              0.373ns
  Actual Bus Skew:            0.469ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.288     2.496    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y228        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y228        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.574 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.363     2.937    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X55Y229        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.794     1.962    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y229        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.962    
    SLICE_X55Y229        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.987    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.937    
                         clock arrival                          1.987    
  -------------------------------------------------------------------
                         relative delay                         0.950    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.045     2.213    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X53Y229        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y229        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.271 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.110     2.381    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X53Y229        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.004     2.212    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y229        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.212    
    SLICE_X53Y229        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.274    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.381    
                         clock arrival                          2.274    
  -------------------------------------------------------------------
                         relative delay                         0.107    



Id: 31
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.444      2.889


Slack (MET) :             2.889ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.349ns
  Reference Relative Delay:  -0.468ns
  Relative CRPR:              0.373ns
  Actual Bus Skew:            0.444ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.025     2.233    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X51Y228        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y228        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.312 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.275     2.587    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X51Y228        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.045     2.213    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y228        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.213    
    SLICE_X51Y228        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.238    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.587    
                         clock arrival                          2.238    
  -------------------------------------------------------------------
                         relative delay                         0.349    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.790     1.958    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X53Y229        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y229        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.017 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.080     2.097    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X52Y229        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.295     2.503    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y229        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.503    
    SLICE_X52Y229        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.565    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.097    
                         clock arrival                          2.565    
  -------------------------------------------------------------------
                         relative delay                        -0.468    



Id: 32
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.478      2.855


Slack (MET) :             2.855ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.425ns
  Reference Relative Delay:  -0.426ns
  Relative CRPR:              0.374ns
  Actual Bus Skew:            0.478ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.993     2.201    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y205        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y205        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.280 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.377     2.657    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X55Y205        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.039     2.207    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y205        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.207    
    SLICE_X55Y205        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.232    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.657    
                         clock arrival                          2.232    
  -------------------------------------------------------------------
                         relative delay                         0.425    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.784     1.952    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X53Y202        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y202        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.011 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.121     2.132    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X53Y202        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.288     2.496    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y202        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.496    
    SLICE_X53Y202        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.558    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.132    
                         clock arrival                          2.558    
  -------------------------------------------------------------------
                         relative delay                        -0.426    



Id: 33
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.545      2.788


Slack (MET) :             2.788ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.982ns
  Reference Relative Delay:   0.063ns
  Relative CRPR:              0.373ns
  Actual Bus Skew:            0.545ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.288     2.496    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X53Y202        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y202        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.574 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.399     2.973    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X54Y195        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.798     1.966    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y195        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.966    
    SLICE_X54Y195        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.991    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.973    
                         clock arrival                          1.991    
  -------------------------------------------------------------------
                         relative delay                         0.982    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.042     2.210    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X56Y197        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y197        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.268 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.077     2.345    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X56Y196        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       2.012     2.220    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y196        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.220    
    SLICE_X56Y196        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.282    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.345    
                         clock arrival                          2.282    
  -------------------------------------------------------------------
                         relative delay                         0.063    



Id: 34
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.325      2.008


Slack (MET) :             2.008ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.873ns
  Reference Relative Delay:   0.094ns
  Relative CRPR:              0.454ns
  Actual Bus Skew:            1.325ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.265     2.473    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X65Y194        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y194        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.552 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.281     3.833    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X63Y194        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.768     1.936    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y194        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.936    
    SLICE_X63Y194        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.961    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.833    
                         clock arrival                          1.961    
  -------------------------------------------------------------------
                         relative delay                         1.873    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.015     2.183    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X65Y194        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y194        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.242 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.096     2.338    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X65Y194        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.974     2.182    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y194        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.182    
    SLICE_X65Y194        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.244    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.338    
                         clock arrival                          2.244    
  -------------------------------------------------------------------
                         relative delay                         0.094    



Id: 35
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.666
Requirement: 6.666ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.209      6.457


Slack (MET) :             6.457ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.666ns
  Endpoint Relative Delay:    0.325ns
  Reference Relative Delay:  -0.405ns
  Relative CRPR:              0.522ns
  Actual Bus Skew:            0.209ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.959     2.167    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X101Y181       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y181       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.246 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.257     2.503    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X101Y181       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        1.985     2.153    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X101Y181       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.153    
    SLICE_X101Y181       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.178    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.503    
                         clock arrival                          2.178    
  -------------------------------------------------------------------
                         relative delay                         0.325    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.748     1.916    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X101Y181       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y181       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.977 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.120     2.097    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X101Y181       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.232     2.440    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X101Y181       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     2.440    
    SLICE_X101Y181       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.502    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.097    
                         clock arrival                          2.502    
  -------------------------------------------------------------------
                         relative delay                        -0.405    



Id: 36
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 6.734
Requirement: 6.734ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
                                                                                                            Slow         0.634      6.100


Slack (MET) :             6.100ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.926ns
  Reference Relative Delay:  -2.679ns
  Relative CRPR:              0.119ns
  Actual Bus Skew:            0.634ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.974     2.182    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X102Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y185       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.261 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.650     2.911    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X102Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.867     4.812    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X102Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     4.812    
    SLICE_X102Y185       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     4.837    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.911    
                         clock arrival                          4.837    
  -------------------------------------------------------------------
                         relative delay                        -1.926    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.754     1.922    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X102Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y185       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.982 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.161     2.143    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[5]
    SLICE_X103Y184       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.094     4.760    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X103Y184       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/C
                         clock pessimism              0.000     4.760    
    SLICE_X103Y184       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.822    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.143    
                         clock arrival                          4.822    
  -------------------------------------------------------------------
                         relative delay                        -2.679    



Id: 37
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 6.734
Requirement: 6.734ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/D
                                                                                                            Slow         0.840      5.894


Slack (MET) :             5.894ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.819ns
  Reference Relative Delay:  -2.747ns
  Relative CRPR:              0.089ns
  Actual Bus Skew:            0.840ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.974     2.182    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X101Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y185       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.263 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.755     3.018    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[4]
    SLICE_X101Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.867     4.812    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X101Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.000     4.812    
    SLICE_X101Y185       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     4.837    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           3.018    
                         clock arrival                          4.837    
  -------------------------------------------------------------------
                         relative delay                        -1.819    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.752     1.920    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y186       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y186       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.979 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.115     2.094    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[7]
    SLICE_X102Y184       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.113     4.779    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X102Y184       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/C
                         clock pessimism              0.000     4.779    
    SLICE_X102Y184       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.841    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         data arrival                           2.094    
                         clock arrival                          4.841    
  -------------------------------------------------------------------
                         relative delay                        -2.747    



Id: 38
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 6.734
Requirement: 6.734ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/D
                                                                                                            Slow         0.793      5.941


Slack (MET) :             5.941ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.820ns
  Reference Relative Delay:  -2.773ns
  Relative CRPR:              0.160ns
  Actual Bus Skew:            0.793ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.959     2.167    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X101Y184       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y184       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.246 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.779     3.025    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[6]
    SLICE_X101Y184       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.874     4.820    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X101Y184       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/C
                         clock pessimism              0.000     4.820    
    SLICE_X101Y184       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.845    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         data arrival                           3.025    
                         clock arrival                          4.845    
  -------------------------------------------------------------------
                         relative delay                        -1.820    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.748     1.916    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X101Y184       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y184       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.977 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.100     2.077    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[7]
    SLICE_X102Y183       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.124     4.790    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X102Y183       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/C
                         clock pessimism              0.000     4.790    
    SLICE_X102Y183       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.850    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         data arrival                           2.077    
                         clock arrival                          4.850    
  -------------------------------------------------------------------
                         relative delay                        -2.773    



Id: 39
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 20.000
Requirement: 20.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_pl_0              exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.441     19.559


Slack (MET) :             19.559ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    3.208ns
  Reference Relative Delay:   2.729ns
  Relative CRPR:              0.039ns
  Actual Bus Skew:            0.441ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.092     4.758    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X104Y181       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y181       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.837 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.315     5.152    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X100Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.751     1.919    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     1.919    
    SLICE_X100Y182       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     1.944    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           5.152    
                         clock arrival                          1.944    
  -------------------------------------------------------------------
                         relative delay                         3.208    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.856     4.802    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X103Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y182       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.863 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.103     4.966    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X103Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.969     2.177    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X103Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.177    
    SLICE_X103Y182       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.237    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.966    
                         clock arrival                          2.237    
  -------------------------------------------------------------------
                         relative delay                         2.729    



Id: 40
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 6.734
Requirement: 6.734ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.479      6.255


Slack (MET) :             6.255ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    1.052ns
  Reference Relative Delay:   0.159ns
  Relative CRPR:              0.414ns
  Actual Bus Skew:            0.479ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.955     2.163    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X101Y192       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y192       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.242 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.447     2.689    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X101Y196       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.399     1.612    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X101Y196       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     1.612    
    SLICE_X101Y196       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.637    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.689    
                         clock arrival                          1.637    
  -------------------------------------------------------------------
                         relative delay                         1.052    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.746     1.914    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X102Y193       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y193       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.973 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.072     2.045    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X102Y194       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.583     1.826    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X102Y194       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.826    
    SLICE_X102Y194       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.886    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.045    
                         clock arrival                          1.886    
  -------------------------------------------------------------------
                         relative delay                         0.159    



Id: 41
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 20.000
Requirement: 20.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow        -0.186     20.186


Slack (MET) :             20.186ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.885ns
  Reference Relative Delay:  -1.840ns
  Relative CRPR:              0.141ns
  Actual Bus Skew:           -0.186ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.936     2.144    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y211       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y211       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.225 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.248     2.473    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X100Y211       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.631     4.231    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y211       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.102     4.333    
    SLICE_X100Y211       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     4.358    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.473    
                         clock arrival                          4.358    
  -------------------------------------------------------------------
                         relative delay                        -1.885    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.724     1.892    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y211       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y211       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.951 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.100     2.051    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X100Y211       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.836     3.933    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y211       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.102     3.831    
    SLICE_X100Y211       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.891    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.051    
                         clock arrival                          3.891    
  -------------------------------------------------------------------
                         relative delay                        -1.840    



Id: 42
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 6.734
Requirement: 6.734ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.395      6.339


Slack (MET) :             6.339ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    1.035ns
  Reference Relative Delay:   0.192ns
  Relative CRPR:              0.448ns
  Actual Bus Skew:            0.395ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.939     2.147    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X101Y207       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y207       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.227 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.429     2.656    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X101Y207       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.383     1.596    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X101Y207       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     1.596    
    SLICE_X101Y207       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     1.621    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.656    
                         clock arrival                          1.621    
  -------------------------------------------------------------------
                         relative delay                         1.035    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.729     1.897    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X101Y207       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y207       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.958 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.107     2.065    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X101Y207       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.568     1.811    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X101Y207       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     1.811    
    SLICE_X101Y207       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.873    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.065    
                         clock arrival                          1.873    
  -------------------------------------------------------------------
                         relative delay                         0.192    



Id: 43
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]] 6.734
Requirement: 6.734ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                                                                                                            Slow         0.811      5.923


Slack (MET) :             5.923ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    1.512ns
  Reference Relative Delay:   0.272ns
  Relative CRPR:              0.429ns
  Actual Bus Skew:            0.811ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.946     2.154    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y204       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y204       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.233 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.899     3.132    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X100Y206       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.382     1.595    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y206       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     1.595    
    SLICE_X100Y206       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     1.620    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.132    
                         clock arrival                          1.620    
  -------------------------------------------------------------------
                         relative delay                         1.512    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.731     1.899    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y206       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y206       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.959 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.179     2.138    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[4]
    SLICE_X100Y206       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.563     1.806    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y206       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.000     1.806    
    SLICE_X100Y206       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.866    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.138    
                         clock arrival                          1.866    
  -------------------------------------------------------------------
                         relative delay                         0.272    



Id: 44
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.188      6.546


Slack (MET) :             6.546ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -2.330ns
  Reference Relative Delay:  -2.714ns
  Relative CRPR:              0.196ns
  Actual Bus Skew:            0.188ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.977     2.185    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X105Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y182       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.262 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.243     2.505    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X105Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.864     4.810    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X105Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.810    
    SLICE_X105Y182       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.835    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.505    
                         clock arrival                          4.835    
  -------------------------------------------------------------------
                         relative delay                        -2.330    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.761     1.929    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X105Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y182       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.990 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.126     2.116    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X105Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.102     4.768    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X105Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.768    
    SLICE_X105Y182       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.830    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.116    
                         clock arrival                          4.830    
  -------------------------------------------------------------------
                         relative delay                        -2.714    



Id: 45
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.714      6.020


Slack (MET) :             6.020ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    1.360ns
  Reference Relative Delay:   0.198ns
  Relative CRPR:              0.448ns
  Actual Bus Skew:            0.714ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.948     2.156    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y198       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y198       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.235 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.756     2.991    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X100Y198       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.393     1.606    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y198       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     1.606    
    SLICE_X100Y198       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     1.631    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.991    
                         clock arrival                          1.631    
  -------------------------------------------------------------------
                         relative delay                         1.360    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.738     1.906    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y198       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y198       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.964 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.115     2.079    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X100Y198       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.578     1.821    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y198       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.821    
    SLICE_X100Y198       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.881    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.079    
                         clock arrival                          1.881    
  -------------------------------------------------------------------
                         relative delay                         0.198    



Id: 46
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.268      6.466


Slack (MET) :             6.466ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.903ns
  Reference Relative Delay:   0.174ns
  Relative CRPR:              0.461ns
  Actual Bus Skew:            0.268ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.961     2.169    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X101Y190       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y190       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.248 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.301     2.549    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X101Y190       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.408     1.621    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X101Y190       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.621    
    SLICE_X101Y190       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.646    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.549    
                         clock arrival                          1.646    
  -------------------------------------------------------------------
                         relative delay                         0.903    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.748     1.916    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X101Y190       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y190       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.974 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.106     2.080    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X101Y190       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.603     1.846    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X101Y190       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     1.846    
    SLICE_X101Y190       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.906    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.080    
                         clock arrival                          1.906    
  -------------------------------------------------------------------
                         relative delay                         0.174    



Id: 47
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.388      6.346


Slack (MET) :             6.346ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    1.045ns
  Reference Relative Delay:   0.174ns
  Relative CRPR:              0.484ns
  Actual Bus Skew:            0.388ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.982     2.190    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X101Y194       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y194       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.269 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.426     2.695    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X102Y195       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.411     1.624    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X102Y195       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     1.624    
    SLICE_X102Y195       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     1.649    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.695    
                         clock arrival                          1.649    
  -------------------------------------------------------------------
                         relative delay                         1.045    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.755     1.923    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X101Y194       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y194       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.982 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.111     2.093    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X102Y195       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.616     1.859    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X102Y195       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.859    
    SLICE_X102Y195       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.919    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.093    
                         clock arrival                          1.919    
  -------------------------------------------------------------------
                         relative delay                         0.174    



Id: 48
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.287      6.447


Slack (MET) :             6.447ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -2.471ns
  Reference Relative Delay:  -2.915ns
  Relative CRPR:              0.157ns
  Actual Bus Skew:            0.287ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.625     1.868    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X109Y180       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y180       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.945 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.412     2.357    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X109Y180       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.857     4.803    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X109Y180       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.803    
    SLICE_X109Y180       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     4.828    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.357    
                         clock arrival                          4.828    
  -------------------------------------------------------------------
                         relative delay                        -2.471    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.425     1.638    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X109Y180       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y180       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.699 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.194     1.893    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X109Y180       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.081     4.747    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X109Y180       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.747    
    SLICE_X109Y180       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.807    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.893    
                         clock arrival                          4.807    
  -------------------------------------------------------------------
                         relative delay                        -2.915    



Id: 49
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.395      6.339


Slack (MET) :             6.339ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -2.461ns
  Reference Relative Delay:  -3.010ns
  Relative CRPR:              0.154ns
  Actual Bus Skew:            0.395ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.594     1.837    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X107Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y185       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.916 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.455     2.371    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X107Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.861     4.807    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X107Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.807    
    SLICE_X107Y185       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.832    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.371    
                         clock arrival                          4.832    
  -------------------------------------------------------------------
                         relative delay                        -2.461    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.408     1.621    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X107Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y185       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.680 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.132     1.812    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X107Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.096     4.762    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X107Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.762    
    SLICE_X107Y185       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.822    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.812    
                         clock arrival                          4.822    
  -------------------------------------------------------------------
                         relative delay                        -3.010    



Id: 50
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.182      6.552


Slack (MET) :             6.552ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -2.700ns
  Reference Relative Delay:  -3.036ns
  Relative CRPR:              0.154ns
  Actual Bus Skew:            0.182ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.594     1.837    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X107Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y185       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.918 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.214     2.132    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X107Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.861     4.807    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X107Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.807    
    SLICE_X107Y185       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.832    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.132    
                         clock arrival                          4.832    
  -------------------------------------------------------------------
                         relative delay                        -2.700    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.408     1.621    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X107Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y185       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.680 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.108     1.788    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X107Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.096     4.762    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X107Y185       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.762    
    SLICE_X107Y185       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.824    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.788    
                         clock arrival                          4.824    
  -------------------------------------------------------------------
                         relative delay                        -3.036    



Id: 51
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.257      6.477


Slack (MET) :             6.477ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -2.268ns
  Reference Relative Delay:  -2.721ns
  Relative CRPR:              0.196ns
  Actual Bus Skew:            0.257ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.977     2.185    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X105Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y182       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.263 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.304     2.567    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X105Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.756     2.076    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.706 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.922    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.946 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        1.864     4.810    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X105Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.810    
    SLICE_X105Y182       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     4.835    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.567    
                         clock arrival                          4.835    
  -------------------------------------------------------------------
                         relative delay                        -2.268    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.761     1.929    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X105Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y182       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.987 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.120     2.107    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X105Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.960     2.518    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.391 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.638    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.666 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=3566, routed)        2.102     4.768    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X105Y182       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.768    
    SLICE_X105Y182       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     4.828    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.107    
                         clock arrival                          4.828    
  -------------------------------------------------------------------
                         relative delay                        -2.721    



Id: 52
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.666
Requirement: 6.666ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.337      6.329


Slack (MET) :             6.329ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.666ns
  Endpoint Relative Delay:    0.632ns
  Reference Relative Delay:  -0.231ns
  Relative CRPR:              0.525ns
  Actual Bus Skew:            0.337ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.933     2.141    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X98Y181        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y181        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.220 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.589     2.809    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X101Y180       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        1.985     2.153    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X101Y180       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.153    
    SLICE_X101Y180       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     2.178    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.809    
                         clock arrival                          2.178    
  -------------------------------------------------------------------
                         relative delay                         0.632    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.719     1.887    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X98Y181        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y181        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.945 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.325     2.270    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X101Y180       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=5329, routed)        2.232     2.440    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X101Y180       FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     2.440    
    SLICE_X101Y180       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.500    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.270    
                         clock arrival                          2.500    
  -------------------------------------------------------------------
                         relative delay                        -0.231    



Id: 53
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.319     19.681


Slack (MET) :             19.681ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.388ns
  Reference Relative Delay:  -1.848ns
  Relative CRPR:              0.141ns
  Actual Bus Skew:            0.319ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.949     2.157    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y227       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y227       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.238 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.750     2.988    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X100Y227       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.649     4.249    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y227       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.102     4.351    
    SLICE_X100Y227       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.376    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.988    
                         clock arrival                          4.376    
  -------------------------------------------------------------------
                         relative delay                        -1.388    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.738     1.906    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y227       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y227       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.965 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.103     2.068    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X100Y227       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.859     3.956    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y227       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.102     3.854    
    SLICE_X100Y227       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.916    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.068    
                         clock arrival                          3.916    
  -------------------------------------------------------------------
                         relative delay                        -1.848    



Id: 54
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow        -0.131     20.131


Slack (MET) :             20.131ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.803ns
  Reference Relative Delay:  -1.810ns
  Relative CRPR:              0.138ns
  Actual Bus Skew:           -0.131ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.909     2.117    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X96Y237        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y237        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.196 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.352     2.548    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X96Y237        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.624     4.224    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X96Y237        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.102     4.326    
    SLICE_X96Y237        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     4.351    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.548    
                         clock arrival                          4.351    
  -------------------------------------------------------------------
                         relative delay                        -1.803    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.700     1.868    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X96Y237        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y237        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.926 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.163     2.089    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X96Y237        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.844     3.941    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X96Y237        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.102     3.839    
    SLICE_X96Y237        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.899    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.089    
                         clock arrival                          3.899    
  -------------------------------------------------------------------
                         relative delay                        -1.810    



Id: 55
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.318     19.682


Slack (MET) :             19.682ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.389ns
  Reference Relative Delay:  -1.847ns
  Relative CRPR:              0.140ns
  Actual Bus Skew:            0.318ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.952     2.160    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y234       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y234       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.241 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.750     2.991    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X100Y234       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.653     4.253    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y234       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.102     4.355    
    SLICE_X100Y234       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.380    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.991    
                         clock arrival                          4.380    
  -------------------------------------------------------------------
                         relative delay                        -1.389    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.742     1.910    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y234       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y234       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.969 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.103     2.072    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X100Y234       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.862     3.959    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y234       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.102     3.857    
    SLICE_X100Y234       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.919    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.072    
                         clock arrival                          3.919    
  -------------------------------------------------------------------
                         relative delay                        -1.847    



Id: 56
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow        -0.061     20.061


Slack (MET) :             20.061ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.385ns
  Reference Relative Delay:  -1.464ns
  Relative CRPR:              0.140ns
  Actual Bus Skew:           -0.061ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.952     2.160    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y234       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y234       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.239 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.756     2.995    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X100Y234       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.653     4.253    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y234       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.102     4.355    
    SLICE_X100Y234       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.380    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.995    
                         clock arrival                          4.380    
  -------------------------------------------------------------------
                         relative delay                        -1.385    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.742     1.910    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y234       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y234       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.969 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.484     2.453    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X100Y234       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.862     3.959    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y234       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.102     3.857    
    SLICE_X100Y234       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.917    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.453    
                         clock arrival                          3.917    
  -------------------------------------------------------------------
                         relative delay                        -1.464    



Id: 57
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.318     19.682


Slack (MET) :             19.682ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.389ns
  Reference Relative Delay:  -1.847ns
  Relative CRPR:              0.140ns
  Actual Bus Skew:            0.318ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.952     2.160    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y235       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y235       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.241 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.750     2.991    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X100Y235       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.653     4.253    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y235       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.102     4.355    
    SLICE_X100Y235       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.380    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.991    
                         clock arrival                          4.380    
  -------------------------------------------------------------------
                         relative delay                        -1.389    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.742     1.910    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y235       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y235       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.969 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.103     2.072    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X100Y235       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.862     3.959    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y235       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.102     3.857    
    SLICE_X100Y235       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.919    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.072    
                         clock arrival                          3.919    
  -------------------------------------------------------------------
                         relative delay                        -1.847    



Id: 58
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow        -0.060     20.060


Slack (MET) :             20.060ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.385ns
  Reference Relative Delay:  -1.465ns
  Relative CRPR:              0.140ns
  Actual Bus Skew:           -0.060ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.952     2.160    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y235       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y235       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.239 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.756     2.995    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X100Y235       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.653     4.253    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y235       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.102     4.355    
    SLICE_X100Y235       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.380    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.995    
                         clock arrival                          4.380    
  -------------------------------------------------------------------
                         relative delay                        -1.385    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.742     1.910    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y235       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y235       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.968 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.484     2.452    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X100Y235       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.862     3.959    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y235       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.102     3.857    
    SLICE_X100Y235       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.917    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.452    
                         clock arrival                          3.917    
  -------------------------------------------------------------------
                         relative delay                        -1.465    



Id: 59
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow        -0.069     20.069


Slack (MET) :             20.069ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.781ns
  Reference Relative Delay:  -1.850ns
  Relative CRPR:              0.138ns
  Actual Bus Skew:           -0.069ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.918     2.126    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X98Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.207 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.365     2.572    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X98Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.626     4.226    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X98Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.102     4.328    
    SLICE_X98Y236        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.353    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.572    
                         clock arrival                          4.353    
  -------------------------------------------------------------------
                         relative delay                        -1.781    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.710     1.878    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X98Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y236        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.937 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.103     2.040    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X98Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.833     3.930    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X98Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.102     3.828    
    SLICE_X98Y236        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.890    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.040    
                         clock arrival                          3.890    
  -------------------------------------------------------------------
                         relative delay                        -1.850    



Id: 60
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow        -0.046     20.046


Slack (MET) :             20.046ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.497ns
  Reference Relative Delay:  -1.610ns
  Relative CRPR:              0.159ns
  Actual Bus Skew:           -0.046ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.987     2.195    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X101Y234       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y234       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.276 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.588     2.864    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X99Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.634     4.234    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X99Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.102     4.336    
    SLICE_X99Y236        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     4.361    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.864    
                         clock arrival                          4.361    
  -------------------------------------------------------------------
                         relative delay                        -1.497    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.758     1.926    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X101Y234       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y234       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.984 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.309     2.293    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X99Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.848     3.945    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X99Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.102     3.843    
    SLICE_X99Y236        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.903    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.293    
                         clock arrival                          3.903    
  -------------------------------------------------------------------
                         relative delay                        -1.610    



Id: 61
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.005     19.995


Slack (MET) :             19.995ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.316ns
  Reference Relative Delay:  -1.462ns
  Relative CRPR:              0.141ns
  Actual Bus Skew:            0.005ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.949     2.157    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y227       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y227       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.236 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.824     3.060    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X100Y227       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.649     4.249    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y227       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.102     4.351    
    SLICE_X100Y227       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     4.376    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.060    
                         clock arrival                          4.376    
  -------------------------------------------------------------------
                         relative delay                        -1.316    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.738     1.906    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X100Y227       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y227       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.965 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.487     2.452    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X100Y227       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.859     3.956    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X100Y227       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.102     3.854    
    SLICE_X100Y227       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.914    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.452    
                         clock arrival                          3.914    
  -------------------------------------------------------------------
                         relative delay                        -1.462    



Id: 62
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[16]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[17]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[19]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[20]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[21]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[22]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[23]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]] 20.000
Requirement: 20.000ns
Endpoints: 15

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
                                                                                                            Slow         0.089     19.911


Slack (MET) :             19.911ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.666ns
  Reference Relative Delay:  -1.824ns
  Relative CRPR:              0.069ns
  Actual Bus Skew:            0.089ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.975     2.183    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X102Y231       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y231       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.263 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.451     2.714    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[4]
    SLICE_X102Y231       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.653     4.253    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X102Y231       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.102     4.355    
    SLICE_X102Y231       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     4.380    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.714    
                         clock arrival                          4.380    
  -------------------------------------------------------------------
                         relative delay                        -1.666    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.754     1.922    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X104Y230       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y230       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.981 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.119     2.100    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[5]
    SLICE_X104Y230       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.867     3.964    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X104Y230       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/C
                         clock pessimism             -0.102     3.862    
    SLICE_X104Y230       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.924    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.100    
                         clock arrival                          3.924    
  -------------------------------------------------------------------
                         relative delay                        -1.824    



Id: 63
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow        -0.057     20.057


Slack (MET) :             20.057ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.735ns
  Reference Relative Delay:  -1.831ns
  Relative CRPR:              0.153ns
  Actual Bus Skew:           -0.057ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.975     2.183    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X102Y232       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y232       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.262 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.383     2.645    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X102Y232       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.653     4.253    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X102Y232       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.102     4.355    
    SLICE_X102Y232       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     4.380    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.645    
                         clock arrival                          4.380    
  -------------------------------------------------------------------
                         relative delay                        -1.735    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.752     1.920    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X102Y232       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y232       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.979 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.107     2.086    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X102Y232       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.862     3.959    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X102Y232       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.102     3.857    
    SLICE_X102Y232       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.917    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.086    
                         clock arrival                          3.917    
  -------------------------------------------------------------------
                         relative delay                        -1.831    



Id: 64
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow        -0.029     20.029


Slack (MET) :             20.029ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.735ns
  Reference Relative Delay:  -1.845ns
  Relative CRPR:              0.139ns
  Actual Bus Skew:           -0.029ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.921     2.129    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X99Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y233        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.209 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.411     2.620    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X99Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.628     4.228    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X99Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.102     4.330    
    SLICE_X99Y233        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     4.355    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.620    
                         clock arrival                          4.355    
  -------------------------------------------------------------------
                         relative delay                        -1.735    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.712     1.880    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X99Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y233        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.941 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.107     2.048    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X99Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.836     3.933    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X99Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.102     3.831    
    SLICE_X99Y233        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.893    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.048    
                         clock arrival                          3.893    
  -------------------------------------------------------------------
                         relative delay                        -1.845    



Id: 65
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.037     19.963


Slack (MET) :             19.963ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.699ns
  Reference Relative Delay:  -1.880ns
  Relative CRPR:              0.144ns
  Actual Bus Skew:            0.037ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.919     2.127    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X97Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y235        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.208 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.438     2.646    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X97Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.618     4.218    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X97Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.102     4.320    
    SLICE_X97Y236        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     4.345    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.646    
                         clock arrival                          4.345    
  -------------------------------------------------------------------
                         relative delay                        -1.699    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.704     1.872    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X97Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y235        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.931 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.075     2.006    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X97Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.831     3.928    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X97Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.102     3.826    
    SLICE_X97Y236        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.886    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.006    
                         clock arrival                          3.886    
  -------------------------------------------------------------------
                         relative delay                        -1.880    



Id: 66
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.408     19.592


Slack (MET) :             19.592ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.304ns
  Reference Relative Delay:  -1.849ns
  Relative CRPR:              0.137ns
  Actual Bus Skew:            0.408ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.917     2.125    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X98Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y235        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.205 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.844     3.049    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X98Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.626     4.226    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X98Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.102     4.328    
    SLICE_X98Y235        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     4.353    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.049    
                         clock arrival                          4.353    
  -------------------------------------------------------------------
                         relative delay                        -1.304    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.710     1.878    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X98Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y235        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.937 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.103     2.040    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X98Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.832     3.929    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X98Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.102     3.827    
    SLICE_X98Y235        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.889    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.040    
                         clock arrival                          3.889    
  -------------------------------------------------------------------
                         relative delay                        -1.849    



Id: 67
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                                                            Slow         0.015     19.985


Slack (MET) :             19.985ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.670ns
  Reference Relative Delay:  -1.838ns
  Relative CRPR:              0.153ns
  Actual Bus Skew:            0.015ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.975     2.183    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X102Y232       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y232       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.263 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.447     2.710    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X102Y232       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.653     4.253    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X102Y232       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.102     4.355    
    SLICE_X102Y232       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     4.380    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.710    
                         clock arrival                          4.380    
  -------------------------------------------------------------------
                         relative delay                        -1.670    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.752     1.920    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X102Y232       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y232       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.980 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.101     2.081    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[3]
    SLICE_X102Y232       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.862     3.959    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X102Y232       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/C
                         clock pessimism             -0.102     3.857    
    SLICE_X102Y232       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.919    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.081    
                         clock arrival                          3.919    
  -------------------------------------------------------------------
                         relative delay                        -1.838    



Id: 68
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.062     19.938


Slack (MET) :             19.938ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.686ns
  Reference Relative Delay:  -1.817ns
  Relative CRPR:              0.069ns
  Actual Bus Skew:            0.062ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.917     2.125    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X98Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y235        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.204 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.463     2.667    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X98Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.626     4.226    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X98Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.102     4.328    
    SLICE_X98Y235        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     4.353    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.667    
                         clock arrival                          4.353    
  -------------------------------------------------------------------
                         relative delay                        -1.686    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.712     1.880    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X99Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.939 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.135     2.074    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X99Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.836     3.933    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X99Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.102     3.831    
    SLICE_X99Y233        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.891    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.074    
                         clock arrival                          3.891    
  -------------------------------------------------------------------
                         relative delay                        -1.817    



Id: 69
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                                                            Slow        -0.130     20.130


Slack (MET) :             20.130ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.841ns
  Reference Relative Delay:  -1.849ns
  Relative CRPR:              0.138ns
  Actual Bus Skew:           -0.130ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.918     2.126    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X98Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y236        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.205 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.307     2.512    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X98Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.626     4.226    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X98Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.102     4.328    
    SLICE_X98Y236        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     4.353    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.512    
                         clock arrival                          4.353    
  -------------------------------------------------------------------
                         relative delay                        -1.841    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.710     1.878    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X98Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y236        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.936 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.103     2.039    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[3]
    SLICE_X98Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.833     3.930    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X98Y236        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/C
                         clock pessimism             -0.102     3.828    
    SLICE_X98Y236        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.888    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.039    
                         clock arrival                          3.888    
  -------------------------------------------------------------------
                         relative delay                        -1.849    



Id: 70
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow        -0.147     20.147


Slack (MET) :             20.147ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.838ns
  Reference Relative Delay:  -1.835ns
  Relative CRPR:              0.144ns
  Actual Bus Skew:           -0.147ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.921     2.129    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X96Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y235        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.209 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.299     2.508    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X96Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.619     4.219    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X96Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.102     4.321    
    SLICE_X96Y235        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     4.346    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.508    
                         clock arrival                          4.346    
  -------------------------------------------------------------------
                         relative delay                        -1.838    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.706     1.874    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X96Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y235        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.933 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.119     2.052    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X96Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.830     3.927    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X96Y235        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.102     3.825    
    SLICE_X96Y235        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.887    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.052    
                         clock arrival                          3.887    
  -------------------------------------------------------------------
                         relative delay                        -1.835    



Id: 71
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow        -0.010     20.010


Slack (MET) :             20.010ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.670ns
  Reference Relative Delay:  -1.813ns
  Relative CRPR:              0.153ns
  Actual Bus Skew:           -0.010ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.972     2.180    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X102Y226       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y226       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.260 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.447     2.707    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[3]
    SLICE_X102Y226       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.563     1.731    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.361 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.576    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.600 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.650     4.250    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X102Y226       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.102     4.352    
    SLICE_X102Y226       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     4.377    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.707    
                         clock arrival                          4.377    
  -------------------------------------------------------------------
                         relative delay                        -1.670    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=16235, routed)       1.749     1.917    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X102Y226       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y226       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.975 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.126     2.101    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X102Y226       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y88        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.743     1.951    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.824 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.069    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.097 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.859     3.956    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X102Y226       FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.102     3.854    
    SLICE_X102Y226       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.914    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.101    
                         clock arrival                          3.914    
  -------------------------------------------------------------------
                         relative delay                        -1.813    



Id: 72
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 15.008
Requirement: 15.008ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                      mmcm_clkout5          dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.357     14.651


Slack (MET) :             14.651ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            15.008ns
  Endpoint Relative Delay:    3.666ns
  Reference Relative Delay:  -0.805ns
  Relative CRPR:              4.114ns
  Actual Bus Skew:            0.357ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.485     7.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y94         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.280     7.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X96Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  usr_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.508 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.548    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     0.835    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.859 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.051     1.910    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     2.540 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     2.747    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.771 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y2 (CLOCK_ROOT)    net (fo=5429, routed)        1.222     3.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     3.993    
    SLICE_X96Y98         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           7.684    
                         clock arrival                          4.018    
  -------------------------------------------------------------------
                         relative delay                         3.666    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.303     2.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y95         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.067     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X95Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  usr_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.625 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.675    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.675 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.998    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.026 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.179     2.205    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.078 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.314    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.342 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y2 (CLOCK_ROOT)    net (fo=5429, routed)        1.363     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     3.705    
    SLICE_X95Y96         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.962    
                         clock arrival                          3.767    
  -------------------------------------------------------------------
                         relative delay                        -0.805    



Id: 73
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 15.008
Requirement: 15.008ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout5          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                                                                                                            Slow         0.504     14.504


Slack (MET) :             14.504ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            15.008ns
  Endpoint Relative Delay:    1.394ns
  Reference Relative Delay:  -3.289ns
  Relative CRPR:              4.180ns
  Actual Bus Skew:            0.504ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  usr_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.625 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.675    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.675 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.998    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.026 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.179     2.205    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.078 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.314    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.342 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y2 (CLOCK_ROOT)    net (fo=5429, routed)        1.361     3.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X95Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y95         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.473     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X95Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.303     2.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X95Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     2.836    
    SLICE_X95Y95         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.255    
                         clock arrival                          2.861    
  -------------------------------------------------------------------
                         relative delay                         1.394    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  usr_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.508 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.548    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     0.835    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.859 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.051     1.910    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     2.540 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     2.747    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.771 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y2 (CLOCK_ROOT)    net (fo=5429, routed)        1.196     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X95Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y95         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.072     4.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X95Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.485     7.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X95Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     7.325    
    SLICE_X95Y94         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.098    
                         clock arrival                          7.387    
  -------------------------------------------------------------------
                         relative delay                        -3.289    



Id: 74
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 15.008
Requirement: 15.008ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout5          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                                                                                                            Slow         0.476     14.532


Slack (MET) :             14.532ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            15.008ns
  Endpoint Relative Delay:    1.272ns
  Reference Relative Delay:  -3.267ns
  Relative CRPR:              4.063ns
  Actual Bus Skew:            0.476ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  usr_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.625 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.675    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.675 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.998    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.026 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.179     2.205    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.078 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.314    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.342 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y2 (CLOCK_ROOT)    net (fo=5429, routed)        1.370     3.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X93Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y96         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.347     4.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X93Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.306     2.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X93Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     2.839    
    SLICE_X93Y96         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.136    
                         clock arrival                          2.864    
  -------------------------------------------------------------------
                         relative delay                         1.272    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  usr_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.508 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.548    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     0.835    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.859 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.051     1.910    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     2.540 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     2.747    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.771 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y2 (CLOCK_ROOT)    net (fo=5429, routed)        1.199     3.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X92Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y97         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.091     4.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X92Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.485     7.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X92Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     7.325    
    SLICE_X92Y96         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.120    
                         clock arrival                          7.387    
  -------------------------------------------------------------------
                         relative delay                        -3.267    



Id: 75
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 15.008
Requirement: 15.008ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                      mmcm_clkout5          dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.285     14.723


Slack (MET) :             14.723ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            15.008ns
  Endpoint Relative Delay:    3.667ns
  Reference Relative Delay:  -0.800ns
  Relative CRPR:              4.181ns
  Actual Bus Skew:            0.285ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.478     7.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X93Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y96         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     7.396 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.267     7.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X93Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  usr_sys_clk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.508 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.548    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     0.835    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.859 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.051     1.910    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     2.540 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     2.747    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.771 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y2 (CLOCK_ROOT)    net (fo=5429, routed)        1.200     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     3.971    
    SLICE_X93Y96         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           7.663    
                         clock arrival                          3.996    
  -------------------------------------------------------------------
                         relative delay                         3.667    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.306     2.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X93Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y96         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.088     2.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X93Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  usr_sys_clk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.625 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.675    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.675 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.998    exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.026 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.179     2.205    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.078 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.314    exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.342 r  exdes_i/video_gen/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y2 (CLOCK_ROOT)    net (fo=5429, routed)        1.382     3.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     3.725    
    SLICE_X93Y97         FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.986    
                         clock arrival                          3.786    
  -------------------------------------------------------------------
                         relative delay                        -0.800    



