Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Sun Jun  1 17:08:38 2014
| Host         : ganymede running 64-bit Ubuntu 12.04.3 LTS
| Command      : report_timing_summary -file ./report/lloyds_kernel_top_timing_routed.rpt
| Design       : lloyds_kernel_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 827 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 227 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 131 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.944        0.000                      0                 2957        0.087        0.000                      0                 2957        3.971        0.000                       0                  1124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 2.944        0.000                      0                 2957        0.087        0.000                      0                 2957        3.971        0.000                       0                  1124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.971ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 result_2_reg_672_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_sq_out_reg_291_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 3.024ns (43.196%)  route 3.977ns (56.804%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=1123, unset)         0.973     0.973    ap_clk
    SLICE_X93Y25                                                      r  result_2_reg_672_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y25         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  result_2_reg_672_reg[5]/Q
                         net (fo=2, routed)           1.229     2.658    lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/Q[5]
    SLICE_X93Y29         LUT2 (Prop_lut2_I0_O)        0.124     2.782 r  lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/min_dist_reg_303[7]_i_4/O
                         net (fo=1, routed)           0.000     2.782    lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/n_3_min_dist_reg_303[7]_i_4
    SLICE_X93Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.332 r  lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/min_dist_reg_303_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/n_3_min_dist_reg_303_reg[7]_i_1
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/min_dist_reg_303_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/n_3_min_dist_reg_303_reg[11]_i_1
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.560 r  lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/min_dist_reg_303_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.560    lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/n_3_min_dist_reg_303_reg[15]_i_1
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.674 r  lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/min_dist_reg_303_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.674    lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/n_3_min_dist_reg_303_reg[19]_i_1
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.003 r  lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/min_dist_reg_303_reg[23]_i_1/O[3]
                         net (fo=5, routed)           0.989     4.992    lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/plusOp[23]
    SLICE_X92Y32         LUT4 (Prop_lut4_I0_O)        0.306     5.298 r  lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/min_dist_reg_303[30]_i_24/O
                         net (fo=1, routed)           0.000     5.298    lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/n_3_min_dist_reg_303[30]_i_24
    SLICE_X92Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.674 r  lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/min_dist_reg_303_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.674    lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/n_3_min_dist_reg_303_reg[30]_i_10
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.791 r  lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/min_dist_reg_303_reg[30]_i_5/CO[3]
                         net (fo=82, routed)          1.758     7.550    lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/n_3_min_dist_reg_303_reg[30]_i_5
    SLICE_X89Y30         LUT3 (Prop_lut3_I1_O)        0.424     7.974 r  lloyds_kernel_top_add_32ns_32ns_32_1_U25/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U/sum_sq_out_reg_291[10]_i_1/O
                         net (fo=1, routed)           0.000     7.974    n_105_lloyds_kernel_top_add_32ns_32ns_32_1_U25
    SLICE_X89Y30         FDSE                                         r  sum_sq_out_reg_291_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=1123, unset)         0.924    10.924    ap_clk
    SLICE_X89Y30                                                      r  sum_sq_out_reg_291_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X89Y30         FDSE (Setup_fdse_C_D)        0.029    10.918    sum_sq_out_reg_291_reg[10]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                  2.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 grp_load_centres_buffer_fu_337/bus_addr_read_reg_419_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_load_centres_buffer_fu_337/int_buffer_U/load_centres_buffer_int_buffer_ram_U/ram_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.833%)  route 0.264ns (65.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=1123, unset)         0.410     0.410    grp_load_centres_buffer_fu_337/ap_clk
    SLICE_X107Y27                                                     r  grp_load_centres_buffer_fu_337/bus_addr_read_reg_419_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y27        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_load_centres_buffer_fu_337/bus_addr_read_reg_419_reg[30]/Q
                         net (fo=1, routed)           0.264     0.815    grp_load_centres_buffer_fu_337/int_buffer_U/load_centres_buffer_int_buffer_ram_U/Q[30]
    RAMB36_X5Y5          RAMB36E1                                     r  grp_load_centres_buffer_fu_337/int_buffer_U/load_centres_buffer_int_buffer_ram_U/ram_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=1123, unset)         0.432     0.432    grp_load_centres_buffer_fu_337/int_buffer_U/load_centres_buffer_int_buffer_ram_U/ap_clk
    RAMB36_X5Y5                                                       r  grp_load_centres_buffer_fu_337/int_buffer_U/load_centres_buffer_int_buffer_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X5Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.296     0.728    grp_load_centres_buffer_fu_337/int_buffer_U/load_centres_buffer_int_buffer_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884     10.000  6.116  DSP48_X3Y10   lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     4.951   3.971  SLICE_X90Y28  ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it6_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     4.951   3.971  SLICE_X90Y28  ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it6_reg[0]_srl6/CLK



