\hypertarget{struct_i2_c___mem_map}{}\section{I2\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_i2_c___mem_map}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a3558a605337636043709e55b4bab69d6}{A1}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a576f877ccc2837ffe5811406404acad1}{F}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a8286c9d870f31a089d95e6a2285fbe2f}{C1}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_aef44b210af6af7cb40efdfd5469406c0}{S}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a42ede28e876dcdb2ce2ddd730de0401e}{D}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_acdf8ac8ab339152eaed13f4eca300aa5}{C2}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_ae67b7939f64c519b55e6523baa5a2f22}{F\+LT}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_ae6b85b91f6d924aaa37833060797256e}{RA}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a68e3b8db845208e127d029a687f96707}{S\+MB}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a2b058a256772b61e237f878a32937535}{A2}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a09cb4115b7ad209d1f47362b420861d7}{S\+L\+TH}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_afde3b60c25d0b8c0534a047e42c661f8}{S\+L\+TL}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2C -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_i2_c___mem_map_a3558a605337636043709e55b4bab69d6}\label{struct_i2_c___mem_map_a3558a605337636043709e55b4bab69d6}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!A1@{A1}}
\index{A1@{A1}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{A1}{A1}}
{\footnotesize\ttfamily uint8\+\_\+t A1}

I2C Address Register 1, offset\+: 0x0 \mbox{\Hypertarget{struct_i2_c___mem_map_a2b058a256772b61e237f878a32937535}\label{struct_i2_c___mem_map_a2b058a256772b61e237f878a32937535}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!A2@{A2}}
\index{A2@{A2}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{A2}{A2}}
{\footnotesize\ttfamily uint8\+\_\+t A2}

I2C Address Register 2, offset\+: 0x9 \mbox{\Hypertarget{struct_i2_c___mem_map_a8286c9d870f31a089d95e6a2285fbe2f}\label{struct_i2_c___mem_map_a8286c9d870f31a089d95e6a2285fbe2f}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!C1@{C1}}
\index{C1@{C1}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C1}{C1}}
{\footnotesize\ttfamily uint8\+\_\+t C1}

I2C Control Register 1, offset\+: 0x2 \mbox{\Hypertarget{struct_i2_c___mem_map_acdf8ac8ab339152eaed13f4eca300aa5}\label{struct_i2_c___mem_map_acdf8ac8ab339152eaed13f4eca300aa5}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!C2@{C2}}
\index{C2@{C2}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C2}{C2}}
{\footnotesize\ttfamily uint8\+\_\+t C2}

I2C Control Register 2, offset\+: 0x5 \mbox{\Hypertarget{struct_i2_c___mem_map_a42ede28e876dcdb2ce2ddd730de0401e}\label{struct_i2_c___mem_map_a42ede28e876dcdb2ce2ddd730de0401e}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!D@{D}}
\index{D@{D}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D}{D}}
{\footnotesize\ttfamily uint8\+\_\+t D}

I2C Data I/O register, offset\+: 0x4 \mbox{\Hypertarget{struct_i2_c___mem_map_a576f877ccc2837ffe5811406404acad1}\label{struct_i2_c___mem_map_a576f877ccc2837ffe5811406404acad1}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!F@{F}}
\index{F@{F}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{F}{F}}
{\footnotesize\ttfamily uint8\+\_\+t F}

I2C Frequency Divider register, offset\+: 0x1 \mbox{\Hypertarget{struct_i2_c___mem_map_ae67b7939f64c519b55e6523baa5a2f22}\label{struct_i2_c___mem_map_ae67b7939f64c519b55e6523baa5a2f22}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!F\+LT@{F\+LT}}
\index{F\+LT@{F\+LT}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{F\+LT}{FLT}}
{\footnotesize\ttfamily uint8\+\_\+t F\+LT}

I2C Programmable Input Glitch Filter register, offset\+: 0x6 \mbox{\Hypertarget{struct_i2_c___mem_map_ae6b85b91f6d924aaa37833060797256e}\label{struct_i2_c___mem_map_ae6b85b91f6d924aaa37833060797256e}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!RA@{RA}}
\index{RA@{RA}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{RA}{RA}}
{\footnotesize\ttfamily uint8\+\_\+t RA}

I2C Range Address register, offset\+: 0x7 \mbox{\Hypertarget{struct_i2_c___mem_map_aef44b210af6af7cb40efdfd5469406c0}\label{struct_i2_c___mem_map_aef44b210af6af7cb40efdfd5469406c0}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S@{S}}
\index{S@{S}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S}{S}}
{\footnotesize\ttfamily uint8\+\_\+t S}

I2C Status register, offset\+: 0x3 \mbox{\Hypertarget{struct_i2_c___mem_map_a09cb4115b7ad209d1f47362b420861d7}\label{struct_i2_c___mem_map_a09cb4115b7ad209d1f47362b420861d7}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+L\+TH@{S\+L\+TH}}
\index{S\+L\+TH@{S\+L\+TH}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+L\+TH}{SLTH}}
{\footnotesize\ttfamily uint8\+\_\+t S\+L\+TH}

I2C S\+CL Low Timeout Register High, offset\+: 0xA \mbox{\Hypertarget{struct_i2_c___mem_map_afde3b60c25d0b8c0534a047e42c661f8}\label{struct_i2_c___mem_map_afde3b60c25d0b8c0534a047e42c661f8}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+L\+TL@{S\+L\+TL}}
\index{S\+L\+TL@{S\+L\+TL}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+L\+TL}{SLTL}}
{\footnotesize\ttfamily uint8\+\_\+t S\+L\+TL}

I2C S\+CL Low Timeout Register Low, offset\+: 0xB \mbox{\Hypertarget{struct_i2_c___mem_map_a68e3b8db845208e127d029a687f96707}\label{struct_i2_c___mem_map_a68e3b8db845208e127d029a687f96707}} 
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+MB@{S\+MB}}
\index{S\+MB@{S\+MB}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+MB}{SMB}}
{\footnotesize\ttfamily uint8\+\_\+t S\+MB}

I2C S\+M\+Bus Control and Status register, offset\+: 0x8 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
