Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Oct  3 16:36:29 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Arty100TDDRHarness_timing_summary_routed.rpt -pb Arty100TDDRHarness_timing_summary_routed.pb -rpx Arty100TDDRHarness_timing_summary_routed.rpx -warn_on_violation
| Design       : Arty100TDDRHarness
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
HPDR-1     Warning           Port pin direction inconsistency                5           
LUTAR-1    Warning           LUT drives async reset alert                    6           
SYNTH-10   Warning           Wide multiplier                                 13          
SYNTH-16   Warning           Address collision                               18          
TIMING-16  Warning           Large setup violation                           1000        
TIMING-18  Warning           Missing input or output delay                   38          
TIMING-20  Warning           Non-clocked latch                               1           
LATCH-1    Advisory          Existing latches in the design                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (18)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: chiptop0/system/aes/mode_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: chiptop0/system/aes/rst_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.101   -18559.391                  11076                37291        0.037        0.000                      0                37291        3.750        0.000                       0                 15376  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
JTCK       {0.000 50.000}       100.000         10.000          
sys_clock  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
JTCK               42.739        0.000                      0                  550        0.106        0.000                      0                  550       49.500        0.000                       0                   292  
sys_clock          -6.101   -18559.391                  11076                35998        0.037        0.000                      0                35998        3.750        0.000                       0                 15084  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clock     JTCK                5.791        0.000                      0                   39        0.168        0.000                      0                   39  
JTCK          sys_clock           5.908        0.000                      0                   49        0.165        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  JTCK               JTCK                    45.746        0.000                      0                   53        1.199        0.000                      0                   53  
**async_default**  sys_clock          JTCK                     1.495        0.000                      0                   12        0.437        0.000                      0                   12  
**async_default**  JTCK               sys_clock                5.086        0.000                      0                   12        0.449        0.000                      0                   12  
**async_default**  sys_clock          sys_clock                0.452        0.000                      0                  600        0.442        0.000                      0                  600  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        JTCK                        
(none)        sys_clock                   
(none)                      JTCK          
(none)                      sys_clock     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       42.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.739ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmiBypass/bar/flight_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.715ns  (logic 1.404ns (20.908%)  route 5.311ns (79.092%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 105.118 - 100.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 55.429 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.836    55.429    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.524    55.953 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.879    56.832    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X75Y179        LUT5 (Prop_lut5_I4_O)        0.152    56.984 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.781    57.765    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X72Y178        LUT5 (Prop_lut5_I0_O)        0.332    58.097 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.166    59.263    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X80Y176        LUT6 (Prop_lut6_I5_O)        0.124    59.387 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           1.058    60.445    chiptop0/system/tlDM/dmOuter/dmiBypass/bar/flight_reg[1]_0
    SLICE_X79Y177        LUT6 (Prop_lut6_I4_O)        0.124    60.569 r  chiptop0/system/tlDM/dmOuter/dmiBypass/bar/flight[0]_i_2/O
                         net (fo=2, routed)           0.896    61.465    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/next_flight_dspDelayedAccum[0]
    SLICE_X80Y177        LUT2 (Prop_lut2_I1_O)        0.148    61.613 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/flight[0]_i_1/O
                         net (fo=1, routed)           0.531    62.144    chiptop0/system/tlDM/dmOuter/dmiBypass/bar/flight_reg[0]_0
    SLICE_X79Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/dmiBypass/bar/flight_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.706   105.118    chiptop0/system/tlDM/dmOuter/dmiBypass/bar/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X79Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/dmiBypass/bar/flight_reg[0]/C
                         clock pessimism              0.268   105.387    
                         clock uncertainty           -0.252   105.134    
    SLICE_X79Y177        FDRE (Setup_fdre_C_D)       -0.251   104.883    chiptop0/system/tlDM/dmOuter/dmiBypass/bar/flight_reg[0]
  -------------------------------------------------------------------
                         required time                        104.883    
                         arrival time                         -62.144    
  -------------------------------------------------------------------
                         slack                                 42.739    

Slack (MET) :             42.853ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.647ns  (logic 1.256ns (18.896%)  route 5.391ns (81.104%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 105.117 - 100.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 55.429 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.836    55.429    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.524    55.953 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.879    56.832    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X75Y179        LUT5 (Prop_lut5_I4_O)        0.152    56.984 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.781    57.765    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X72Y178        LUT5 (Prop_lut5_I0_O)        0.332    58.097 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.166    59.263    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X80Y176        LUT6 (Prop_lut6_I5_O)        0.124    59.387 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           1.025    60.411    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X78Y178        LUT6 (Prop_lut6_I0_O)        0.124    60.535 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.540    62.076    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X73Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.705   105.117    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/C
                         clock pessimism              0.268   105.386    
                         clock uncertainty           -0.252   105.133    
    SLICE_X73Y173        FDRE (Setup_fdre_C_CE)      -0.205   104.928    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        104.928    
                         arrival time                         -62.076    
  -------------------------------------------------------------------
                         slack                                 42.853    

Slack (MET) :             42.853ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.647ns  (logic 1.256ns (18.896%)  route 5.391ns (81.104%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 105.117 - 100.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 55.429 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.836    55.429    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.524    55.953 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.879    56.832    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X75Y179        LUT5 (Prop_lut5_I4_O)        0.152    56.984 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.781    57.765    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X72Y178        LUT5 (Prop_lut5_I0_O)        0.332    58.097 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.166    59.263    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X80Y176        LUT6 (Prop_lut6_I5_O)        0.124    59.387 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           1.025    60.411    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X78Y178        LUT6 (Prop_lut6_I0_O)        0.124    60.535 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.540    62.076    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X73Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.705   105.117    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/C
                         clock pessimism              0.268   105.386    
                         clock uncertainty           -0.252   105.133    
    SLICE_X73Y173        FDRE (Setup_fdre_C_CE)      -0.205   104.928    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                        104.928    
                         arrival time                         -62.076    
  -------------------------------------------------------------------
                         slack                                 42.853    

Slack (MET) :             42.853ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.647ns  (logic 1.256ns (18.896%)  route 5.391ns (81.104%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 105.117 - 100.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 55.429 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.836    55.429    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.524    55.953 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.879    56.832    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X75Y179        LUT5 (Prop_lut5_I4_O)        0.152    56.984 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.781    57.765    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X72Y178        LUT5 (Prop_lut5_I0_O)        0.332    58.097 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.166    59.263    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X80Y176        LUT6 (Prop_lut6_I5_O)        0.124    59.387 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           1.025    60.411    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X78Y178        LUT6 (Prop_lut6_I0_O)        0.124    60.535 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.540    62.076    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X73Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.705   105.117    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/C
                         clock pessimism              0.268   105.386    
                         clock uncertainty           -0.252   105.133    
    SLICE_X73Y173        FDRE (Setup_fdre_C_CE)      -0.205   104.928    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                        104.928    
                         arrival time                         -62.076    
  -------------------------------------------------------------------
                         slack                                 42.853    

Slack (MET) :             43.032ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.418ns  (logic 1.256ns (19.569%)  route 5.162ns (80.431%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 105.068 - 100.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 55.429 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.836    55.429    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.524    55.953 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.879    56.832    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X75Y179        LUT5 (Prop_lut5_I4_O)        0.152    56.984 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.781    57.765    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X72Y178        LUT5 (Prop_lut5_I0_O)        0.332    58.097 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.166    59.263    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X80Y176        LUT6 (Prop_lut6_I5_O)        0.124    59.387 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           1.025    60.411    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X78Y178        LUT6 (Prop_lut6_I0_O)        0.124    60.535 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.312    61.847    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X71Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.656   105.068    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X71Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/C
                         clock pessimism              0.268   105.337    
                         clock uncertainty           -0.252   105.084    
    SLICE_X71Y177        FDRE (Setup_fdre_C_CE)      -0.205   104.879    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        104.879    
                         arrival time                         -61.847    
  -------------------------------------------------------------------
                         slack                                 43.032    

Slack (MET) :             43.032ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.418ns  (logic 1.256ns (19.569%)  route 5.162ns (80.431%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 105.068 - 100.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 55.429 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.836    55.429    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.524    55.953 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.879    56.832    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X75Y179        LUT5 (Prop_lut5_I4_O)        0.152    56.984 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.781    57.765    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X72Y178        LUT5 (Prop_lut5_I0_O)        0.332    58.097 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.166    59.263    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X80Y176        LUT6 (Prop_lut6_I5_O)        0.124    59.387 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           1.025    60.411    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X78Y178        LUT6 (Prop_lut6_I0_O)        0.124    60.535 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.312    61.847    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X71Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.656   105.068    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X71Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/C
                         clock pessimism              0.268   105.337    
                         clock uncertainty           -0.252   105.084    
    SLICE_X71Y177        FDRE (Setup_fdre_C_CE)      -0.205   104.879    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        104.879    
                         arrival time                         -61.847    
  -------------------------------------------------------------------
                         slack                                 43.032    

Slack (MET) :             43.032ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.418ns  (logic 1.256ns (19.569%)  route 5.162ns (80.431%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 105.068 - 100.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 55.429 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.836    55.429    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.524    55.953 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.879    56.832    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X75Y179        LUT5 (Prop_lut5_I4_O)        0.152    56.984 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.781    57.765    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X72Y178        LUT5 (Prop_lut5_I0_O)        0.332    58.097 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.166    59.263    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X80Y176        LUT6 (Prop_lut6_I5_O)        0.124    59.387 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           1.025    60.411    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X78Y178        LUT6 (Prop_lut6_I0_O)        0.124    60.535 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.312    61.847    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X71Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.656   105.068    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X71Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/C
                         clock pessimism              0.268   105.337    
                         clock uncertainty           -0.252   105.084    
    SLICE_X71Y177        FDRE (Setup_fdre_C_CE)      -0.205   104.879    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]
  -------------------------------------------------------------------
                         required time                        104.879    
                         arrival time                         -61.847    
  -------------------------------------------------------------------
                         slack                                 43.032    

Slack (MET) :             43.032ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.418ns  (logic 1.256ns (19.569%)  route 5.162ns (80.431%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 105.068 - 100.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 55.429 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.836    55.429    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.524    55.953 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.879    56.832    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X75Y179        LUT5 (Prop_lut5_I4_O)        0.152    56.984 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.781    57.765    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X72Y178        LUT5 (Prop_lut5_I0_O)        0.332    58.097 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.166    59.263    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X80Y176        LUT6 (Prop_lut6_I5_O)        0.124    59.387 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           1.025    60.411    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X78Y178        LUT6 (Prop_lut6_I0_O)        0.124    60.535 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.312    61.847    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X71Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.656   105.068    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X71Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/C
                         clock pessimism              0.268   105.337    
                         clock uncertainty           -0.252   105.084    
    SLICE_X71Y177        FDRE (Setup_fdre_C_CE)      -0.205   104.879    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                        104.879    
                         arrival time                         -61.847    
  -------------------------------------------------------------------
                         slack                                 43.032    

Slack (MET) :             43.032ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.418ns  (logic 1.256ns (19.569%)  route 5.162ns (80.431%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 105.068 - 100.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 55.429 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.836    55.429    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.524    55.953 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.879    56.832    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X75Y179        LUT5 (Prop_lut5_I4_O)        0.152    56.984 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.781    57.765    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X72Y178        LUT5 (Prop_lut5_I0_O)        0.332    58.097 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.166    59.263    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X80Y176        LUT6 (Prop_lut6_I5_O)        0.124    59.387 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           1.025    60.411    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X78Y178        LUT6 (Prop_lut6_I0_O)        0.124    60.535 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.312    61.847    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X71Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.656   105.068    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X71Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/C
                         clock pessimism              0.268   105.337    
                         clock uncertainty           -0.252   105.084    
    SLICE_X71Y177        FDRE (Setup_fdre_C_CE)      -0.205   104.879    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                        104.879    
                         arrival time                         -61.847    
  -------------------------------------------------------------------
                         slack                                 43.032    

Slack (MET) :             43.127ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.374ns  (logic 1.256ns (19.705%)  route 5.118ns (80.295%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 105.118 - 100.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 55.429 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.836    55.429    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDCE (Prop_fdce_C_Q)         0.524    55.953 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.879    56.832    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X75Y179        LUT5 (Prop_lut5_I4_O)        0.152    56.984 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.781    57.765    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X72Y178        LUT5 (Prop_lut5_I0_O)        0.332    58.097 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.166    59.263    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X80Y176        LUT6 (Prop_lut6_I5_O)        0.124    59.387 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           1.025    60.411    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X78Y178        LUT6 (Prop_lut6_I0_O)        0.124    60.535 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.267    61.803    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.706   105.118    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/C
                         clock pessimism              0.268   105.387    
                         clock uncertainty           -0.252   105.134    
    SLICE_X81Y172        FDRE (Setup_fdre_C_CE)      -0.205   104.929    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        104.929    
                         arrival time                         -61.803    
  -------------------------------------------------------------------
                         slack                                 43.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_15_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.655     1.565    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y172        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/Q
                         net (fo=1, routed)           0.054     1.760    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_32_reg_0[11]
    SLICE_X80Y172        LUT5 (Prop_lut5_I0_O)        0.045     1.805 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_15_i_1/O
                         net (fo=1, routed)           0.000     1.805    chiptop0/system/dtm/dmiAccessChain/regs_15_reg_0
    SLICE_X80Y172        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y172        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_15_reg/C
                         clock pessimism             -0.505     1.578    
    SLICE_X80Y172        FDRE (Hold_fdre_C_D)         0.121     1.699    chiptop0/system/dtm/dmiAccessChain/regs_15_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_16_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.655     1.565    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y172        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/Q
                         net (fo=1, routed)           0.089     1.795    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_32_reg_0[12]
    SLICE_X80Y172        LUT5 (Prop_lut5_I0_O)        0.045     1.840 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_16_i_1/O
                         net (fo=1, routed)           0.000     1.840    chiptop0/system/dtm/dmiAccessChain/regs_16_reg_0
    SLICE_X80Y172        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y172        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_16_reg/C
                         clock pessimism             -0.505     1.578    
    SLICE_X80Y172        FDRE (Hold_fdre_C_D)         0.121     1.699    chiptop0/system/dtm/dmiAccessChain/regs_16_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dtmInfoChain/regs_10_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dtmInfoChain/regs_9_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.656     1.566    chiptop0/system/dtm/dtmInfoChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X79Y179        FDRE                                         r  chiptop0/system/dtm/dtmInfoChain/regs_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y179        FDRE (Prop_fdre_C_Q)         0.141     1.707 r  chiptop0/system/dtm/dtmInfoChain/regs_10_reg/Q
                         net (fo=2, routed)           0.099     1.806    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_10_reg
    SLICE_X78Y179        LUT4 (Prop_lut4_I3_O)        0.048     1.854 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_9_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    chiptop0/system/dtm/dtmInfoChain/regs_90
    SLICE_X78Y179        FDRE                                         r  chiptop0/system/dtm/dtmInfoChain/regs_9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.930     2.085    chiptop0/system/dtm/dtmInfoChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X78Y179        FDRE                                         r  chiptop0/system/dtm/dtmInfoChain/regs_9_reg/C
                         clock pessimism             -0.506     1.579    
    SLICE_X78Y179        FDRE (Hold_fdre_C_D)         0.131     1.710    chiptop0/system/dtm/dtmInfoChain/regs_9_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_26_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.316%)  route 0.072ns (33.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.654     1.564    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y177        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_26_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y177        FDRE (Prop_fdre_C_Q)         0.141     1.705 r  chiptop0/system/dtm/dmiAccessChain/regs_26_reg/Q
                         net (fo=2, routed)           0.072     1.777    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_data[24]
    SLICE_X72Y177        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.927     2.082    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X72Y177        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[24]/C
                         clock pessimism             -0.505     1.577    
    SLICE_X72Y177        FDRE (Hold_fdre_C_D)         0.047     1.624    chiptop0/system/dtm/dmiReqReg_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.322%)  route 0.119ns (45.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.653     1.563    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X75Y176        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y176        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  chiptop0/system/dtm/dmiReqReg_data_reg[27]/Q
                         net (fo=1, routed)           0.119     1.822    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]_1[24]
    SLICE_X72Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.925     2.080    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X72Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[27]/C
                         clock pessimism             -0.483     1.597    
    SLICE_X72Y176        FDRE (Hold_fdre_C_D)         0.071     1.668    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_21_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.634     1.544    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X71Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y177        FDRE (Prop_fdre_C_Q)         0.141     1.685 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/Q
                         net (fo=1, routed)           0.110     1.795    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_32_reg_0[17]
    SLICE_X70Y178        LUT5 (Prop_lut5_I0_O)        0.045     1.840 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_21_i_1/O
                         net (fo=1, routed)           0.000     1.840    chiptop0/system/dtm/dmiAccessChain/regs_21_reg_0
    SLICE_X70Y178        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.908     2.063    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X70Y178        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_21_reg/C
                         clock pessimism             -0.505     1.558    
    SLICE_X70Y178        FDRE (Hold_fdre_C_D)         0.121     1.679    chiptop0/system/dtm/dmiAccessChain/regs_21_reg
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_15_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.984%)  route 0.124ns (43.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.655     1.565    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y172        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        FDRE (Prop_fdre_C_Q)         0.164     1.729 r  chiptop0/system/dtm/dmiAccessChain/regs_15_reg/Q
                         net (fo=2, routed)           0.124     1.853    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_data[13]
    SLICE_X78Y172        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X78Y172        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[13]/C
                         clock pessimism             -0.483     1.600    
    SLICE_X78Y172        FDRE (Hold_fdre_C_D)         0.076     1.676    chiptop0/system/dtm/dmiReqReg_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_28_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.654     1.564    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y177        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_28_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y177        FDRE (Prop_fdre_C_Q)         0.141     1.705 r  chiptop0/system/dtm/dmiAccessChain/regs_28_reg/Q
                         net (fo=2, routed)           0.121     1.826    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_data[26]
    SLICE_X72Y177        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.927     2.082    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X72Y177        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[26]/C
                         clock pessimism             -0.505     1.577    
    SLICE_X72Y177        FDRE (Hold_fdre_C_D)         0.071     1.648    chiptop0/system/dtm/dmiReqReg_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_10_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.655     1.565    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X79Y172        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y172        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  chiptop0/system/dtm/dmiAccessChain/regs_10_reg/Q
                         net (fo=2, routed)           0.119     1.825    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_data[8]
    SLICE_X78Y172        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X78Y172        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[8]/C
                         clock pessimism             -0.505     1.578    
    SLICE_X78Y172        FDRE (Hold_fdre_C_D)         0.064     1.642    chiptop0/system/dtm/dmiReqReg_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_40_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.335%)  route 0.156ns (45.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.653     1.563    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X79Y173        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y173        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  chiptop0/system/dtm/dmiReqReg_addr_reg[6]/Q
                         net (fo=3, routed)           0.156     1.860    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_40_reg[6]
    SLICE_X80Y172        LUT4 (Prop_lut4_I0_O)        0.045     1.905 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_40_i_1/O
                         net (fo=1, routed)           0.000     1.905    chiptop0/system/dtm/dmiAccessChain/regs_40_reg_0
    SLICE_X80Y172        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y172        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_40_reg/C
                         clock pessimism             -0.483     1.600    
    SLICE_X80Y172        FDRE (Hold_fdre_C_D)         0.121     1.721    chiptop0/system/dtm/dmiAccessChain/regs_40_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jtag_jtag_TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  jtag_jtag_TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X81Y176   chiptop0/system/dtm/busyReg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X78Y173   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y173   chiptop0/system/dtm/dmiReqReg_addr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y173   chiptop0/system/dtm/dmiReqReg_addr_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X77Y174   chiptop0/system/dtm/dmiReqReg_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X81Y176   chiptop0/system/dtm/busyReg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X81Y176   chiptop0/system/dtm/busyReg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X78Y173   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X78Y173   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X81Y176   chiptop0/system/dtm/busyReg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X81Y176   chiptop0/system/dtm/busyReg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X78Y173   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X78Y173   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X80Y176   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :        11076  Failing Endpoints,  Worst Slack       -6.101ns,  Total Violation   -18559.391ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.101ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        15.759ns  (logic 13.064ns (82.899%)  route 2.695ns (17.101%))
  Logic Levels:           20  (CARRY4=13 DSP48E1=3 LUT2=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.689     5.291    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/sys_clock_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.497 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/PCOUT[47]
                         net (fo=1, routed)           0.002     9.499    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.212 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.214    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__9_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.927 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    12.983    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.501 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11/P[1]
                         net (fo=2, routed)           1.072    15.573    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11_n_104
    SLICE_X56Y129        LUT2 (Prop_lut2_I0_O)        0.124    15.697 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[96]_i_14/O
                         net (fo=1, routed)           0.000    15.697    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[96]_i_14_n_0
    SLICE_X56Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.077 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[96]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.077    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[96]_i_4_n_0
    SLICE_X56Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.194 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[100]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.194    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[100]_i_4_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.311 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[104]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.311    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[104]_i_4_n_0
    SLICE_X56Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.428 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[108]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.428    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[108]_i_4_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.545 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[112]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.545    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[112]_i_4_n_0
    SLICE_X56Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.662 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[116]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.662    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[116]_i_4_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.779 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.779    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_5_n_0
    SLICE_X56Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_4_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.211 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_4/O[3]
                         net (fo=1, routed)           0.572    17.782    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_4_n_4
    SLICE_X56Y139        LUT2 (Prop_lut2_I1_O)        0.307    18.089 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_18/O
                         net (fo=1, routed)           0.000    18.089    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_18_n_0
    SLICE_X56Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.622 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.622    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_6_n_0
    SLICE_X56Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.841 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[129]_i_6/O[0]
                         net (fo=2, routed)           0.699    19.540    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[129]_i_6_n_7
    SLICE_X57Y142        LUT2 (Prop_lut2_I1_O)        0.295    19.835 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_7/O
                         net (fo=1, routed)           0.000    19.835    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_7_n_0
    SLICE_X57Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.236 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.236    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_2_n_0
    SLICE_X57Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.458 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[129]_i_3/O[0]
                         net (fo=1, routed)           0.293    20.751    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[129]_i_3_n_7
    SLICE_X57Y144        LUT2 (Prop_lut2_I0_O)        0.299    21.050 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[129]_i_2/O
                         net (fo=1, routed)           0.000    21.050    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/p_1_in[129]
    SLICE_X57Y144        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.489    14.911    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/sys_clock_IBUF_BUFG
    SLICE_X57Y144        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[129]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.252    14.918    
    SLICE_X57Y144        FDRE (Setup_fdre_C_D)        0.031    14.949    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[129]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -21.050    
  -------------------------------------------------------------------
                         slack                                 -6.101    

Slack (VIOLATED) :        -5.787ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        15.492ns  (logic 12.920ns (83.399%)  route 2.572ns (16.601%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=3 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.689     5.291    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/sys_clock_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.497 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/PCOUT[47]
                         net (fo=1, routed)           0.002     9.499    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.212 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.214    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__9_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.927 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    12.983    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.501 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11/P[1]
                         net (fo=2, routed)           1.072    15.573    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11_n_104
    SLICE_X56Y129        LUT2 (Prop_lut2_I0_O)        0.124    15.697 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[96]_i_14/O
                         net (fo=1, routed)           0.000    15.697    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[96]_i_14_n_0
    SLICE_X56Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.077 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[96]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.077    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[96]_i_4_n_0
    SLICE_X56Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.194 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[100]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.194    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[100]_i_4_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.311 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[104]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.311    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[104]_i_4_n_0
    SLICE_X56Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.428 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[108]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.428    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[108]_i_4_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.545 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[112]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.545    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[112]_i_4_n_0
    SLICE_X56Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.662 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[116]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.662    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[116]_i_4_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.779 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.779    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_5_n_0
    SLICE_X56Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_4_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.211 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_4/O[3]
                         net (fo=1, routed)           0.572    17.782    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_4_n_4
    SLICE_X56Y139        LUT2 (Prop_lut2_I1_O)        0.307    18.089 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_18/O
                         net (fo=1, routed)           0.000    18.089    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_18_n_0
    SLICE_X56Y139        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.667 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_6/O[2]
                         net (fo=3, routed)           0.563    19.230    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_6_n_5
    SLICE_X57Y142        LUT2 (Prop_lut2_I1_O)        0.301    19.531 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_9/O
                         net (fo=1, routed)           0.000    19.531    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_9_n_0
    SLICE_X57Y142        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.171 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_2/O[3]
                         net (fo=1, routed)           0.306    20.477    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_2_n_4
    SLICE_X56Y141        LUT6 (Prop_lut6_I1_O)        0.306    20.783 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_1/O
                         net (fo=1, routed)           0.000    20.783    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/p_1_in[128]
    SLICE_X56Y141        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.488    14.910    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/sys_clock_IBUF_BUFG
    SLICE_X56Y141        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.252    14.917    
    SLICE_X56Y141        FDRE (Setup_fdre_C_D)        0.079    14.996    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -20.783    
  -------------------------------------------------------------------
                         slack                                 -5.787    

Slack (VIOLATED) :        -5.771ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        15.476ns  (logic 12.856ns (83.072%)  route 2.620ns (16.928%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=3 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.689     5.291    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/sys_clock_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.497 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/PCOUT[47]
                         net (fo=1, routed)           0.002     9.499    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.212 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.214    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__9_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.927 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    12.983    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.501 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11/P[1]
                         net (fo=2, routed)           1.072    15.573    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11_n_104
    SLICE_X56Y129        LUT2 (Prop_lut2_I0_O)        0.124    15.697 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[96]_i_14/O
                         net (fo=1, routed)           0.000    15.697    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[96]_i_14_n_0
    SLICE_X56Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.077 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[96]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.077    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[96]_i_4_n_0
    SLICE_X56Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.194 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[100]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.194    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[100]_i_4_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.311 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[104]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.311    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[104]_i_4_n_0
    SLICE_X56Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.428 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[108]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.428    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[108]_i_4_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.545 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[112]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.545    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[112]_i_4_n_0
    SLICE_X56Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.662 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[116]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.662    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[116]_i_4_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.779 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.779    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_5_n_0
    SLICE_X56Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_4_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.211 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_4/O[3]
                         net (fo=1, routed)           0.572    17.782    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_4_n_4
    SLICE_X56Y139        LUT2 (Prop_lut2_I1_O)        0.307    18.089 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_18/O
                         net (fo=1, routed)           0.000    18.089    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_18_n_0
    SLICE_X56Y139        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.667 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_6/O[2]
                         net (fo=3, routed)           0.563    19.230    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_6_n_5
    SLICE_X57Y142        LUT2 (Prop_lut2_I1_O)        0.301    19.531 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_9/O
                         net (fo=1, routed)           0.000    19.531    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_9_n_0
    SLICE_X57Y142        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.111 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_2/O[2]
                         net (fo=1, routed)           0.353    20.465    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_2_n_5
    SLICE_X56Y142        LUT6 (Prop_lut6_I1_O)        0.302    20.767 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[127]_i_1/O
                         net (fo=1, routed)           0.000    20.767    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/p_1_in[127]
    SLICE_X56Y142        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.488    14.910    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/sys_clock_IBUF_BUFG
    SLICE_X56Y142        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[127]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.252    14.917    
    SLICE_X56Y142        FDRE (Setup_fdre_C_D)        0.079    14.996    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[127]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -20.767    
  -------------------------------------------------------------------
                         slack                                 -5.771    

Slack (VIOLATED) :        -5.385ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        15.093ns  (logic 12.598ns (83.469%)  route 2.495ns (16.531%))
  Logic Levels:           18  (CARRY4=12 DSP48E1=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.689     5.291    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/sys_clock_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.497 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/PCOUT[47]
                         net (fo=1, routed)           0.002     9.499    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.212 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.214    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__9_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.927 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    12.983    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.501 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11/P[1]
                         net (fo=2, routed)           1.072    15.573    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11_n_104
    SLICE_X56Y129        LUT2 (Prop_lut2_I0_O)        0.124    15.697 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[96]_i_14/O
                         net (fo=1, routed)           0.000    15.697    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[96]_i_14_n_0
    SLICE_X56Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.077 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[96]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.077    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[96]_i_4_n_0
    SLICE_X56Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.194 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[100]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.194    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[100]_i_4_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.311 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[104]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.311    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[104]_i_4_n_0
    SLICE_X56Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.428 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[108]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.428    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[108]_i_4_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.545 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[112]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.545    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[112]_i_4_n_0
    SLICE_X56Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.662 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[116]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.662    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[116]_i_4_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.779 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.779    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_5_n_0
    SLICE_X56Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_4_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.135 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_4/O[2]
                         net (fo=1, routed)           0.591    17.726    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_4_n_5
    SLICE_X56Y139        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    18.279 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_6/O[0]
                         net (fo=3, routed)           0.465    18.744    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_6_n_7
    SLICE_X57Y141        LUT2 (Prop_lut2_I1_O)        0.295    19.039 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[124]_i_6/O
                         net (fo=1, routed)           0.000    19.039    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[124]_i_6_n_0
    SLICE_X57Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.440 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.440    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_2_n_0
    SLICE_X57Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.774 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_2/O[1]
                         net (fo=1, routed)           0.307    20.081    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_2_n_6
    SLICE_X56Y143        LUT6 (Prop_lut6_I1_O)        0.303    20.384 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[126]_i_1/O
                         net (fo=1, routed)           0.000    20.384    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/p_1_in[126]
    SLICE_X56Y143        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.489    14.911    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/sys_clock_IBUF_BUFG
    SLICE_X56Y143        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[126]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.252    14.918    
    SLICE_X56Y143        FDRE (Setup_fdre_C_D)        0.081    14.999    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[126]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -20.384    
  -------------------------------------------------------------------
                         slack                                 -5.385    

Slack (VIOLATED) :        -5.329ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        15.034ns  (logic 12.482ns (83.027%)  route 2.552ns (16.973%))
  Logic Levels:           18  (CARRY4=12 DSP48E1=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.689     5.291    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/sys_clock_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.497 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/PCOUT[47]
                         net (fo=1, routed)           0.002     9.499    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.212 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.214    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__9_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.927 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    12.983    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.501 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11/P[1]
                         net (fo=2, routed)           1.072    15.573    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11_n_104
    SLICE_X56Y129        LUT2 (Prop_lut2_I0_O)        0.124    15.697 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[96]_i_14/O
                         net (fo=1, routed)           0.000    15.697    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[96]_i_14_n_0
    SLICE_X56Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.077 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[96]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.077    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[96]_i_4_n_0
    SLICE_X56Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.194 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[100]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.194    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[100]_i_4_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.311 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[104]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.311    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[104]_i_4_n_0
    SLICE_X56Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.428 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[108]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.428    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[108]_i_4_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.545 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[112]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.545    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[112]_i_4_n_0
    SLICE_X56Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.662 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[116]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.662    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[116]_i_4_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.779 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.779    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_5_n_0
    SLICE_X56Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_4_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.135 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_4/O[2]
                         net (fo=1, routed)           0.591    17.726    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_4_n_5
    SLICE_X56Y139        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    18.279 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_6/O[0]
                         net (fo=3, routed)           0.465    18.744    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_6_n_7
    SLICE_X57Y141        LUT2 (Prop_lut2_I1_O)        0.295    19.039 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[124]_i_6/O
                         net (fo=1, routed)           0.000    19.039    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[124]_i_6_n_0
    SLICE_X57Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.440 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.440    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_2_n_0
    SLICE_X57Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.662 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_2/O[0]
                         net (fo=1, routed)           0.364    20.026    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_2_n_7
    SLICE_X56Y142        LUT6 (Prop_lut6_I1_O)        0.299    20.325 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[125]_i_1/O
                         net (fo=1, routed)           0.000    20.325    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/p_1_in[125]
    SLICE_X56Y142        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.488    14.910    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/sys_clock_IBUF_BUFG
    SLICE_X56Y142        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[125]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.252    14.917    
    SLICE_X56Y142        FDRE (Setup_fdre_C_D)        0.079    14.996    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[125]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -20.325    
  -------------------------------------------------------------------
                         slack                                 -5.329    

Slack (VIOLATED) :        -5.030ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        14.490ns  (logic 2.454ns (16.936%)  route 12.036ns (83.064%))
  Logic Levels:           15  (LUT2=2 LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.688     5.290    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/sys_clock_IBUF_BUFG
    SLICE_X72Y118        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDRE (Prop_fdre_C_Q)         0.419     5.709 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/Q
                         net (fo=36, routed)          1.333     7.043    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[32]_0[0]
    SLICE_X69Y121        LUT6 (Prop_lut6_I2_O)        0.299     7.342 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_18/O
                         net (fo=1, routed)           0.797     8.139    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_18_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I2_O)        0.124     8.263 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_12/O
                         net (fo=2, routed)           1.244     9.506    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_12_n_0
    SLICE_X75Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.630 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_8/O
                         net (fo=1, routed)           0.810    10.440    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_8_n_0
    SLICE_X74Y120        LUT6 (Prop_lut6_I4_O)        0.124    10.564 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_4/O
                         net (fo=1, routed)           0.598    11.163    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_4_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I3_O)        0.124    11.287 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_1/O
                         net (fo=12, routed)          0.701    11.988    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_6_0
    SLICE_X76Y123        LUT2 (Prop_lut2_I0_O)        0.124    12.112 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_4/O
                         net (fo=4, routed)           0.668    12.780    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_4_n_0
    SLICE_X77Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.904 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_3/O
                         net (fo=3, routed)           0.765    13.669    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_3_n_0
    SLICE_X75Y127        LUT4 (Prop_lut4_I2_O)        0.124    13.793 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_wflags_i_3/O
                         net (fo=3, routed)           0.309    14.102    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_wflags_i_3_n_0
    SLICE_X75Y125        LUT2 (Prop_lut2_I1_O)        0.124    14.226 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_1[4]_i_2/O
                         net (fo=4, routed)           0.463    14.689    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_1[4]_i_2_n_0
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.813 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_48/O
                         net (fo=4, routed)           0.899    15.712    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_toint_i_3_0
    SLICE_X71Y123        LUT4 (Prop_lut4_I1_O)        0.124    15.836 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_71/O
                         net (fo=1, routed)           0.404    16.240    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_71_n_0
    SLICE_X71Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.364 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_24/O
                         net (fo=1, routed)           0.557    16.920    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_wxd_reg_5
    SLICE_X71Y123        LUT4 (Prop_lut4_I1_O)        0.124    17.044 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           0.895    17.940    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_wxd_i_6_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I0_O)        0.124    18.064 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/buf_replay_i_3/O
                         net (fo=12, routed)          0.835    18.899    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_37
    SLICE_X72Y114        LUT6 (Prop_lut6_I1_O)        0.124    19.023 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc[33]_i_1/O
                         net (fo=67, routed)          0.758    19.780    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc[33]_i_1_n_0
    SLICE_X70Y113        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.491    14.913    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/sys_clock_IBUF_BUFG
    SLICE_X70Y113        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc_reg[10]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.252    14.920    
    SLICE_X70Y113        FDRE (Setup_fdre_C_CE)      -0.169    14.751    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc_reg[10]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -19.780    
  -------------------------------------------------------------------
                         slack                                 -5.030    

Slack (VIOLATED) :        -5.030ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        14.490ns  (logic 2.454ns (16.936%)  route 12.036ns (83.064%))
  Logic Levels:           15  (LUT2=2 LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.688     5.290    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/sys_clock_IBUF_BUFG
    SLICE_X72Y118        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDRE (Prop_fdre_C_Q)         0.419     5.709 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/Q
                         net (fo=36, routed)          1.333     7.043    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[32]_0[0]
    SLICE_X69Y121        LUT6 (Prop_lut6_I2_O)        0.299     7.342 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_18/O
                         net (fo=1, routed)           0.797     8.139    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_18_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I2_O)        0.124     8.263 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_12/O
                         net (fo=2, routed)           1.244     9.506    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_12_n_0
    SLICE_X75Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.630 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_8/O
                         net (fo=1, routed)           0.810    10.440    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_8_n_0
    SLICE_X74Y120        LUT6 (Prop_lut6_I4_O)        0.124    10.564 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_4/O
                         net (fo=1, routed)           0.598    11.163    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_4_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I3_O)        0.124    11.287 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_1/O
                         net (fo=12, routed)          0.701    11.988    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_6_0
    SLICE_X76Y123        LUT2 (Prop_lut2_I0_O)        0.124    12.112 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_4/O
                         net (fo=4, routed)           0.668    12.780    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_4_n_0
    SLICE_X77Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.904 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_3/O
                         net (fo=3, routed)           0.765    13.669    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_3_n_0
    SLICE_X75Y127        LUT4 (Prop_lut4_I2_O)        0.124    13.793 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_wflags_i_3/O
                         net (fo=3, routed)           0.309    14.102    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_wflags_i_3_n_0
    SLICE_X75Y125        LUT2 (Prop_lut2_I1_O)        0.124    14.226 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_1[4]_i_2/O
                         net (fo=4, routed)           0.463    14.689    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_1[4]_i_2_n_0
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.813 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_48/O
                         net (fo=4, routed)           0.899    15.712    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_toint_i_3_0
    SLICE_X71Y123        LUT4 (Prop_lut4_I1_O)        0.124    15.836 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_71/O
                         net (fo=1, routed)           0.404    16.240    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_71_n_0
    SLICE_X71Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.364 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_24/O
                         net (fo=1, routed)           0.557    16.920    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_wxd_reg_5
    SLICE_X71Y123        LUT4 (Prop_lut4_I1_O)        0.124    17.044 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           0.895    17.940    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_wxd_i_6_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I0_O)        0.124    18.064 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/buf_replay_i_3/O
                         net (fo=12, routed)          0.835    18.899    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_37
    SLICE_X72Y114        LUT6 (Prop_lut6_I1_O)        0.124    19.023 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc[33]_i_1/O
                         net (fo=67, routed)          0.758    19.780    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc[33]_i_1_n_0
    SLICE_X70Y113        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.491    14.913    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/sys_clock_IBUF_BUFG
    SLICE_X70Y113        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc_reg[9]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.252    14.920    
    SLICE_X70Y113        FDRE (Setup_fdre_C_CE)      -0.169    14.751    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc_reg[9]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -19.780    
  -------------------------------------------------------------------
                         slack                                 -5.030    

Slack (VIOLATED) :        -5.028ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        14.571ns  (logic 2.454ns (16.842%)  route 12.117ns (83.158%))
  Logic Levels:           15  (LUT2=2 LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 14.991 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.688     5.290    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/sys_clock_IBUF_BUFG
    SLICE_X72Y118        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDRE (Prop_fdre_C_Q)         0.419     5.709 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/Q
                         net (fo=36, routed)          1.333     7.043    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[32]_0[0]
    SLICE_X69Y121        LUT6 (Prop_lut6_I2_O)        0.299     7.342 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_18/O
                         net (fo=1, routed)           0.797     8.139    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_18_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I2_O)        0.124     8.263 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_12/O
                         net (fo=2, routed)           1.244     9.506    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_12_n_0
    SLICE_X75Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.630 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_8/O
                         net (fo=1, routed)           0.810    10.440    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_8_n_0
    SLICE_X74Y120        LUT6 (Prop_lut6_I4_O)        0.124    10.564 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_4/O
                         net (fo=1, routed)           0.598    11.163    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_4_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I3_O)        0.124    11.287 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_1/O
                         net (fo=12, routed)          0.701    11.988    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_6_0
    SLICE_X76Y123        LUT2 (Prop_lut2_I0_O)        0.124    12.112 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_4/O
                         net (fo=4, routed)           0.668    12.780    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_4_n_0
    SLICE_X77Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.904 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_3/O
                         net (fo=3, routed)           0.765    13.669    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_3_n_0
    SLICE_X75Y127        LUT4 (Prop_lut4_I2_O)        0.124    13.793 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_wflags_i_3/O
                         net (fo=3, routed)           0.309    14.102    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_wflags_i_3_n_0
    SLICE_X75Y125        LUT2 (Prop_lut2_I1_O)        0.124    14.226 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_1[4]_i_2/O
                         net (fo=4, routed)           0.463    14.689    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_1[4]_i_2_n_0
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.813 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_48/O
                         net (fo=4, routed)           0.899    15.712    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_toint_i_3_0
    SLICE_X71Y123        LUT4 (Prop_lut4_I1_O)        0.124    15.836 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_71/O
                         net (fo=1, routed)           0.404    16.240    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_71_n_0
    SLICE_X71Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.364 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_24/O
                         net (fo=1, routed)           0.557    16.920    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_wxd_reg_5
    SLICE_X71Y123        LUT4 (Prop_lut4_I1_O)        0.124    17.044 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           0.895    17.940    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_wxd_i_6_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I0_O)        0.124    18.064 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/buf_replay_i_3/O
                         net (fo=12, routed)          0.772    18.836    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_37
    SLICE_X69Y120        LUT6 (Prop_lut6_I1_O)        0.124    18.960 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc[33]_i_1/O
                         net (fo=67, routed)          0.901    19.861    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc[33]_i_1_n_0
    SLICE_X72Y118        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.569    14.991    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/sys_clock_IBUF_BUFG
    SLICE_X72Y118        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_data_reg[31]/C
                         clock pessimism              0.299    15.290    
                         clock uncertainty           -0.252    15.038    
    SLICE_X72Y118        FDRE (Setup_fdre_C_CE)      -0.205    14.833    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -19.861    
  -------------------------------------------------------------------
                         slack                                 -5.028    

Slack (VIOLATED) :        -5.028ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        14.571ns  (logic 2.454ns (16.842%)  route 12.117ns (83.158%))
  Logic Levels:           15  (LUT2=2 LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 14.991 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.688     5.290    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/sys_clock_IBUF_BUFG
    SLICE_X72Y118        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDRE (Prop_fdre_C_Q)         0.419     5.709 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/Q
                         net (fo=36, routed)          1.333     7.043    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[32]_0[0]
    SLICE_X69Y121        LUT6 (Prop_lut6_I2_O)        0.299     7.342 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_18/O
                         net (fo=1, routed)           0.797     8.139    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_18_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I2_O)        0.124     8.263 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_12/O
                         net (fo=2, routed)           1.244     9.506    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_12_n_0
    SLICE_X75Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.630 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_8/O
                         net (fo=1, routed)           0.810    10.440    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_8_n_0
    SLICE_X74Y120        LUT6 (Prop_lut6_I4_O)        0.124    10.564 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_4/O
                         net (fo=1, routed)           0.598    11.163    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_4_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I3_O)        0.124    11.287 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_1/O
                         net (fo=12, routed)          0.701    11.988    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[3]_i_6_0
    SLICE_X76Y123        LUT2 (Prop_lut2_I0_O)        0.124    12.112 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_4/O
                         net (fo=4, routed)           0.668    12.780    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_4_n_0
    SLICE_X77Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.904 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_3/O
                         net (fo=3, routed)           0.765    13.669    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_fastpipe_i_3_n_0
    SLICE_X75Y127        LUT4 (Prop_lut4_I2_O)        0.124    13.793 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_wflags_i_3/O
                         net (fo=3, routed)           0.309    14.102    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_wflags_i_3_n_0
    SLICE_X75Y125        LUT2 (Prop_lut2_I1_O)        0.124    14.226 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_1[4]_i_2/O
                         net (fo=4, routed)           0.463    14.689    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_1[4]_i_2_n_0
    SLICE_X74Y126        LUT4 (Prop_lut4_I2_O)        0.124    14.813 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_48/O
                         net (fo=4, routed)           0.899    15.712    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_toint_i_3_0
    SLICE_X71Y123        LUT4 (Prop_lut4_I1_O)        0.124    15.836 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_71/O
                         net (fo=1, routed)           0.404    16.240    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_71_n_0
    SLICE_X71Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.364 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_24/O
                         net (fo=1, routed)           0.557    16.920    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_wxd_reg_5
    SLICE_X71Y123        LUT4 (Prop_lut4_I1_O)        0.124    17.044 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_wxd_i_6/O
                         net (fo=2, routed)           0.895    17.940    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_wxd_i_6_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I0_O)        0.124    18.064 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/buf_replay_i_3/O
                         net (fo=12, routed)          0.772    18.836    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_37
    SLICE_X69Y120        LUT6 (Prop_lut6_I1_O)        0.124    18.960 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc[33]_i_1/O
                         net (fo=67, routed)          0.901    19.861    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc[33]_i_1_n_0
    SLICE_X72Y118        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.569    14.991    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/sys_clock_IBUF_BUFG
    SLICE_X72Y118        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]/C
                         clock pessimism              0.299    15.290    
                         clock uncertainty           -0.252    15.038    
    SLICE_X72Y118        FDRE (Setup_fdre_C_CE)      -0.205    14.833    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[1]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -19.861    
  -------------------------------------------------------------------
                         slack                                 -5.028    

Slack (VIOLATED) :        -5.018ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        14.721ns  (logic 12.114ns (82.293%)  route 2.607ns (17.707%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.689     5.291    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/sys_clock_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.497 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/PCOUT[47]
                         net (fo=1, routed)           0.002     9.499    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.212 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.214    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__9_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.927 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    12.983    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.501 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11/P[1]
                         net (fo=2, routed)           1.072    15.573    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11_n_104
    SLICE_X56Y129        LUT2 (Prop_lut2_I0_O)        0.124    15.697 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[96]_i_14/O
                         net (fo=1, routed)           0.000    15.697    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[96]_i_14_n_0
    SLICE_X56Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.077 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[96]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.077    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[96]_i_4_n_0
    SLICE_X56Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.194 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[100]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.194    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[100]_i_4_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.311 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[104]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.311    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[104]_i_4_n_0
    SLICE_X56Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.428 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[108]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.428    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[108]_i_4_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.545 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[112]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.545    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[112]_i_4_n_0
    SLICE_X56Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.662 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[116]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.662    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[116]_i_4_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.779 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.779    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_5_n_0
    SLICE_X56Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_4_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.135 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_4/O[2]
                         net (fo=1, routed)           0.591    17.726    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_4_n_5
    SLICE_X56Y139        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    18.279 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_6/O[0]
                         net (fo=3, routed)           0.465    18.744    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_6_n_7
    SLICE_X57Y141        LUT2 (Prop_lut2_I1_O)        0.295    19.039 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[124]_i_6/O
                         net (fo=1, routed)           0.000    19.039    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[124]_i_6_n_0
    SLICE_X57Y141        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.287 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_2/O[3]
                         net (fo=1, routed)           0.419    19.705    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_2_n_4
    SLICE_X56Y142        LUT6 (Prop_lut6_I1_O)        0.306    20.011 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[124]_i_1/O
                         net (fo=1, routed)           0.000    20.011    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/p_1_in[124]
    SLICE_X56Y142        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.488    14.910    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/sys_clock_IBUF_BUFG
    SLICE_X56Y142        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.252    14.917    
    SLICE_X56Y142        FDRE (Setup_fdre_C_D)        0.077    14.994    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -20.011    
  -------------------------------------------------------------------
                         slack                                 -5.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_fbus_serdesser/inDes/data_25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.652     1.572    chiptop0/system/subsystem_fbus_serdesser/inDes/sys_clock_IBUF_BUFG
    SLICE_X13Y150        FDRE                                         r  chiptop0/system/subsystem_fbus_serdesser/inDes/data_25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.141     1.713 r  chiptop0/system/subsystem_fbus_serdesser/inDes/data_25_reg[3]/Q
                         net (fo=1, routed)           0.056     1.769    chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_42_47/DIA0
    SLICE_X12Y150        RAMD32                                       r  chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.927     2.092    chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_42_47/WCLK
    SLICE_X12Y150        RAMD32                                       r  chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/CLK
                         clock pessimism             -0.507     1.585    
    SLICE_X12Y150        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.732    chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 chiptop0/system/uartClockDomainWrapper_1/uart_0/rxm/shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/uartClockDomainWrapper_1/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.637     1.557    chiptop0/system/uartClockDomainWrapper_1/uart_0/rxm/sys_clock_IBUF_BUFG
    SLICE_X47Y183        FDRE                                         r  chiptop0/system/uartClockDomainWrapper_1/uart_0/rxm/shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y183        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  chiptop0/system/uartClockDomainWrapper_1/uart_0/rxm/shifter_reg[0]/Q
                         net (fo=1, routed)           0.056     1.754    chiptop0/system/uartClockDomainWrapper_1/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/DIA0
    SLICE_X46Y183        RAMD32                                       r  chiptop0/system/uartClockDomainWrapper_1/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.910     2.075    chiptop0/system/uartClockDomainWrapper_1/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/WCLK
    SLICE_X46Y183        RAMD32                                       r  chiptop0/system/uartClockDomainWrapper_1/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.505     1.570    
    SLICE_X46Y183        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.717    chiptop0/system/uartClockDomainWrapper_1/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_fbus_serdesser/inDes/data_9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.562     1.481    chiptop0/system/subsystem_fbus_serdesser/inDes/sys_clock_IBUF_BUFG
    SLICE_X39Y146        FDRE                                         r  chiptop0/system/subsystem_fbus_serdesser/inDes/data_9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  chiptop0/system/subsystem_fbus_serdesser/inDes/data_9_reg[0]/Q
                         net (fo=2, routed)           0.068     1.690    chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_42_47/DIA0
    SLICE_X38Y146        RAMD32                                       r  chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.834     1.999    chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_42_47/WCLK
    SLICE_X38Y146        RAMD32                                       r  chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_42_47/RAMA/CLK
                         clock pessimism             -0.504     1.494    
    SLICE_X38Y146        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.641    chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ram/serdesser/inDes/data_15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/buffer/x1_a_q/ram_ext/Memory_reg_0_1_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.563     1.482    ram/serdesser/inDes/sys_clock_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  ram/serdesser/inDes/data_15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ram/serdesser/inDes/data_15_reg[0]/Q
                         net (fo=2, routed)           0.068     1.691    ram/buffer/x1_a_q/ram_ext/Memory_reg_0_1_108_113/DIA0
    SLICE_X8Y73          RAMD32                                       r  ram/buffer/x1_a_q/ram_ext/Memory_reg_0_1_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.831     1.996    ram/buffer/x1_a_q/ram_ext/Memory_reg_0_1_108_113/WCLK
    SLICE_X8Y73          RAMD32                                       r  ram/buffer/x1_a_q/ram_ext/Memory_reg_0_1_108_113/RAMA/CLK
                         clock pessimism             -0.500     1.495    
    SLICE_X8Y73          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.642    ram/buffer/x1_a_q/ram_ext/Memory_reg_0_1_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_fbus_serdesser/inDes/data_7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_72_77/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.929%)  route 0.315ns (69.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.562     1.481    chiptop0/system/subsystem_fbus_serdesser/inDes/sys_clock_IBUF_BUFG
    SLICE_X39Y144        FDRE                                         r  chiptop0/system/subsystem_fbus_serdesser/inDes/data_7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  chiptop0/system/subsystem_fbus_serdesser/inDes/data_7_reg[3]/Q
                         net (fo=2, routed)           0.315     1.937    chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_72_77/DIB0
    SLICE_X54Y145        RAMD32                                       r  chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_72_77/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.827     1.993    chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_72_77/WCLK
    SLICE_X54Y145        RAMD32                                       r  chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_72_77/RAMB/CLK
                         clock pessimism             -0.250     1.742    
    SLICE_X54Y145        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.888    chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_72_77/RAMB
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_fbus_serdesser/inDes/data_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.562     1.481    chiptop0/system/subsystem_fbus_serdesser/inDes/sys_clock_IBUF_BUFG
    SLICE_X35Y138        FDRE                                         r  chiptop0/system/subsystem_fbus_serdesser/inDes/data_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  chiptop0/system/subsystem_fbus_serdesser/inDes/data_3_reg[0]/Q
                         net (fo=2, routed)           0.068     1.691    chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_18_23/DIA0
    SLICE_X34Y138        RAMD32                                       r  chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.833     1.998    chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_18_23/WCLK
    SLICE_X34Y138        RAMD32                                       r  chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_18_23/RAMA/CLK
                         clock pessimism             -0.503     1.494    
    SLICE_X34Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.641    chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ram/serdesser/inDes/data_16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.565     1.484    ram/serdesser/inDes/sys_clock_IBUF_BUFG
    SLICE_X13Y72         FDRE                                         r  ram/serdesser/inDes/data_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  ram/serdesser/inDes/data_16_reg[0]/Q
                         net (fo=2, routed)           0.068     1.693    ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/DIA0
    SLICE_X12Y72         RAMD32                                       r  ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.833     1.998    ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/WCLK
    SLICE_X12Y72         RAMD32                                       r  ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/RAMA/CLK
                         clock pessimism             -0.500     1.497    
    SLICE_X12Y72         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.644    ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_fbus_serdesser/inDes/data_11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_48_53/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.446%)  route 0.216ns (60.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.648     1.568    chiptop0/system/subsystem_fbus_serdesser/inDes/sys_clock_IBUF_BUFG
    SLICE_X35Y150        FDRE                                         r  chiptop0/system/subsystem_fbus_serdesser/inDes/data_11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y150        FDRE (Prop_fdre_C_Q)         0.141     1.709 r  chiptop0/system/subsystem_fbus_serdesser/inDes/data_11_reg[3]/Q
                         net (fo=2, routed)           0.216     1.925    chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_48_53/DIC1
    SLICE_X34Y147        RAMD32                                       r  chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_48_53/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.836     2.001    chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_48_53/WCLK
    SLICE_X34Y147        RAMD32                                       r  chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_48_53/RAMC_D1/CLK
                         clock pessimism             -0.250     1.750    
    SLICE_X34Y147        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.864    chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_48_53/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_fbus_serdesser/outSer/data_reg[142]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/subsystem_fbus_serdesser/outSer/data_reg[118]_srl6___chiptop0_system_subsystem_fbus_serdesser_outSer_data_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.121%)  route 0.199ns (54.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.652     1.572    chiptop0/system/subsystem_fbus_serdesser/outSer/sys_clock_IBUF_BUFG
    SLICE_X8Y152         FDRE                                         r  chiptop0/system/subsystem_fbus_serdesser/outSer/data_reg[142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.164     1.736 r  chiptop0/system/subsystem_fbus_serdesser/outSer/data_reg[142]/Q
                         net (fo=1, routed)           0.199     1.935    chiptop0/system/subsystem_fbus_serdesser/outSer/data[142]
    SLICE_X8Y149         SRL16E                                       r  chiptop0/system/subsystem_fbus_serdesser/outSer/data_reg[118]_srl6___chiptop0_system_subsystem_fbus_serdesser_outSer_data_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.841     2.006    chiptop0/system/subsystem_fbus_serdesser/outSer/sys_clock_IBUF_BUFG
    SLICE_X8Y149         SRL16E                                       r  chiptop0/system/subsystem_fbus_serdesser/outSer/data_reg[118]_srl6___chiptop0_system_subsystem_fbus_serdesser_outSer_data_reg_r_4/CLK
                         clock pessimism             -0.250     1.755    
    SLICE_X8Y149         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.870    chiptop0/system/subsystem_fbus_serdesser/outSer/data_reg[118]_srl6___chiptop0_system_subsystem_fbus_serdesser_outSer_data_reg_r_4
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/inPipe_bits_in1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/io_out_b_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.032%)  route 0.236ns (55.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.557     1.476    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/sys_clock_IBUF_BUFG
    SLICE_X52Y108        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/inPipe_bits_in1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/inPipe_bits_in1_reg[15]/Q
                         net (fo=1, routed)           0.236     1.854    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/inPipe_bits_in1_reg_n_0_[15]
    SLICE_X51Y109        LUT4 (Prop_lut4_I3_O)        0.045     1.899 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/io_out_b_data[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.899    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/io_out_b_data[15]_i_1__0_n_0
    SLICE_X51Y109        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/io_out_b_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.828     1.993    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/sys_clock_IBUF_BUFG
    SLICE_X51Y109        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/io_out_b_data_reg[15]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.091     1.833    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/io_out_b_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y52   chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y50   chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y51   chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y54   chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y55   chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y52   chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y53   chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y48   chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y49   chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y49   chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y184  chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack        5.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.469ns  (logic 0.518ns (14.932%)  route 2.951ns (85.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 105.120 - 100.000 ) 
    Source Clock Delay      (SCD):    5.438ns = ( 95.438 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.835    95.438    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X78Y171        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y171        FDRE (Prop_fdre_C_Q)         0.518    95.956 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[9]/Q
                         net (fo=1, routed)           2.951    98.907    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[10]
    SLICE_X81Y171        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708   105.120    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y171        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/C
                         clock pessimism              0.000   105.120    
                         clock uncertainty           -0.355   104.765    
    SLICE_X81Y171        FDRE (Setup_fdre_C_D)       -0.067   104.698    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        104.698    
                         arrival time                         -98.907    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.160ns  (logic 0.518ns (16.394%)  route 2.642ns (83.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 105.118 - 100.000 ) 
    Source Clock Delay      (SCD):    5.435ns = ( 95.435 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.832    95.435    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X76Y172        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y172        FDRE (Prop_fdre_C_Q)         0.518    95.953 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[12]/Q
                         net (fo=1, routed)           2.642    98.594    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[13]
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.706   105.118    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/C
                         clock pessimism              0.000   105.118    
                         clock uncertainty           -0.355   104.763    
    SLICE_X81Y172        FDRE (Setup_fdre_C_D)       -0.093   104.670    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        104.670    
                         arrival time                         -98.594    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.103ns  (logic 0.456ns (14.697%)  route 2.647ns (85.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 105.117 - 100.000 ) 
    Source Clock Delay      (SCD):    5.432ns = ( 95.432 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.829    95.432    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X73Y175        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y175        FDRE (Prop_fdre_C_Q)         0.456    95.888 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[24]/Q
                         net (fo=1, routed)           2.647    98.534    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[25]
    SLICE_X73Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.705   105.117    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/C
                         clock pessimism              0.000   105.117    
                         clock uncertainty           -0.355   104.762    
    SLICE_X73Y176        FDRE (Setup_fdre_C_D)       -0.093   104.669    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                        104.669    
                         arrival time                         -98.534    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.080ns  (logic 0.456ns (14.803%)  route 2.624ns (85.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 105.118 - 100.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 95.440 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.837    95.440    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X81Y170        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y170        FDRE (Prop_fdre_C_Q)         0.456    95.896 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[8]/Q
                         net (fo=1, routed)           2.624    98.520    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[9]
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.706   105.118    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/C
                         clock pessimism              0.000   105.118    
                         clock uncertainty           -0.355   104.763    
    SLICE_X81Y172        FDRE (Setup_fdre_C_D)       -0.062   104.701    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        104.701    
                         arrival time                         -98.520    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/widx_widx_bin_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        2.937ns  (logic 0.419ns (14.267%)  route 2.518ns (85.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 105.120 - 100.000 ) 
    Source Clock Delay      (SCD):    5.438ns = ( 95.438 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.835    95.438    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X77Y178        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/widx_widx_bin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y178        FDCE (Prop_fdce_C_Q)         0.419    95.857 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/widx_widx_bin_reg/Q
                         net (fo=3, routed)           2.518    98.375    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_2_reg_0
    SLICE_X78Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708   105.120    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X78Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_2_reg/C
                         clock pessimism              0.000   105.120    
                         clock uncertainty           -0.355   104.765    
    SLICE_X78Y178        FDCE (Setup_fdce_C_D)       -0.188   104.577    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                        104.577    
                         arrival time                         -98.375    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.077ns  (logic 0.518ns (16.832%)  route 2.559ns (83.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 105.117 - 100.000 ) 
    Source Clock Delay      (SCD):    5.383ns = ( 95.383 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.780    95.383    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X70Y175        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y175        FDRE (Prop_fdre_C_Q)         0.518    95.901 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[25]/Q
                         net (fo=1, routed)           2.559    98.460    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[26]
    SLICE_X73Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.705   105.117    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/C
                         clock pessimism              0.000   105.117    
                         clock uncertainty           -0.355   104.762    
    SLICE_X73Y176        FDRE (Setup_fdre_C_D)       -0.092   104.670    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                        104.670    
                         arrival time                         -98.460    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.019ns  (logic 0.518ns (17.156%)  route 2.501ns (82.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 105.116 - 100.000 ) 
    Source Clock Delay      (SCD):    5.432ns = ( 95.432 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.829    95.432    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X74Y175        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y175        FDRE (Prop_fdre_C_Q)         0.518    95.950 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[16]/Q
                         net (fo=1, routed)           2.501    98.451    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[17]
    SLICE_X77Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.704   105.116    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X77Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/C
                         clock pessimism              0.000   105.116    
                         clock uncertainty           -0.355   104.761    
    SLICE_X77Y173        FDRE (Setup_fdre_C_D)       -0.093   104.668    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                        104.668    
                         arrival time                         -98.451    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.043ns  (logic 0.456ns (14.983%)  route 2.587ns (85.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 105.118 - 100.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 95.440 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.837    95.440    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X79Y169        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.456    95.896 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[13]/Q
                         net (fo=1, routed)           2.587    98.483    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[14]
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.706   105.118    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
                         clock pessimism              0.000   105.118    
                         clock uncertainty           -0.355   104.763    
    SLICE_X81Y172        FDRE (Setup_fdre_C_D)       -0.061   104.702    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        104.702    
                         arrival time                         -98.483    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.112ns  (logic 0.518ns (16.643%)  route 2.594ns (83.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 105.117 - 100.000 ) 
    Source Clock Delay      (SCD):    5.383ns = ( 95.383 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.780    95.383    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X70Y175        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y175        FDRE (Prop_fdre_C_Q)         0.518    95.901 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[26]/Q
                         net (fo=1, routed)           2.594    98.495    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[27]
    SLICE_X73Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.705   105.117    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/C
                         clock pessimism              0.000   105.117    
                         clock uncertainty           -0.355   104.762    
    SLICE_X73Y176        FDRE (Setup_fdre_C_D)       -0.047   104.715    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                        104.715    
                         arrival time                         -98.495    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.008ns  (logic 0.456ns (15.158%)  route 2.552ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 105.117 - 100.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 95.440 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.837    95.440    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X73Y169        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y169        FDRE (Prop_fdre_C_Q)         0.456    95.896 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[15]/Q
                         net (fo=1, routed)           2.552    98.448    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[16]
    SLICE_X73Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.705   105.117    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/C
                         clock pessimism              0.000   105.117    
                         clock uncertainty           -0.355   104.762    
    SLICE_X73Y173        FDRE (Setup_fdre_C_D)       -0.067   104.695    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        104.695    
                         arrival time                         -98.448    
  -------------------------------------------------------------------
                         slack                                  6.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.164ns (14.822%)  route 0.942ns (85.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.655     1.575    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X74Y171        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_fdre_C_Q)         0.164     1.739 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[7]/Q
                         net (fo=1, routed)           0.942     2.681    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[8]
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/C
                         clock pessimism              0.000     2.083    
                         clock uncertainty            0.355     2.439    
    SLICE_X81Y172        FDRE (Hold_fdre_C_D)         0.075     2.514    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.164ns (14.830%)  route 0.942ns (85.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.655     1.575    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X74Y171        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_fdre_C_Q)         0.164     1.739 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[4]/Q
                         net (fo=1, routed)           0.942     2.681    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[5]
    SLICE_X77Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.925     2.080    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X77Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/C
                         clock pessimism              0.000     2.080    
                         clock uncertainty            0.355     2.436    
    SLICE_X77Y173        FDRE (Hold_fdre_C_D)         0.071     2.507    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.141ns (12.722%)  route 0.967ns (87.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.656     1.576    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X73Y169        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y169        FDRE (Prop_fdre_C_Q)         0.141     1.717 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[15]/Q
                         net (fo=1, routed)           0.967     2.684    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[16]
    SLICE_X73Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.925     2.080    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/C
                         clock pessimism              0.000     2.080    
                         clock uncertainty            0.355     2.436    
    SLICE_X73Y173        FDRE (Hold_fdre_C_D)         0.070     2.506    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.141ns (12.465%)  route 0.990ns (87.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.656     1.576    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X81Y170        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y170        FDRE (Prop_fdre_C_Q)         0.141     1.717 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[14]/Q
                         net (fo=1, routed)           0.990     2.707    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[15]
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
                         clock pessimism              0.000     2.083    
                         clock uncertainty            0.355     2.439    
    SLICE_X81Y172        FDRE (Hold_fdre_C_D)         0.072     2.511    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.141ns (12.294%)  route 1.006ns (87.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.651     1.571    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X72Y175        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y175        FDRE (Prop_fdre_C_Q)         0.141     1.712 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[30]/Q
                         net (fo=1, routed)           1.006     2.718    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[31]
    SLICE_X73Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.925     2.080    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/C
                         clock pessimism              0.000     2.080    
                         clock uncertainty            0.355     2.436    
    SLICE_X73Y176        FDRE (Hold_fdre_C_D)         0.076     2.512    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.141ns (12.602%)  route 0.978ns (87.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.656     1.576    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X75Y170        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y170        FDRE (Prop_fdre_C_Q)         0.141     1.717 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[11]/Q
                         net (fo=1, routed)           0.978     2.695    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[12]
    SLICE_X77Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.925     2.080    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X77Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/C
                         clock pessimism              0.000     2.080    
                         clock uncertainty            0.355     2.436    
    SLICE_X77Y173        FDRE (Hold_fdre_C_D)         0.046     2.482    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.141ns (12.565%)  route 0.981ns (87.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.657     1.577    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X79Y169        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.141     1.718 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[10]/Q
                         net (fo=1, routed)           0.981     2.699    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[11]
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y172        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/C
                         clock pessimism              0.000     2.083    
                         clock uncertainty            0.355     2.439    
    SLICE_X81Y172        FDRE (Hold_fdre_C_D)         0.046     2.485    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.141ns (12.534%)  route 0.984ns (87.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.653     1.573    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X75Y173        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y173        FDRE (Prop_fdre_C_Q)         0.141     1.714 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[2]/Q
                         net (fo=1, routed)           0.984     2.698    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[3]
    SLICE_X77Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.925     2.080    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X77Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/C
                         clock pessimism              0.000     2.080    
                         clock uncertainty            0.355     2.436    
    SLICE_X77Y173        FDRE (Hold_fdre_C_D)         0.047     2.483    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.164ns (14.132%)  route 0.996ns (85.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.656     1.576    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y179        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y179        FDCE (Prop_fdce_C_Q)         0.164     1.740 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.996     2.736    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg_0
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.000     2.084    
                         clock uncertainty            0.355     2.440    
    SLICE_X81Y178        FDCE (Hold_fdce_C_D)         0.078     2.518    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_corrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.128ns (11.736%)  route 0.963ns (88.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.652     1.572    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sys_clock_IBUF_BUFG
    SLICE_X81Y174        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_corrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y174        FDRE (Prop_fdre_C_Q)         0.128     1.700 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_corrupt_reg/Q
                         net (fo=2, routed)           0.963     2.662    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[0]
    SLICE_X78Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.926     2.081    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X78Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/C
                         clock pessimism              0.000     2.081    
                         clock uncertainty            0.355     2.437    
    SLICE_X78Y176        FDRE (Hold_fdre_C_D)         0.005     2.442    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
From Clock:  JTCK
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.518ns (15.431%)  route 2.839ns (84.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.835     5.428    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y171        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y171        FDRE (Prop_fdre_C_Q)         0.518     5.946 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[5]/Q
                         net (fo=1, routed)           2.839     8.785    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[5]
    SLICE_X75Y171        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.707    15.129    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X75Y171        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/C
                         clock pessimism              0.000    15.129    
                         clock uncertainty           -0.355    14.774    
    SLICE_X75Y171        FDRE (Setup_fdre_C_D)       -0.081    14.693    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.456ns (14.019%)  route 2.797ns (85.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.829     5.422    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X77Y175        FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y175        FDCE (Prop_fdce_C_Q)         0.456     5.878 r  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/Q
                         net (fo=12, routed)          2.797     8.674    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_2_reg_0
    SLICE_X72Y172        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.706    15.128    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X72Y172        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_2_reg/C
                         clock pessimism              0.000    15.128    
                         clock uncertainty           -0.355    14.773    
    SLICE_X72Y172        FDCE (Setup_fdce_C_D)       -0.062    14.711    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_ackhavereset_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.580ns (17.144%)  route 2.803ns (82.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.831     5.424    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X77Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_ackhavereset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y176        FDRE (Prop_fdre_C_Q)         0.456     5.880 r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_ackhavereset_reg/Q
                         net (fo=2, routed)           2.803     8.683    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/mem_0_ackhavereset
    SLICE_X74Y176        LUT6 (Prop_lut6_I0_O)        0.124     8.807 r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.807    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg[3]_i_1_n_0
    SLICE_X74Y176        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.704    15.126    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X74Y176        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/C
                         clock pessimism              0.000    15.126    
                         clock uncertainty           -0.355    14.771    
    SLICE_X74Y176        FDRE (Setup_fdre_C_D)        0.079    14.850    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/widx_widx_bin_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/widx_widx_gray/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.456ns (14.039%)  route 2.792ns (85.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.835     5.428    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X79Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/widx_widx_bin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y178        FDCE (Prop_fdce_C_Q)         0.456     5.884 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/widx_widx_bin_reg/Q
                         net (fo=3, routed)           2.792     8.676    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/widx_widx_gray/output_chain/widx_gray
    SLICE_X77Y178        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/widx_widx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.707    15.129    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/widx_widx_gray/output_chain/sys_clock_IBUF_BUFG
    SLICE_X77Y178        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/widx_widx_gray/output_chain/sync_2_reg/C
                         clock pessimism              0.000    15.129    
                         clock uncertainty           -0.355    14.774    
    SLICE_X77Y178        FDCE (Setup_fdce_C_D)       -0.043    14.731    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/widx_widx_gray/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tile_prci_domain/intsink/chain/output_chain/sync_1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.580ns (19.141%)  route 2.450ns (80.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.829     5.422    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X77Y175        FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y175        FDCE (Prop_fdce_C_Q)         0.456     5.878 r  chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/Q
                         net (fo=2, routed)           0.298     6.176    chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0
    SLICE_X75Y175        LUT2 (Prop_lut2_I0_O)        0.124     6.300 r  chiptop0/system/tlDM/dmOuter/dmOuter/sync_1_reg_srl2_i_1/O
                         net (fo=1, routed)           2.152     8.452    chiptop0/system/tile_prci_domain/intsink/chain/output_chain/_tlDM_auto_dmOuter_intsource_out_sync_0
    SLICE_X70Y136        SRL16E                                       r  chiptop0/system/tile_prci_domain/intsink/chain/output_chain/sync_1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.491    14.913    chiptop0/system/tile_prci_domain/intsink/chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X70Y136        SRL16E                                       r  chiptop0/system/tile_prci_domain/intsink/chain/output_chain/sync_1_reg_srl2/CLK
                         clock pessimism              0.000    14.913    
                         clock uncertainty           -0.355    14.558    
    SLICE_X70Y136        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    14.514    chiptop0/system/tile_prci_domain/intsink/chain/output_chain/sync_1_reg_srl2
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.478ns (15.686%)  route 2.569ns (84.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.836     5.429    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X78Y170        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y170        FDRE (Prop_fdre_C_Q)         0.478     5.907 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/Q
                         net (fo=1, routed)           2.569     8.476    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[14]
    SLICE_X79Y170        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.709    15.131    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X79Y170        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
                         clock pessimism              0.000    15.131    
                         clock uncertainty           -0.355    14.776    
    SLICE_X79Y170        FDRE (Setup_fdre_C_D)       -0.229    14.547    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.518ns (16.183%)  route 2.683ns (83.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.835     5.428    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y171        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y171        FDRE (Prop_fdre_C_Q)         0.518     5.946 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[4]/Q
                         net (fo=1, routed)           2.683     8.629    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[4]
    SLICE_X75Y171        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.707    15.129    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X75Y171        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/C
                         clock pessimism              0.000    15.129    
                         clock uncertainty           -0.355    14.774    
    SLICE_X75Y171        FDRE (Setup_fdre_C_D)       -0.067    14.707    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.518ns (16.062%)  route 2.707ns (83.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.829     5.422    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X78Y175        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y175        FDRE (Prop_fdre_C_Q)         0.518     5.940 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[3]/Q
                         net (fo=1, routed)           2.707     8.647    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[33]
    SLICE_X80Y174        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.703    15.125    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X80Y174        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]/C
                         clock pessimism              0.000    15.125    
                         clock uncertainty           -0.355    14.770    
    SLICE_X80Y174        FDRE (Setup_fdre_C_D)       -0.043    14.727    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.478ns (15.806%)  route 2.546ns (84.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.836     5.429    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X78Y170        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y170        FDRE (Prop_fdre_C_Q)         0.478     5.907 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[9]/Q
                         net (fo=1, routed)           2.546     8.453    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[9]
    SLICE_X79Y170        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.709    15.131    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X79Y170        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/C
                         clock pessimism              0.000    15.131    
                         clock uncertainty           -0.355    14.776    
    SLICE_X79Y170        FDRE (Setup_fdre_C_D)       -0.235    14.541    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.518ns (16.101%)  route 2.699ns (83.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.832     5.425    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y173        FDRE (Prop_fdre_C_Q)         0.518     5.943 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[3]/Q
                         net (fo=1, routed)           2.699     8.642    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[3]
    SLICE_X80Y171        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.708    15.130    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X80Y171        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/C
                         clock pessimism              0.000    15.130    
                         clock uncertainty           -0.355    14.775    
    SLICE_X80Y171        FDRE (Setup_fdre_C_D)       -0.031    14.744    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  6.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.164ns (14.767%)  route 0.947ns (85.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.653     1.563    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y173        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y173        FDRE (Prop_fdre_C_Q)         0.164     1.727 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[5]/Q
                         net (fo=1, routed)           0.947     2.674    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[35]
    SLICE_X80Y174        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.925     2.090    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X80Y174        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[42]/C
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.355     2.446    
    SLICE_X80Y174        FDRE (Hold_fdre_C_D)         0.063     2.509    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.164ns (14.950%)  route 0.933ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.652     1.562    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y175        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y175        FDRE (Prop_fdre_C_Q)         0.164     1.726 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[28]/Q
                         net (fo=1, routed)           0.933     2.659    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[28]
    SLICE_X75Y174        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.924     2.089    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X75Y174        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.355     2.445    
    SLICE_X75Y174        FDRE (Hold_fdre_C_D)         0.047     2.492    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.164ns (14.757%)  route 0.947ns (85.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.656     1.566    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X78Y170        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y170        FDRE (Prop_fdre_C_Q)         0.164     1.730 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[12]/Q
                         net (fo=1, routed)           0.947     2.677    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[12]
    SLICE_X80Y170        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.930     2.095    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X80Y170        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/C
                         clock pessimism              0.000     2.095    
                         clock uncertainty            0.355     2.451    
    SLICE_X80Y170        FDRE (Hold_fdre_C_D)         0.059     2.510    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.186ns (16.055%)  route 0.972ns (83.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.653     1.563    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X77Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y176        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/Q
                         net (fo=2, routed)           0.972     2.676    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/mem_0_hrmask_0
    SLICE_X75Y178        LUT6 (Prop_lut6_I0_O)        0.045     2.721 r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.721    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg[0]_i_1_n_0
    SLICE_X75Y178        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.928     2.093    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X75Y178        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/C
                         clock pessimism              0.000     2.093    
                         clock uncertainty            0.355     2.449    
    SLICE_X75Y178        FDRE (Hold_fdre_C_D)         0.091     2.540    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/ridx_ridx_bin_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/ridx_ridx_gray/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.164ns (14.313%)  route 0.982ns (85.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.655     1.565    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X78Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/ridx_ridx_bin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y178        FDCE (Prop_fdce_C_Q)         0.164     1.729 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/ridx_ridx_bin_reg/Q
                         net (fo=3, routed)           0.982     2.711    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/ridx_ridx_gray/output_chain/ridx_gray
    SLICE_X77Y178        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/ridx_ridx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.928     2.093    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/ridx_ridx_gray/output_chain/sys_clock_IBUF_BUFG
    SLICE_X77Y178        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/ridx_ridx_gray/output_chain/sync_2_reg/C
                         clock pessimism              0.000     2.093    
                         clock uncertainty            0.355     2.449    
    SLICE_X77Y178        FDCE (Hold_fdce_C_D)         0.071     2.520    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/ridx_ridx_gray/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.164ns (14.238%)  route 0.988ns (85.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.655     1.565    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y171        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y171        FDRE (Prop_fdre_C_Q)         0.164     1.729 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[7]/Q
                         net (fo=1, routed)           0.988     2.717    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[7]
    SLICE_X75Y171        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.928     2.093    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X75Y171        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/C
                         clock pessimism              0.000     2.093    
                         clock uncertainty            0.355     2.449    
    SLICE_X75Y171        FDRE (Hold_fdre_C_D)         0.072     2.521    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.186ns (15.316%)  route 1.028ns (84.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.653     1.563    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X77Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y176        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_reg/Q
                         net (fo=2, routed)           1.028     2.732    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/mem_0_resumereq
    SLICE_X74Y176        LUT6 (Prop_lut6_I0_O)        0.045     2.777 r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.777    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg[14]_i_1_n_0
    SLICE_X74Y176        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.925     2.090    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X74Y176        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.355     2.446    
    SLICE_X74Y176        FDRE (Hold_fdre_C_D)         0.121     2.567    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.128ns (11.497%)  route 0.985ns (88.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.632     1.542    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X71Y176        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y176        FDRE (Prop_fdre_C_Q)         0.128     1.670 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]/Q
                         net (fo=1, routed)           0.985     2.655    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[24]
    SLICE_X65Y175        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.904     2.069    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X65Y175        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/C
                         clock pessimism              0.000     2.069    
                         clock uncertainty            0.355     2.425    
    SLICE_X65Y175        FDRE (Hold_fdre_C_D)         0.013     2.438    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.148ns (13.164%)  route 0.976ns (86.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.656     1.566    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X78Y170        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y170        FDRE (Prop_fdre_C_Q)         0.148     1.714 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/Q
                         net (fo=1, routed)           0.976     2.690    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[14]
    SLICE_X79Y170        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.930     2.095    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X79Y170        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
                         clock pessimism              0.000     2.095    
                         clock uncertainty            0.355     2.451    
    SLICE_X79Y170        FDRE (Hold_fdre_C_D)         0.019     2.470    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.148ns (13.113%)  route 0.981ns (86.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.652     1.562    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X78Y175        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y175        FDRE (Prop_fdre_C_Q)         0.148     1.710 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[4]/Q
                         net (fo=1, routed)           0.981     2.691    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[34]
    SLICE_X80Y174        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.925     2.090    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sys_clock_IBUF_BUFG
    SLICE_X80Y174        FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]/C
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.355     2.446    
    SLICE_X80Y174        FDRE (Hold_fdre_C_D)         0.023     2.469    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       45.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.746ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/PRE
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.642ns (17.815%)  route 2.962ns (82.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 55.120 - 50.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.683     7.632    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.124     7.756 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.278     9.034    chiptop0/system/dtm/tapIO_controllerInternal/AR[0]
    SLICE_X74Y179        FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708    55.120    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.268    55.389    
                         clock uncertainty           -0.252    55.136    
    SLICE_X74Y179        FDPE (Recov_fdpe_C_PRE)     -0.356    54.780    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]
  -------------------------------------------------------------------
                         required time                         54.780    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 45.746    

Slack (MET) :             45.746ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.642ns (17.815%)  route 2.962ns (82.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 55.120 - 50.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.683     7.632    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.124     7.756 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.278     9.034    chiptop0/system/dtm/tapIO_controllerInternal/AR[0]
    SLICE_X74Y179        FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708    55.120    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.268    55.389    
                         clock uncertainty           -0.252    55.136    
    SLICE_X74Y179        FDCE (Recov_fdce_C_CLR)     -0.356    54.780    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]
  -------------------------------------------------------------------
                         required time                         54.780    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 45.746    

Slack (MET) :             45.746ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.642ns (17.815%)  route 2.962ns (82.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 55.120 - 50.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.683     7.632    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.124     7.756 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.278     9.034    chiptop0/system/dtm/tapIO_controllerInternal/AR[0]
    SLICE_X74Y179        FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708    55.120    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.268    55.389    
                         clock uncertainty           -0.252    55.136    
    SLICE_X74Y179        FDCE (Recov_fdce_C_CLR)     -0.356    54.780    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]
  -------------------------------------------------------------------
                         required time                         54.780    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 45.746    

Slack (MET) :             45.788ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.642ns (17.815%)  route 2.962ns (82.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 55.120 - 50.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.683     7.632    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.124     7.756 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.278     9.034    chiptop0/system/dtm/tapIO_controllerInternal/AR[0]
    SLICE_X74Y179        FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708    55.120    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.268    55.389    
                         clock uncertainty           -0.252    55.136    
    SLICE_X74Y179        FDCE (Recov_fdce_C_CLR)     -0.314    54.822    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]
  -------------------------------------------------------------------
                         required time                         54.822    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 45.788    

Slack (MET) :             45.788ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.642ns (17.815%)  route 2.962ns (82.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 55.120 - 50.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.683     7.632    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.124     7.756 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.278     9.034    chiptop0/system/dtm/tapIO_controllerInternal/AR[0]
    SLICE_X74Y179        FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708    55.120    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.268    55.389    
                         clock uncertainty           -0.252    55.136    
    SLICE_X74Y179        FDCE (Recov_fdce_C_CLR)     -0.314    54.822    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]
  -------------------------------------------------------------------
                         required time                         54.822    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 45.788    

Slack (MET) :             45.945ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.642ns (18.628%)  route 2.804ns (81.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 55.120 - 50.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.683     7.632    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.124     7.756 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.121     8.877    chiptop0/system/dtm/tapIO_controllerInternal/AR[0]
    SLICE_X74Y180        FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708    55.120    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y180        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/C  (IS_INVERTED)
                         clock pessimism              0.268    55.389    
                         clock uncertainty           -0.252    55.136    
    SLICE_X74Y180        FDCE (Recov_fdce_C_CLR)     -0.314    54.822    chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg
  -------------------------------------------------------------------
                         required time                         54.822    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                 45.945    

Slack (MET) :             95.316ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.666ns (17.549%)  route 3.129ns (82.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 105.118 - 100.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.402     7.351    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.148     7.499 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           1.727     9.226    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y177        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.706   105.118    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y177        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.285   105.404    
                         clock uncertainty           -0.252   105.151    
    SLICE_X81Y177        FDCE (Recov_fdce_C_CLR)     -0.609   104.542    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                        104.542    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                 95.316    

Slack (MET) :             95.695ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.666ns (19.482%)  route 2.752ns (80.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 105.120 - 100.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.402     7.351    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.148     7.499 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           1.350     8.849    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708   105.120    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.285   105.406    
                         clock uncertainty           -0.252   105.153    
    SLICE_X81Y178        FDCE (Recov_fdce_C_CLR)     -0.609   104.544    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                        104.544    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                 95.695    

Slack (MET) :             95.695ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.666ns (19.482%)  route 2.752ns (80.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 105.120 - 100.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.402     7.351    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.148     7.499 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           1.350     8.849    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708   105.120    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.285   105.406    
                         clock uncertainty           -0.252   105.153    
    SLICE_X81Y178        FDCE (Recov_fdce_C_CLR)     -0.609   104.544    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                        104.544    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                 95.695    

Slack (MET) :             95.695ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.666ns (19.482%)  route 2.752ns (80.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 105.120 - 100.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.402     7.351    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.148     7.499 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           1.350     8.849    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708   105.120    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.285   105.406    
                         clock uncertainty           -0.252   105.153    
    SLICE_X81Y178        FDCE (Recov_fdce_C_CLR)     -0.609   104.544    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                        104.544    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                 95.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/downgradeOpReg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.935%)  route 0.956ns (82.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.677     2.408    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.045     2.453 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.279     2.732    chiptop0/system/dtm/AR[0]
    SLICE_X76Y178        FDCE                                         f  chiptop0/system/dtm/downgradeOpReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y178        FDCE                                         r  chiptop0/system/dtm/downgradeOpReg_reg/C
                         clock pessimism             -0.483     1.600    
    SLICE_X76Y178        FDCE (Remov_fdce_C_CLR)     -0.067     1.533    chiptop0/system/dtm/downgradeOpReg_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/PRE
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.935%)  route 0.956ns (82.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.677     2.408    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.045     2.453 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.279     2.732    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/AR[0]
    SLICE_X76Y178        FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/C
                         clock pessimism             -0.483     1.600    
    SLICE_X76Y178        FDPE (Remov_fdpe_C_PRE)     -0.071     1.529    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/PRE
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.935%)  route 0.956ns (82.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.677     2.408    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.045     2.453 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.279     2.732    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/AR[0]
    SLICE_X76Y178        FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/C
                         clock pessimism             -0.483     1.600    
    SLICE_X76Y178        FDPE (Remov_fdpe_C_PRE)     -0.071     1.529    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/PRE
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.935%)  route 0.956ns (82.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.677     2.408    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.045     2.453 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.279     2.732    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/AR[0]
    SLICE_X76Y178        FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/C
                         clock pessimism             -0.483     1.600    
    SLICE_X76Y178        FDPE (Remov_fdpe_C_PRE)     -0.071     1.529    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/PRE
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.935%)  route 0.956ns (82.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.677     2.408    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.045     2.453 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.279     2.732    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/AR[0]
    SLICE_X76Y178        FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/C
                         clock pessimism             -0.483     1.600    
    SLICE_X76Y178        FDPE (Remov_fdpe_C_PRE)     -0.071     1.529    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.227ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_haltreq_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.940%)  route 0.956ns (82.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.677     2.408    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.045     2.453 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.279     2.732    chiptop0/system/tlDM/dmOuter/dmOuter/AR[0]
    SLICE_X79Y175        FDCE                                         f  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_haltreq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.925     2.080    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X79Y175        FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_haltreq_reg/C
                         clock pessimism             -0.483     1.597    
    SLICE_X79Y175        FDCE (Remov_fdce_C_CLR)     -0.092     1.505    chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_haltreq_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.940%)  route 0.956ns (82.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.677     2.408    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.045     2.453 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.279     2.732    chiptop0/system/tlDM/dmOuter/dmOuter/AR[0]
    SLICE_X79Y175        FDCE                                         f  chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.925     2.080    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X79Y175        FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/C
                         clock pessimism             -0.483     1.597    
    SLICE_X79Y175        FDCE (Remov_fdce_C_CLR)     -0.092     1.505    chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.940%)  route 0.956ns (82.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.677     2.408    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.045     2.453 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.279     2.732    chiptop0/system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/AR[0]
    SLICE_X79Y175        FDCE                                         f  chiptop0/system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.925     2.080    chiptop0/system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X79Y175        FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_0_reg/C
                         clock pessimism             -0.483     1.597    
    SLICE_X79Y175        FDCE (Remov_fdce_C_CLR)     -0.092     1.505    chiptop0/system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.334ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqValidReg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.209ns (16.418%)  route 1.064ns (83.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.677     2.408    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.045     2.453 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.387     2.840    chiptop0/system/dtm/AR[0]
    SLICE_X79Y176        FDCE                                         f  chiptop0/system/dtm/dmiReqValidReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.926     2.081    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X79Y176        FDCE                                         r  chiptop0/system/dtm/dmiReqValidReg_reg/C
                         clock pessimism             -0.483     1.598    
    SLICE_X79Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.506    chiptop0/system/dtm/dmiReqValidReg_reg
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.209ns (16.418%)  route 1.064ns (83.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.677     2.408    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.045     2.453 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.387     2.840    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/AR[0]
    SLICE_X79Y176        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.926     2.081    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X79Y176        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism             -0.483     1.598    
    SLICE_X79Y176        FDCE (Remov_fdce_C_CLR)     -0.092     1.506    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  1.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clock
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack        1.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        7.536ns  (logic 0.574ns (7.617%)  route 6.962ns (92.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 105.121 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns = ( 95.214 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.612    95.214    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X41Y131        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDCE (Prop_fdce_C_Q)         0.456    95.670 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          1.615    97.285    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.118    97.403 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        5.347   102.751    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/_prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset
    SLICE_X80Y180        FDCE                                         f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.709   105.121    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                         clock pessimism              0.000   105.121    
                         clock uncertainty           -0.355   104.766    
    SLICE_X80Y180        FDCE (Recov_fdce_C_CLR)     -0.521   104.245    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                        104.245    
                         arrival time                        -102.751    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        7.536ns  (logic 0.574ns (7.617%)  route 6.962ns (92.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 105.121 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns = ( 95.214 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.612    95.214    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X41Y131        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDCE (Prop_fdce_C_Q)         0.456    95.670 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          1.615    97.285    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.118    97.403 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        5.347   102.751    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/_prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset
    SLICE_X80Y180        FDCE                                         f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.709   105.121    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C
                         clock pessimism              0.000   105.121    
                         clock uncertainty           -0.355   104.766    
    SLICE_X80Y180        FDCE (Recov_fdce_C_CLR)     -0.521   104.245    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                        104.245    
                         arrival time                        -102.751    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        7.536ns  (logic 0.574ns (7.617%)  route 6.962ns (92.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 105.121 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns = ( 95.214 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.612    95.214    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X41Y131        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDCE (Prop_fdce_C_Q)         0.456    95.670 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          1.615    97.285    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.118    97.403 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        5.347   102.751    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/_prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset
    SLICE_X80Y180        FDCE                                         f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.709   105.121    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C
                         clock pessimism              0.000   105.121    
                         clock uncertainty           -0.355   104.766    
    SLICE_X80Y180        FDCE (Recov_fdce_C_CLR)     -0.521   104.245    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                        104.245    
                         arrival time                        -102.751    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.522ns  (logic 0.668ns (18.968%)  route 2.854ns (81.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 105.118 - 100.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 95.436 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.833    95.436    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.518    95.954 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           1.127    97.081    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.150    97.231 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           1.727    98.957    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y177        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.706   105.118    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y177        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.000   105.118    
                         clock uncertainty           -0.355   104.763    
    SLICE_X81Y177        FDCE (Recov_fdce_C_CLR)     -0.609   104.154    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                        104.154    
                         arrival time                         -98.957    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.145ns  (logic 0.668ns (21.239%)  route 2.477ns (78.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 105.120 - 100.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 95.436 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.833    95.436    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.518    95.954 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           1.127    97.081    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.150    97.231 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           1.350    98.581    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708   105.120    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.000   105.120    
                         clock uncertainty           -0.355   104.765    
    SLICE_X81Y178        FDCE (Recov_fdce_C_CLR)     -0.609   104.156    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                        104.156    
                         arrival time                         -98.581    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.145ns  (logic 0.668ns (21.239%)  route 2.477ns (78.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 105.120 - 100.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 95.436 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.833    95.436    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.518    95.954 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           1.127    97.081    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.150    97.231 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           1.350    98.581    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708   105.120    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.000   105.120    
                         clock uncertainty           -0.355   104.765    
    SLICE_X81Y178        FDCE (Recov_fdce_C_CLR)     -0.609   104.156    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                        104.156    
                         arrival time                         -98.581    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.145ns  (logic 0.668ns (21.239%)  route 2.477ns (78.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 105.120 - 100.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 95.436 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.833    95.436    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.518    95.954 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           1.127    97.081    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.150    97.231 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           1.350    98.581    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708   105.120    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.000   105.120    
                         clock uncertainty           -0.355   104.765    
    SLICE_X81Y178        FDCE (Recov_fdce_C_CLR)     -0.609   104.156    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                        104.156    
                         arrival time                         -98.581    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.145ns  (logic 0.668ns (21.239%)  route 2.477ns (78.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 105.120 - 100.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 95.436 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.833    95.436    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.518    95.954 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           1.127    97.081    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.150    97.231 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           1.350    98.581    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708   105.120    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.000   105.120    
                         clock uncertainty           -0.355   104.765    
    SLICE_X81Y178        FDCE (Recov_fdce_C_CLR)     -0.609   104.156    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                        104.156    
                         arrival time                         -98.581    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.145ns  (logic 0.668ns (21.239%)  route 2.477ns (78.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 105.120 - 100.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 95.436 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.833    95.436    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.518    95.954 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           1.127    97.081    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.150    97.231 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           1.350    98.581    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708   105.120    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.000   105.120    
                         clock uncertainty           -0.355   104.765    
    SLICE_X81Y178        FDCE (Recov_fdce_C_CLR)     -0.609   104.156    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                        104.156    
                         arrival time                         -98.581    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (JTCK rise@100.000ns - sys_clock rise@90.000ns)
  Data Path Delay:        3.145ns  (logic 0.668ns (21.239%)  route 2.477ns (78.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 105.120 - 100.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 95.436 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.833    95.436    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.518    95.954 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           1.127    97.081    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.150    97.231 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           1.350    98.581    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708   105.120    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.000   105.120    
                         clock uncertainty           -0.355   104.765    
    SLICE_X81Y178        FDCE (Recov_fdce_C_CLR)     -0.609   104.156    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                        104.156    
                         arrival time                         -98.581    
  -------------------------------------------------------------------
                         slack                                  5.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.208ns (18.180%)  route 0.936ns (81.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.655     1.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.164     1.739 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.416     2.155    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.044     2.199 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           0.520     2.719    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.000     2.084    
                         clock uncertainty            0.355     2.440    
    SLICE_X81Y178        FDCE (Remov_fdce_C_CLR)     -0.158     2.282    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.208ns (18.180%)  route 0.936ns (81.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.655     1.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.164     1.739 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.416     2.155    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.044     2.199 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           0.520     2.719    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.000     2.084    
                         clock uncertainty            0.355     2.440    
    SLICE_X81Y178        FDCE (Remov_fdce_C_CLR)     -0.158     2.282    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.208ns (18.180%)  route 0.936ns (81.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.655     1.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.164     1.739 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.416     2.155    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.044     2.199 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           0.520     2.719    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.000     2.084    
                         clock uncertainty            0.355     2.440    
    SLICE_X81Y178        FDCE (Remov_fdce_C_CLR)     -0.158     2.282    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.208ns (18.180%)  route 0.936ns (81.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.655     1.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.164     1.739 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.416     2.155    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.044     2.199 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           0.520     2.719    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.000     2.084    
                         clock uncertainty            0.355     2.440    
    SLICE_X81Y178        FDCE (Remov_fdce_C_CLR)     -0.158     2.282    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.208ns (18.180%)  route 0.936ns (81.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.655     1.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.164     1.739 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.416     2.155    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.044     2.199 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           0.520     2.719    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.000     2.084    
                         clock uncertainty            0.355     2.440    
    SLICE_X81Y178        FDCE (Remov_fdce_C_CLR)     -0.158     2.282    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.208ns (18.180%)  route 0.936ns (81.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.655     1.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.164     1.739 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.416     2.155    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.044     2.199 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           0.520     2.719    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.000     2.084    
                         clock uncertainty            0.355     2.440    
    SLICE_X81Y178        FDCE (Remov_fdce_C_CLR)     -0.158     2.282    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.208ns (18.180%)  route 0.936ns (81.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.655     1.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.164     1.739 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.416     2.155    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.044     2.199 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           0.520     2.719    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.000     2.084    
                         clock uncertainty            0.355     2.440    
    SLICE_X81Y178        FDCE (Remov_fdce_C_CLR)     -0.158     2.282    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.208ns (18.180%)  route 0.936ns (81.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.655     1.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.164     1.739 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.416     2.155    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.044     2.199 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           0.520     2.719    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y178        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y178        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.000     2.084    
                         clock uncertainty            0.355     2.440    
    SLICE_X81Y178        FDCE (Remov_fdce_C_CLR)     -0.158     2.282    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.208ns (16.471%)  route 1.055ns (83.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.655     1.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y177        FDCE (Prop_fdce_C_Q)         0.164     1.739 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.416     2.155    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I0_O)        0.044     2.199 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           0.639     2.838    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y177        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y177        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.000     2.083    
                         clock uncertainty            0.355     2.439    
    SLICE_X81Y177        FDCE (Remov_fdce_C_CLR)     -0.158     2.281    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             2.505ns  (arrival time - required time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.189ns (5.653%)  route 3.154ns (94.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.555     1.474    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X41Y131        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          0.686     2.301    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.048     2.349 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        2.468     4.818    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/_prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset
    SLICE_X80Y180        FDCE                                         f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.931     2.086    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                         clock pessimism              0.000     2.086    
                         clock uncertainty            0.355     2.442    
    SLICE_X80Y180        FDCE (Remov_fdce_C_CLR)     -0.129     2.313    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           4.818    
  -------------------------------------------------------------------
                         slack                                  2.505    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTCK
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.642ns (16.306%)  route 3.295ns (83.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.683     7.632    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.124     7.756 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.612     9.368    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X80Y177        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.706    15.128    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                         clock pessimism              0.000    15.128    
                         clock uncertainty           -0.355    14.773    
    SLICE_X80Y177        FDCE (Recov_fdce_C_CLR)     -0.319    14.454    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.642ns (16.306%)  route 3.295ns (83.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.683     7.632    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.124     7.756 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.612     9.368    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X80Y177        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.706    15.128    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/C
                         clock pessimism              0.000    15.128    
                         clock uncertainty           -0.355    14.773    
    SLICE_X80Y177        FDCE (Recov_fdce_C_CLR)     -0.319    14.454    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.642ns (16.306%)  route 3.295ns (83.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.683     7.632    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.124     7.756 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.612     9.368    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X80Y177        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.706    15.128    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/C
                         clock pessimism              0.000    15.128    
                         clock uncertainty           -0.355    14.773    
    SLICE_X80Y177        FDCE (Recov_fdce_C_CLR)     -0.319    14.454    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.642ns (18.743%)  route 2.783ns (81.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.402     7.351    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.124     7.475 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           1.381     8.856    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y179        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.709    15.131    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X81Y179        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.000    15.131    
                         clock uncertainty           -0.355    14.776    
    SLICE_X81Y179        FDCE (Recov_fdce_C_CLR)     -0.405    14.371    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.642ns (18.743%)  route 2.783ns (81.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.402     7.351    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.124     7.475 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           1.381     8.856    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y179        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.709    15.131    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X81Y179        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.000    15.131    
                         clock uncertainty           -0.355    14.776    
    SLICE_X81Y179        FDCE (Recov_fdce_C_CLR)     -0.405    14.371    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.642ns (18.743%)  route 2.783ns (81.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.402     7.351    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.124     7.475 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           1.381     8.856    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X80Y179        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.709    15.131    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y179        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.000    15.131    
                         clock uncertainty           -0.355    14.776    
    SLICE_X80Y179        FDCE (Recov_fdce_C_CLR)     -0.319    14.457    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.642ns (18.743%)  route 2.783ns (81.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.402     7.351    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.124     7.475 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           1.381     8.856    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X80Y179        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.709    15.131    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y179        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.000    15.131    
                         clock uncertainty           -0.355    14.776    
    SLICE_X80Y179        FDCE (Recov_fdce_C_CLR)     -0.319    14.457    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.642ns (18.743%)  route 2.783ns (81.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.402     7.351    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.124     7.475 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           1.381     8.856    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X80Y179        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.709    15.131    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y179        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.000    15.131    
                         clock uncertainty           -0.355    14.776    
    SLICE_X80Y179        FDCE (Recov_fdce_C_CLR)     -0.319    14.457    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.642ns (18.743%)  route 2.783ns (81.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.402     7.351    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.124     7.475 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           1.381     8.856    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X80Y179        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.709    15.131    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y179        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.000    15.131    
                         clock uncertainty           -0.355    14.776    
    SLICE_X80Y179        FDCE (Recov_fdce_C_CLR)     -0.319    14.457    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.642ns (19.576%)  route 2.638ns (80.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.838     5.431    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.518     5.949 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           1.402     7.351    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.124     7.475 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           1.235     8.710    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X80Y178        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.708    15.130    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y178        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.000    15.130    
                         clock uncertainty           -0.355    14.775    
    SLICE_X80Y178        FDCE (Recov_fdce_C_CLR)     -0.319    14.456    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  5.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.209ns (16.528%)  route 1.056ns (83.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.562     2.293    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.045     2.338 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.493     2.831    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X80Y178        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.929     2.094    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y178        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.000     2.094    
                         clock uncertainty            0.355     2.450    
    SLICE_X80Y178        FDCE (Remov_fdce_C_CLR)     -0.067     2.383    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.209ns (16.528%)  route 1.056ns (83.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.562     2.293    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.045     2.338 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.493     2.831    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X80Y178        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.929     2.094    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y178        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.000     2.094    
                         clock uncertainty            0.355     2.450    
    SLICE_X80Y178        FDCE (Remov_fdce_C_CLR)     -0.067     2.383    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.209ns (16.528%)  route 1.056ns (83.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.562     2.293    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.045     2.338 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.493     2.831    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X80Y178        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.929     2.094    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y178        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.000     2.094    
                         clock uncertainty            0.355     2.450    
    SLICE_X80Y178        FDCE (Remov_fdce_C_CLR)     -0.067     2.383    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.209ns (15.770%)  route 1.116ns (84.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.562     2.293    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.045     2.338 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.554     2.892    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X80Y179        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.930     2.095    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y179        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.000     2.095    
                         clock uncertainty            0.355     2.451    
    SLICE_X80Y179        FDCE (Remov_fdce_C_CLR)     -0.067     2.384    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.209ns (15.770%)  route 1.116ns (84.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.562     2.293    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.045     2.338 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.554     2.892    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X80Y179        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.930     2.095    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y179        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.000     2.095    
                         clock uncertainty            0.355     2.451    
    SLICE_X80Y179        FDCE (Remov_fdce_C_CLR)     -0.067     2.384    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.209ns (15.770%)  route 1.116ns (84.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.562     2.293    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.045     2.338 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.554     2.892    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X80Y179        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.930     2.095    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y179        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.000     2.095    
                         clock uncertainty            0.355     2.451    
    SLICE_X80Y179        FDCE (Remov_fdce_C_CLR)     -0.067     2.384    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.209ns (15.770%)  route 1.116ns (84.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.562     2.293    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.045     2.338 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.554     2.892    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X80Y179        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.930     2.095    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y179        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.000     2.095    
                         clock uncertainty            0.355     2.451    
    SLICE_X80Y179        FDCE (Remov_fdce_C_CLR)     -0.067     2.384    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.209ns (15.770%)  route 1.116ns (84.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.562     2.293    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.045     2.338 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.554     2.892    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y179        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.930     2.095    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X81Y179        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.000     2.095    
                         clock uncertainty            0.355     2.451    
    SLICE_X81Y179        FDCE (Remov_fdce_C_CLR)     -0.092     2.359    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.209ns (15.770%)  route 1.116ns (84.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.562     2.293    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X80Y178        LUT2 (Prop_lut2_I1_O)        0.045     2.338 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.554     2.892    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y179        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.930     2.095    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sys_clock_IBUF_BUFG
    SLICE_X81Y179        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.000     2.095    
                         clock uncertainty            0.355     2.451    
    SLICE_X81Y179        FDCE (Remov_fdce_C_CLR)     -0.092     2.359    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.209ns (13.614%)  route 1.326ns (86.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.707ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDCE (Prop_fdce_C_Q)         0.164     1.731 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.677     2.408    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y177        LUT1 (Prop_lut1_I0_O)        0.045     2.453 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.649     3.102    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X80Y177        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.928     2.093    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sys_clock_IBUF_BUFG
    SLICE_X80Y177        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                         clock pessimism              0.000     2.093    
                         clock uncertainty            0.355     2.449    
    SLICE_X80Y177        FDCE (Remov_fdce_C_CLR)     -0.067     2.382    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.720    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 0.574ns (6.540%)  route 8.202ns (93.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.612     5.214    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X41Y131        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          1.615     7.285    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.118     7.403 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        6.587    13.990    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]_rep_1
    OLOGIC_X1Y110        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.573    14.995    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X1Y110        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]/C
                         clock pessimism              0.188    15.183    
                         clock uncertainty           -0.252    14.931    
    OLOGIC_X1Y110        FDPE (Recov_fdpe_C_PRE)     -0.488    14.443    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.629ns  (logic 0.574ns (6.652%)  route 8.055ns (93.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.612     5.214    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X41Y131        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          1.615     7.285    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.118     7.403 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        6.440    13.843    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]_rep_1
    OLOGIC_X1Y111        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.573    14.995    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X1Y111        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]/C
                         clock pessimism              0.188    15.183    
                         clock uncertainty           -0.252    14.931    
    OLOGIC_X1Y111        FDPE (Recov_fdpe_C_PRE)     -0.488    14.443    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 0.574ns (6.763%)  route 7.913ns (93.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.612     5.214    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X41Y131        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          1.615     7.285    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.118     7.403 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        6.298    13.701    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]_rep_1
    OLOGIC_X1Y112        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.573    14.995    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X1Y112        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[6]/C
                         clock pessimism              0.188    15.183    
                         clock uncertainty           -0.252    14.931    
    OLOGIC_X1Y112        FDPE (Recov_fdpe_C_PRE)     -0.488    14.443    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[6]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                         -13.701    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.474ns  (logic 0.574ns (6.773%)  route 7.900ns (93.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.612     5.214    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X41Y131        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          1.615     7.285    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.118     7.403 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        6.285    13.689    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]_rep_1
    OLOGIC_X1Y113        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.570    14.992    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X1Y113        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[4]/C
                         clock pessimism              0.188    15.180    
                         clock uncertainty           -0.252    14.928    
    OLOGIC_X1Y113        FDPE (Recov_fdpe_C_PRE)     -0.488    14.440    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[4]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -13.689    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 0.574ns (6.915%)  route 7.727ns (93.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.612     5.214    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X41Y131        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          1.615     7.285    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.118     7.403 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        6.112    13.515    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]_rep_1
    OLOGIC_X0Y174        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.728    15.150    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X0Y174        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[1]/C
                         clock pessimism              0.188    15.338    
                         clock uncertainty           -0.252    15.085    
    OLOGIC_X0Y174        FDPE (Recov_fdpe_C_PRE)     -0.488    14.597    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 0.574ns (6.944%)  route 7.692ns (93.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.612     5.214    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X41Y131        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          1.615     7.285    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.118     7.403 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        6.077    13.480    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]_rep_1
    OLOGIC_X0Y172        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.730    15.152    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X0Y172        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[3]/C
                         clock pessimism              0.188    15.340    
                         clock uncertainty           -0.252    15.087    
    OLOGIC_X0Y172        FDPE (Recov_fdpe_C_PRE)     -0.488    14.599    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -13.480    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 0.574ns (6.983%)  route 7.646ns (93.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.612     5.214    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X41Y131        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          1.615     7.285    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.118     7.403 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        6.031    13.434    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]_rep_1
    OLOGIC_X0Y175        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.728    15.150    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X0Y175        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[0]/C
                         clock pessimism              0.188    15.338    
                         clock uncertainty           -0.252    15.085    
    OLOGIC_X0Y175        FDPE (Recov_fdpe_C_PRE)     -0.488    14.597    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.434    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.163ns  (logic 0.574ns (7.032%)  route 7.589ns (92.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.612     5.214    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X41Y131        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          1.615     7.285    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.118     7.403 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        5.974    13.377    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]_rep_1
    OLOGIC_X0Y173        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.728    15.150    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X0Y173        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[2]/C
                         clock pessimism              0.188    15.338    
                         clock uncertainty           -0.252    15.085    
    OLOGIC_X0Y173        FDPE (Recov_fdpe_C_PRE)     -0.488    14.597    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.377    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        7.980ns  (logic 0.574ns (7.193%)  route 7.406ns (92.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.612     5.214    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X41Y131        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          1.615     7.285    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.118     7.403 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        5.791    13.195    chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg_2
    SLICE_X17Y178        FDCE                                         f  chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.670    15.092    chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/sys_clock_IBUF_BUFG
    SLICE_X17Y178        FDCE                                         r  chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg/C
                         clock pessimism              0.188    15.280    
                         clock uncertainty           -0.252    15.028    
    SLICE_X17Y178        FDCE (Recov_fdce_C_CLR)     -0.607    14.421    chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                         -13.195    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/qspiClockDomainWrapper/qspi_0/intsource/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 0.574ns (7.256%)  route 7.337ns (92.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.612     5.214    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X41Y131        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y131        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          1.615     7.285    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X28Y99         LUT1 (Prop_lut1_I0_O)        0.118     7.403 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        5.722    13.125    chiptop0/system/qspiClockDomainWrapper/qspi_0/intsource/reg_0/reg_0_reg_3
    SLICE_X17Y182        FDCE                                         f  chiptop0/system/qspiClockDomainWrapper/qspi_0/intsource/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.674    15.096    chiptop0/system/qspiClockDomainWrapper/qspi_0/intsource/reg_0/sys_clock_IBUF_BUFG
    SLICE_X17Y182        FDCE                                         r  chiptop0/system/qspiClockDomainWrapper/qspi_0/intsource/reg_0/reg_0_reg/C
                         clock pessimism              0.188    15.284    
                         clock uncertainty           -0.252    15.032    
    SLICE_X17Y182        FDCE (Recov_fdce_C_CLR)     -0.607    14.425    chiptop0/system/qspiClockDomainWrapper/qspi_0/intsource/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -13.125    
  -------------------------------------------------------------------
                         slack                                  1.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.964%)  route 0.221ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.562     1.481    dutWrangler/deglitched_deglitch/sys_clock_IBUF_BUFG
    SLICE_X40Y82         FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.622 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=3, routed)           0.221     1.843    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X39Y80         FDCE                                         f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.830     1.995    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X39Y80         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                         clock pessimism             -0.501     1.493    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.964%)  route 0.221ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.562     1.481    dutWrangler/deglitched_deglitch/sys_clock_IBUF_BUFG
    SLICE_X40Y82         FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.622 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=3, routed)           0.221     1.843    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X39Y80         FDCE                                         f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.830     1.995    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X39Y80         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C
                         clock pessimism             -0.501     1.493    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.964%)  route 0.221ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.562     1.481    dutWrangler/deglitched_deglitch/sys_clock_IBUF_BUFG
    SLICE_X40Y82         FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.622 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=3, routed)           0.221     1.843    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X39Y80         FDCE                                         f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.830     1.995    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sys_clock_IBUF_BUFG
    SLICE_X39Y80         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C
                         clock pessimism             -0.501     1.493    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 chiptop0/system/aes/rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/aes/impl/REG_ARK/o_q_reg[113]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.097%)  route 0.476ns (71.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.634     1.554    chiptop0/system/aes/sys_clock_IBUF_BUFG
    SLICE_X59Y180        FDRE                                         r  chiptop0/system/aes/rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y180        FDRE (Prop_fdre_C_Q)         0.141     1.695 f  chiptop0/system/aes/rst_r_reg/Q
                         net (fo=3, routed)           0.293     1.988    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/rst_r
    SLICE_X53Y179        LUT2 (Prop_lut2_I1_O)        0.045     2.033 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/FSM_onehot_state[4]_i_1__0/O
                         net (fo=421, routed)         0.183     2.216    chiptop0/system/aes/impl/REG_ARK/o_q_reg[0]_0
    SLICE_X51Y179        FDCE                                         f  chiptop0/system/aes/impl/REG_ARK/o_q_reg[113]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.904     2.069    chiptop0/system/aes/impl/REG_ARK/sys_clock_IBUF_BUFG
    SLICE_X51Y179        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[113]/C
                         clock pessimism             -0.255     1.815    
    SLICE_X51Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.723    chiptop0/system/aes/impl/REG_ARK/o_q_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 chiptop0/system/aes/rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/aes/impl/REG_ARK/o_q_reg[115]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.097%)  route 0.476ns (71.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.634     1.554    chiptop0/system/aes/sys_clock_IBUF_BUFG
    SLICE_X59Y180        FDRE                                         r  chiptop0/system/aes/rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y180        FDRE (Prop_fdre_C_Q)         0.141     1.695 f  chiptop0/system/aes/rst_r_reg/Q
                         net (fo=3, routed)           0.293     1.988    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/rst_r
    SLICE_X53Y179        LUT2 (Prop_lut2_I1_O)        0.045     2.033 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/FSM_onehot_state[4]_i_1__0/O
                         net (fo=421, routed)         0.183     2.216    chiptop0/system/aes/impl/REG_ARK/o_q_reg[0]_0
    SLICE_X51Y179        FDCE                                         f  chiptop0/system/aes/impl/REG_ARK/o_q_reg[115]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.904     2.069    chiptop0/system/aes/impl/REG_ARK/sys_clock_IBUF_BUFG
    SLICE_X51Y179        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[115]/C
                         clock pessimism             -0.255     1.815    
    SLICE_X51Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.723    chiptop0/system/aes/impl/REG_ARK/o_q_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 chiptop0/system/aes/rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/aes/impl/REG_ARK/o_q_reg[118]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.097%)  route 0.476ns (71.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.634     1.554    chiptop0/system/aes/sys_clock_IBUF_BUFG
    SLICE_X59Y180        FDRE                                         r  chiptop0/system/aes/rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y180        FDRE (Prop_fdre_C_Q)         0.141     1.695 f  chiptop0/system/aes/rst_r_reg/Q
                         net (fo=3, routed)           0.293     1.988    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/rst_r
    SLICE_X53Y179        LUT2 (Prop_lut2_I1_O)        0.045     2.033 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/FSM_onehot_state[4]_i_1__0/O
                         net (fo=421, routed)         0.183     2.216    chiptop0/system/aes/impl/REG_ARK/o_q_reg[0]_0
    SLICE_X51Y179        FDCE                                         f  chiptop0/system/aes/impl/REG_ARK/o_q_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.904     2.069    chiptop0/system/aes/impl/REG_ARK/sys_clock_IBUF_BUFG
    SLICE_X51Y179        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[118]/C
                         clock pessimism             -0.255     1.815    
    SLICE_X51Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.723    chiptop0/system/aes/impl/REG_ARK/o_q_reg[118]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 chiptop0/system/aes/rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/aes/impl/REG_FINAL/o_q_reg[113]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.739%)  route 0.632ns (77.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.634     1.554    chiptop0/system/aes/sys_clock_IBUF_BUFG
    SLICE_X59Y180        FDRE                                         r  chiptop0/system/aes/rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y180        FDRE (Prop_fdre_C_Q)         0.141     1.695 f  chiptop0/system/aes/rst_r_reg/Q
                         net (fo=3, routed)           0.293     1.988    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/rst_r
    SLICE_X53Y179        LUT2 (Prop_lut2_I1_O)        0.045     2.033 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/FSM_onehot_state[4]_i_1__0/O
                         net (fo=421, routed)         0.339     2.372    chiptop0/system/aes/impl/REG_FINAL/o_q_reg[127]_2
    SLICE_X50Y182        FDCE                                         f  chiptop0/system/aes/impl/REG_FINAL/o_q_reg[113]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.907     2.072    chiptop0/system/aes/impl/REG_FINAL/sys_clock_IBUF_BUFG
    SLICE_X50Y182        FDCE                                         r  chiptop0/system/aes/impl/REG_FINAL/o_q_reg[113]/C
                         clock pessimism             -0.255     1.818    
    SLICE_X50Y182        FDCE (Remov_fdce_C_CLR)     -0.067     1.751    chiptop0/system/aes/impl/REG_FINAL/o_q_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 chiptop0/system/aes/rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/aes/impl/REG_FINAL/o_q_reg[116]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.739%)  route 0.632ns (77.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.634     1.554    chiptop0/system/aes/sys_clock_IBUF_BUFG
    SLICE_X59Y180        FDRE                                         r  chiptop0/system/aes/rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y180        FDRE (Prop_fdre_C_Q)         0.141     1.695 f  chiptop0/system/aes/rst_r_reg/Q
                         net (fo=3, routed)           0.293     1.988    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/rst_r
    SLICE_X53Y179        LUT2 (Prop_lut2_I1_O)        0.045     2.033 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/FSM_onehot_state[4]_i_1__0/O
                         net (fo=421, routed)         0.339     2.372    chiptop0/system/aes/impl/REG_FINAL/o_q_reg[127]_2
    SLICE_X50Y182        FDCE                                         f  chiptop0/system/aes/impl/REG_FINAL/o_q_reg[116]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.907     2.072    chiptop0/system/aes/impl/REG_FINAL/sys_clock_IBUF_BUFG
    SLICE_X50Y182        FDCE                                         r  chiptop0/system/aes/impl/REG_FINAL/o_q_reg[116]/C
                         clock pessimism             -0.255     1.818    
    SLICE_X50Y182        FDCE (Remov_fdce_C_CLR)     -0.067     1.751    chiptop0/system/aes/impl/REG_FINAL/o_q_reg[116]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 chiptop0/system/aes/rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/aes/impl/REG_FINAL/o_q_reg[118]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.739%)  route 0.632ns (77.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.634     1.554    chiptop0/system/aes/sys_clock_IBUF_BUFG
    SLICE_X59Y180        FDRE                                         r  chiptop0/system/aes/rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y180        FDRE (Prop_fdre_C_Q)         0.141     1.695 f  chiptop0/system/aes/rst_r_reg/Q
                         net (fo=3, routed)           0.293     1.988    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/rst_r
    SLICE_X53Y179        LUT2 (Prop_lut2_I1_O)        0.045     2.033 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/FSM_onehot_state[4]_i_1__0/O
                         net (fo=421, routed)         0.339     2.372    chiptop0/system/aes/impl/REG_FINAL/o_q_reg[127]_2
    SLICE_X50Y182        FDCE                                         f  chiptop0/system/aes/impl/REG_FINAL/o_q_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.907     2.072    chiptop0/system/aes/impl/REG_FINAL/sys_clock_IBUF_BUFG
    SLICE_X50Y182        FDCE                                         r  chiptop0/system/aes/impl/REG_FINAL/o_q_reg[118]/C
                         clock pessimism             -0.255     1.818    
    SLICE_X50Y182        FDCE (Remov_fdce_C_CLR)     -0.067     1.751    chiptop0/system/aes/impl/REG_FINAL/o_q_reg[118]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 chiptop0/system/aes/rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/aes/impl/REG_FINAL/o_q_reg[119]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.739%)  route 0.632ns (77.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.634     1.554    chiptop0/system/aes/sys_clock_IBUF_BUFG
    SLICE_X59Y180        FDRE                                         r  chiptop0/system/aes/rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y180        FDRE (Prop_fdre_C_Q)         0.141     1.695 f  chiptop0/system/aes/rst_r_reg/Q
                         net (fo=3, routed)           0.293     1.988    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/rst_r
    SLICE_X53Y179        LUT2 (Prop_lut2_I1_O)        0.045     2.033 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/FSM_onehot_state[4]_i_1__0/O
                         net (fo=421, routed)         0.339     2.372    chiptop0/system/aes/impl/REG_FINAL/o_q_reg[127]_2
    SLICE_X50Y182        FDCE                                         f  chiptop0/system/aes/impl/REG_FINAL/o_q_reg[119]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.907     2.072    chiptop0/system/aes/impl/REG_FINAL/sys_clock_IBUF_BUFG
    SLICE_X50Y182        FDCE                                         r  chiptop0/system/aes/impl/REG_FINAL/o_q_reg[119]/C
                         clock pessimism             -0.255     1.818    
    SLICE_X50Y182        FDCE (Remov_fdce_C_CLR)     -0.067     1.751    chiptop0/system/aes/impl/REG_FINAL/o_q_reg[119]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.621    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  JTCK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            jtag_jtag_TDO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 4.060ns (50.106%)  route 4.042ns (49.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.837    55.430    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y180        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y180        FDCE (Prop_fdce_C_Q)         0.524    55.954 r  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/Q
                         net (fo=1, routed)           4.042    59.996    jtag_jtag_TDO_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.536    63.532 r  jtag_jtag_TDO_OBUF_inst/O
                         net (fo=0)                   0.000    63.532    jtag_jtag_TDO
    F3                                                                r  jtag_jtag_TDO (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            jtag_jtag_TDO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.403ns (49.892%)  route 1.409ns (50.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240    50.240 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644    50.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.910 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657    51.567    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X74Y180        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y180        FDCE (Prop_fdce_C_Q)         0.167    51.734 r  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/Q
                         net (fo=1, routed)           1.409    53.143    jtag_jtag_TDO_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.236    54.380 r  jtag_jtag_TDO_OBUF_inst/O
                         net (fo=0)                   0.000    54.380    jtag_jtag_TDO
    F3                                                                r  jtag_jtag_TDO (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clock
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_gpio_7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.665ns  (logic 4.347ns (40.757%)  route 6.318ns (59.243%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.793     5.396    chiptop0/system/gpioClockDomainWrapper/gpio_0/sys_clock_IBUF_BUFG
    SLICE_X17Y174        FDRE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDRE (Prop_fdre_C_Q)         0.456     5.852 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[7]/Q
                         net (fo=2, routed)           0.715     6.567    chiptop0/system/gpioClockDomainWrapper/gpio_0/_GEN_0[1]__0[39]
    SLICE_X19Y172        LUT2 (Prop_lut2_I0_O)        0.153     6.720 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/gpio_gpio_7_IOBUF_inst_i_1/O
                         net (fo=1, routed)           5.603    12.323    gpio_gpio_7_IOBUF_inst/I
    G4                   OBUFT (Prop_obuft_I_O)       3.738    16.061 r  gpio_gpio_7_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.061    gpio_gpio_7
    G4                                                                r  gpio_gpio_7 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_qspi_dq_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.615ns  (logic 4.269ns (40.214%)  route 6.346ns (59.786%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.807     5.410    chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/sys_clock_IBUF_BUFG
    SLICE_X20Y185        FDRE                                         r  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y185        FDRE (Prop_fdre_C_Q)         0.419     5.829 r  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto_reg[1]/Q
                         net (fo=15, routed)          1.191     7.020    chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto[1]
    SLICE_X18Y184        LUT4 (Prop_lut4_I2_O)        0.299     7.319 f  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/flash_qspi_dq_2_IOBUF_inst_i_1/O
                         net (fo=2, routed)           5.155    12.474    flash_qspi_dq_2_IOBUF_inst/T
    K15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.551    16.024 r  flash_qspi_dq_2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.024    flash_qspi_dq_2
    K15                                                               r  flash_qspi_dq_2 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_qspi_dq_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.510ns  (logic 4.266ns (40.589%)  route 6.244ns (59.411%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.807     5.410    chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/sys_clock_IBUF_BUFG
    SLICE_X20Y185        FDRE                                         r  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y185        FDRE (Prop_fdre_C_Q)         0.419     5.829 r  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto_reg[1]/Q
                         net (fo=15, routed)          1.191     7.020    chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto[1]
    SLICE_X18Y184        LUT4 (Prop_lut4_I2_O)        0.299     7.319 f  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/flash_qspi_dq_2_IOBUF_inst_i_1/O
                         net (fo=2, routed)           5.053    12.372    flash_qspi_dq_3_IOBUF_inst/T
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.548    15.919 r  flash_qspi_dq_3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.919    flash_qspi_dq_3
    J15                                                               r  flash_qspi_dq_3 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_gpio_5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.427ns  (logic 4.109ns (39.409%)  route 6.318ns (60.591%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.793     5.396    chiptop0/system/gpioClockDomainWrapper/gpio_0/sys_clock_IBUF_BUFG
    SLICE_X16Y174        FDRE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.456     5.852 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[5]/Q
                         net (fo=2, routed)           0.878     6.730    chiptop0/system/gpioClockDomainWrapper/gpio_0/_GEN_0[1]__0[37]
    SLICE_X16Y170        LUT2 (Prop_lut2_I0_O)        0.124     6.854 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/gpio_gpio_5_IOBUF_inst_i_1/O
                         net (fo=1, routed)           5.440    12.294    gpio_gpio_5_IOBUF_inst/I
    F6                   OBUFT (Prop_obuft_I_O)       3.529    15.823 r  gpio_gpio_5_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.823    gpio_gpio_5
    F6                                                                r  gpio_gpio_5 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_gpio_6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.086ns  (logic 4.122ns (40.870%)  route 5.964ns (59.130%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.793     5.396    chiptop0/system/gpioClockDomainWrapper/gpio_0/sys_clock_IBUF_BUFG
    SLICE_X17Y174        FDRE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDRE (Prop_fdre_C_Q)         0.456     5.852 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[6]/Q
                         net (fo=2, routed)           0.456     6.308    chiptop0/system/gpioClockDomainWrapper/gpio_0/_GEN_0[1]__0[38]
    SLICE_X19Y172        LUT2 (Prop_lut2_I0_O)        0.124     6.432 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/gpio_gpio_6_IOBUF_inst_i_1/O
                         net (fo=1, routed)           5.508    11.940    gpio_gpio_6_IOBUF_inst/I
    G6                   OBUFT (Prop_obuft_I_O)       3.542    15.482 r  gpio_gpio_6_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.482    gpio_gpio_6
    G6                                                                r  gpio_gpio_6 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_gpio_4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.922ns  (logic 4.262ns (42.956%)  route 5.660ns (57.044%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.796     5.399    chiptop0/system/gpioClockDomainWrapper/gpio_0/sys_clock_IBUF_BUFG
    SLICE_X16Y172        FDRE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y172        FDRE (Prop_fdre_C_Q)         0.419     5.818 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[4]/Q
                         net (fo=2, routed)           0.658     6.475    chiptop0/system/gpioClockDomainWrapper/gpio_0/_GEN_0[8]__0[4]
    SLICE_X17Y171        LUT2 (Prop_lut2_I1_O)        0.299     6.774 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/gpio_gpio_4_IOBUF_inst_i_1/O
                         net (fo=1, routed)           5.002    11.777    gpio_gpio_4_IOBUF_inst/I
    E1                   OBUFT (Prop_obuft_I_O)       3.544    15.321 r  gpio_gpio_4_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.321    gpio_gpio_4
    E1                                                                r  gpio_gpio_4 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_qspi_dq_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.832ns  (logic 4.502ns (45.785%)  route 5.330ns (54.215%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.807     5.410    chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/sys_clock_IBUF_BUFG
    SLICE_X20Y185        FDRE                                         r  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y185        FDRE (Prop_fdre_C_Q)         0.419     5.829 r  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto_reg[1]/Q
                         net (fo=15, routed)          1.198     7.027    chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto[1]
    SLICE_X18Y184        LUT4 (Prop_lut4_I2_O)        0.327     7.354 f  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/flash_qspi_dq_1_IOBUF_inst_i_1/O
                         net (fo=1, routed)           4.132    11.486    flash_qspi_dq_1_IOBUF_inst/T
    D15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.756    15.242 r  flash_qspi_dq_1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.242    flash_qspi_dq_1
    D15                                                               r  flash_qspi_dq_1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_qspi_dq_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.900ns  (logic 4.279ns (48.084%)  route 4.620ns (51.916%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.807     5.410    chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/sys_clock_IBUF_BUFG
    SLICE_X20Y185        FDRE                                         r  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y185        FDRE (Prop_fdre_C_Q)         0.419     5.829 f  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto_reg[1]/Q
                         net (fo=15, routed)          1.198     7.027    chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto[1]
    SLICE_X18Y184        LUT4 (Prop_lut4_I3_O)        0.299     7.326 f  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/flash_qspi_dq_0_IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.422    10.748    flash_qspi_dq_0_IOBUF_inst/T
    E16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.561    14.310 r  flash_qspi_dq_0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.310    flash_qspi_dq_0
    E16                                                               r  flash_qspi_dq_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/cs_dflt_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_qspi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 4.052ns (51.056%)  route 3.885ns (48.944%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.806     5.409    chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/sys_clock_IBUF_BUFG
    SLICE_X14Y183        FDRE                                         r  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/cs_dflt_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y183        FDRE (Prop_fdre_C_Q)         0.518     5.927 r  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/cs_dflt_0_reg/Q
                         net (fo=4, routed)           3.885     9.812    flash_qspi_cs_OBUF
    E15                  OBUFT (Prop_obuft_I_O)       3.534    13.346 r  flash_qspi_cs_OBUFT_inst/O
                         net (fo=0)                   0.000    13.346    flash_qspi_cs
    E15                                                               r  flash_qspi_cs (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/sck_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_qspi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.338ns  (logic 3.995ns (54.438%)  route 3.344ns (45.562%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.809     5.412    chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/sys_clock_IBUF_BUFG
    SLICE_X11Y186        FDRE                                         r  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y186        FDRE (Prop_fdre_C_Q)         0.456     5.868 r  chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/sck_reg/Q
                         net (fo=2, routed)           3.344     9.211    flash_qspi_sck_OBUF
    C15                  OBUFT (Prop_obuft_I_O)       3.539    12.750 r  flash_qspi_sck_OBUFT_inst/O
                         net (fo=0)                   0.000    12.750    flash_qspi_sck
    C15                                                               r  flash_qspi_sck (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chiptop0/system/aes/rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.186ns (27.086%)  route 0.501ns (72.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.634     1.554    chiptop0/system/aes/sys_clock_IBUF_BUFG
    SLICE_X59Y180        FDRE                                         r  chiptop0/system/aes/rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y180        FDRE (Prop_fdre_C_Q)         0.141     1.695 f  chiptop0/system/aes/rst_r_reg/Q
                         net (fo=3, routed)           0.239     1.933    chiptop0/system/aes/impl/Expand_Key/rst_r
    SLICE_X59Y188        LUT3 (Prop_lut3_I1_O)        0.045     1.978 f  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.262     2.241    chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC_i_2_n_0
    SLICE_X61Y193        LDCE                                         f  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_gpio_4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.590     1.509    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X1Y113        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y113        FDPE (Prop_fdpe_C_Q)         0.192     1.701 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[4]/Q
                         net (fo=1, routed)           0.001     1.702    gpio_gpio_4_IOBUF_inst/T
    E1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.526 r  gpio_gpio_4_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.526    gpio_gpio_4
    E1                                                                r  gpio_gpio_4 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_gpio_5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.592     1.511    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X1Y111        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y111        FDPE (Prop_fdpe_C_Q)         0.192     1.703 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]/Q
                         net (fo=1, routed)           0.001     1.704    gpio_gpio_5_IOBUF_inst/T
    F6                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.528 r  gpio_gpio_5_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.528    gpio_gpio_5
    F6                                                                r  gpio_gpio_5 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_gpio_6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.592     1.511    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X1Y112        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y112        FDPE (Prop_fdpe_C_Q)         0.192     1.703 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[6]/Q
                         net (fo=1, routed)           0.001     1.704    gpio_gpio_6_IOBUF_inst/T
    G6                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.528 r  gpio_gpio_6_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.528    gpio_gpio_6
    G6                                                                r  gpio_gpio_6 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_gpio_7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.592     1.511    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X1Y110        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y110        FDPE (Prop_fdpe_C_Q)         0.192     1.703 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]/Q
                         net (fo=1, routed)           0.001     1.704    gpio_gpio_7_IOBUF_inst/T
    G4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.528 r  gpio_gpio_7_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.528    gpio_gpio_7
    G4                                                                r  gpio_gpio_7 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_gpio_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.665     1.585    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X0Y175        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y175        FDPE (Prop_fdpe_C_Q)         0.192     1.777 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[0]/Q
                         net (fo=1, routed)           0.001     1.778    gpio_gpio_0_IOBUF_inst/T
    A8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.602 r  gpio_gpio_0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.602    gpio_gpio_0
    A8                                                                r  gpio_gpio_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_gpio_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.665     1.585    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X0Y174        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y174        FDPE (Prop_fdpe_C_Q)         0.192     1.777 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[1]/Q
                         net (fo=1, routed)           0.001     1.778    gpio_gpio_1_IOBUF_inst/T
    C11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.602 r  gpio_gpio_1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.602    gpio_gpio_1
    C11                                                               r  gpio_gpio_1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_gpio_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.665     1.585    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X0Y173        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y173        FDPE (Prop_fdpe_C_Q)         0.192     1.777 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[2]/Q
                         net (fo=1, routed)           0.001     1.778    gpio_gpio_2_IOBUF_inst/T
    C10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.602 r  gpio_gpio_2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.602    gpio_gpio_2
    C10                                                               r  gpio_gpio_2 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_gpio_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.666     1.586    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/sys_clock_IBUF_BUFG
    OLOGIC_X0Y172        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y172        FDPE (Prop_fdpe_C_Q)         0.192     1.778 r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[3]/Q
                         net (fo=1, routed)           0.001     1.779    gpio_gpio_3_IOBUF_inst/T
    A10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.603 r  gpio_gpio_3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.603    gpio_gpio_3
    A10                                                               r  gpio_gpio_3 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/uartClockDomainWrapper_1/uart_0/txm/out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.406ns  (logic 1.405ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.587     1.506    chiptop0/system/uartClockDomainWrapper_1/uart_0/txm/sys_clock_IBUF_BUFG
    OLOGIC_X1Y120        FDSE                                         r  chiptop0/system/uartClockDomainWrapper_1/uart_0/txm/out_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y120        FDSE (Prop_fdse_C_Q)         0.177     1.683 r  chiptop0/system/uartClockDomainWrapper_1/uart_0/txm/out_reg/Q
                         net (fo=1, routed)           0.001     1.684    uart2_txd_OBUF
    H2                   OBUF (Prop_obuf_I_O)         1.228     2.912 r  uart2_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.912    uart2_txd
    H2                                                                r  uart2_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  JTCK

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_idcodeChain/regs_31_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.206ns  (logic 1.500ns (28.820%)  route 3.706ns (71.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  jtag_jtag_TDI (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           3.706     5.206    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TDI_IBUF
    SLICE_X65Y180        FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_31_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401     1.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.659     5.071    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X65Y180        FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_31_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.999ns  (logic 1.624ns (32.494%)  route 3.375ns (67.506%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  jtag_jtag_TDI (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           3.375     4.875    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TDI_IBUF
    SLICE_X73Y178        LUT6 (Prop_lut6_I5_O)        0.124     4.999 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/reg_0_i_1/O
                         net (fo=1, routed)           0.000     4.999    chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg_0
    SLICE_X73Y178        FDRE                                         r  chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401     1.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.708     5.120    chiptop0/system/dtm/tapIO_bypassChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y178        FDRE                                         r  chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.631ns (33.540%)  route 3.232ns (66.460%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  jtag_jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           3.232     4.712    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X76Y178        LUT5 (Prop_lut5_I4_O)        0.150     4.862 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[3]_i_1/O
                         net (fo=1, routed)           0.000     4.862    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[3]
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401     1.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.707     5.119    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.836ns  (logic 1.605ns (33.183%)  route 3.232ns (66.817%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  jtag_jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           3.232     4.712    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X76Y178        LUT5 (Prop_lut5_I2_O)        0.124     4.836 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[1]_i_1/O
                         net (fo=1, routed)           0.000     4.836    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[1]
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401     1.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.707     5.119    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/dtmInfoChain/regs_31_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.830ns  (logic 1.624ns (33.635%)  route 3.205ns (66.365%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  jtag_jtag_TDI (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           3.205     4.706    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TDI_IBUF
    SLICE_X73Y179        LUT5 (Prop_lut5_I3_O)        0.124     4.830 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_31_i_1__1/O
                         net (fo=1, routed)           0.000     4.830    chiptop0/system/dtm/dtmInfoChain/regs_310
    SLICE_X73Y179        FDRE                                         r  chiptop0/system/dtm/dtmInfoChain/regs_31_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401     1.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.709     5.121    chiptop0/system/dtm/dtmInfoChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y179        FDRE                                         r  chiptop0/system/dtm/dtmInfoChain/regs_31_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.631ns (34.877%)  route 3.045ns (65.123%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  jtag_jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           3.045     4.526    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X76Y178        LUT4 (Prop_lut4_I0_O)        0.150     4.676 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[2]_i_1/O
                         net (fo=1, routed)           0.000     4.676    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[2]
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401     1.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.707     5.119    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 1.605ns (34.513%)  route 3.045ns (65.487%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  jtag_jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           3.045     4.526    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X76Y178        LUT5 (Prop_lut5_I2_O)        0.124     4.650 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[0]_i_1/O
                         net (fo=1, routed)           0.000     4.650    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[0]
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401     1.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.707     5.119    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_40_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.490ns  (logic 1.624ns (36.181%)  route 2.865ns (63.819%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  jtag_jtag_TDI (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           2.865     4.366    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TDI_IBUF
    SLICE_X80Y172        LUT4 (Prop_lut4_I3_O)        0.124     4.490 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_40_i_1/O
                         net (fo=1, routed)           0.000     4.490    chiptop0/system/dtm/dmiAccessChain/regs_40_reg_0
    SLICE_X80Y172        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401     1.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.706     5.118    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y172        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_40_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.500ns (33.602%)  route 2.965ns (66.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  jtag_jtag_TDI (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           2.965     4.465    chiptop0/system/dtm/tapIO_controllerInternal/irChain/jtag_jtag_TDI_IBUF
    SLICE_X74Y178        FDRE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401     1.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.707     5.119    chiptop0/system/dtm/tapIO_controllerInternal/irChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X74Y178        FDRE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_40_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.313ns (21.512%)  route 1.142ns (78.488%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  jtag_jtag_TDI (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           1.142     1.411    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TDI_IBUF
    SLICE_X80Y172        LUT4 (Prop_lut4_I3_O)        0.045     1.456 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_40_i_1/O
                         net (fo=1, routed)           0.000     1.456    chiptop0/system/dtm/dmiAccessChain/regs_40_reg_0
    SLICE_X80Y172        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y172        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_40_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.268ns (17.198%)  route 1.291ns (82.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  jtag_jtag_TDI (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           1.291     1.559    chiptop0/system/dtm/tapIO_controllerInternal/irChain/jtag_jtag_TDI_IBUF
    SLICE_X74Y178        FDRE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/tapIO_controllerInternal/irChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X74Y178        FDRE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.294ns (18.496%)  route 1.294ns (81.504%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  jtag_jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    D3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           1.294     1.543    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X76Y178        LUT5 (Prop_lut5_I2_O)        0.045     1.588 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.588    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[0]
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.295ns (18.547%)  route 1.294ns (81.453%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  jtag_jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    D3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           1.294     1.543    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X76Y178        LUT4 (Prop_lut4_I0_O)        0.046     1.589 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.589    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[2]
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.294ns (17.828%)  route 1.354ns (82.172%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  jtag_jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    D3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           1.354     1.602    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X76Y178        LUT5 (Prop_lut5_I2_O)        0.045     1.647 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.647    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[1]
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.296ns (17.927%)  route 1.354ns (82.073%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  jtag_jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    D3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           1.354     1.602    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X76Y178        LUT5 (Prop_lut5_I4_O)        0.047     1.649 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.649    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[3]
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y178        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/dtmInfoChain/regs_31_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.313ns (18.503%)  route 1.379ns (81.497%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  jtag_jtag_TDI (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           1.379     1.647    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TDI_IBUF
    SLICE_X73Y179        LUT5 (Prop_lut5_I3_O)        0.045     1.692 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_31_i_1__1/O
                         net (fo=1, routed)           0.000     1.692    chiptop0/system/dtm/dtmInfoChain/regs_310
    SLICE_X73Y179        FDRE                                         r  chiptop0/system/dtm/dtmInfoChain/regs_31_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/dtm/dtmInfoChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y179        FDRE                                         r  chiptop0/system/dtm/dtmInfoChain/regs_31_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.751ns  (logic 0.313ns (17.883%)  route 1.438ns (82.117%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  jtag_jtag_TDI (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           1.438     1.706    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TDI_IBUF
    SLICE_X73Y178        LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/reg_0_i_1/O
                         net (fo=1, routed)           0.000     1.751    chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg_0
    SLICE_X73Y178        FDRE                                         r  chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.928     2.083    chiptop0/system/dtm/tapIO_bypassChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X73Y178        FDRE                                         r  chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_idcodeChain/regs_31_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.898ns  (logic 0.268ns (14.127%)  route 1.630ns (85.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  jtag_jtag_TDI (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           1.630     1.898    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TDI_IBUF
    SLICE_X65Y180        FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_31_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.910     2.065    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X65Y180        FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_31_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clock

Max Delay           243 Endpoints
Min Delay           243 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/REG_ARK/o_q_reg[123]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.131ns  (logic 1.768ns (14.574%)  route 10.363ns (85.426%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           1.206     1.967    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.124     2.091 r  chiptop0/system/aes/impl/o_q[127]_i_12/O
                         net (fo=96, routed)          2.894     4.985    chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_P_2[0]
    SLICE_X10Y191        LUT6 (Prop_lut6_I2_O)        0.124     5.109 r  chiptop0/system/aes/impl/Expand_Key/o_q[103]_i_6/O
                         net (fo=1, routed)           0.727     5.836    chiptop0/system/aes/impl/Expand_Key/o_q[103]_i_6_n_0
    SLICE_X11Y188        LUT5 (Prop_lut5_I2_O)        0.124     5.960 r  chiptop0/system/aes/impl/Expand_Key/o_q[103]_i_3/O
                         net (fo=9, routed)           2.605     8.565    chiptop0/system/aes/impl/Expand_Key/o_key[103]
    SLICE_X56Y181        LUT2 (Prop_lut2_I0_O)        0.156     8.721 r  chiptop0/system/aes/impl/Expand_Key/o_q[123]_i_5/O
                         net (fo=2, routed)           1.032     9.753    chiptop0/system/aes/impl/Expand_Key/o_q[123]_i_5_n_0
    SLICE_X56Y182        LUT6 (Prop_lut6_I0_O)        0.355    10.108 r  chiptop0/system/aes/impl/Expand_Key/o_q[123]_i_2/O
                         net (fo=1, routed)           1.254    11.362    chiptop0/system/aes/impl/Expand_Key/o_key_InvMC[123]
    SLICE_X63Y185        LUT4 (Prop_lut4_I0_O)        0.124    11.486 r  chiptop0/system/aes/impl/Expand_Key/o_q[123]_i_1__0/O
                         net (fo=1, routed)           0.645    12.131    chiptop0/system/aes/impl/REG_ARK/D[123]
    SLICE_X62Y183        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.662     5.084    chiptop0/system/aes/impl/REG_ARK/sys_clock_IBUF_BUFG
    SLICE_X62Y183        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[123]/C

Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/REG_ARK/o_q_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.984ns  (logic 1.611ns (13.443%)  route 10.373ns (86.557%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           1.206     1.967    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.150     2.117 r  chiptop0/system/aes/impl/idn_Round[3]_P_i_4/O
                         net (fo=130, routed)         4.272     6.389    chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_P_2[1]
    SLICE_X4Y185         LUT5 (Prop_lut5_I1_O)        0.328     6.717 r  chiptop0/system/aes/impl/Expand_Key/o_q[98]_i_3/O
                         net (fo=8, routed)           2.749     9.466    chiptop0/system/aes/impl/Expand_Key/o_key[98]
    SLICE_X55Y181        LUT6 (Prop_lut6_I4_O)        0.124     9.590 r  chiptop0/system/aes/impl/Expand_Key/o_q[125]_i_5/O
                         net (fo=4, routed)           1.001    10.591    chiptop0/system/aes/impl/Expand_Key/o_q[125]_i_5_n_0
    SLICE_X59Y182        LUT6 (Prop_lut6_I0_O)        0.124    10.715 r  chiptop0/system/aes/impl/Expand_Key/o_q[125]_i_2__0/O
                         net (fo=1, routed)           0.632    11.347    chiptop0/system/aes/impl/Expand_Key/o_key_InvMC[125]
    SLICE_X61Y182        LUT4 (Prop_lut4_I0_O)        0.124    11.471 r  chiptop0/system/aes/impl/Expand_Key/o_q[125]_i_1__0/O
                         net (fo=1, routed)           0.512    11.984    chiptop0/system/aes/impl/REG_ARK/D[125]
    SLICE_X59Y182        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.659     5.081    chiptop0/system/aes/impl/REG_ARK/sys_clock_IBUF_BUFG
    SLICE_X59Y182        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[125]/C

Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/REG_ARK/o_q_reg[108]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.723ns  (logic 1.741ns (14.851%)  route 9.982ns (85.149%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           1.206     1.967    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.124     2.091 r  chiptop0/system/aes/impl/o_q[127]_i_12/O
                         net (fo=96, routed)          3.446     5.537    chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_P_2[0]
    SLICE_X5Y186         LUT5 (Prop_lut5_I1_O)        0.124     5.661 r  chiptop0/system/aes/impl/Expand_Key/o_q[97]_i_5/O
                         net (fo=1, routed)           0.845     6.506    chiptop0/system/aes/impl/Expand_Key/o_q[97]_i_5_n_0
    SLICE_X5Y186         LUT5 (Prop_lut5_I0_O)        0.124     6.630 r  chiptop0/system/aes/impl/Expand_Key/o_q[97]_i_3/O
                         net (fo=8, routed)           2.669     9.299    chiptop0/system/aes/impl/Expand_Key/o_key[97]
    SLICE_X54Y181        LUT2 (Prop_lut2_I0_O)        0.153     9.452 r  chiptop0/system/aes/impl/Expand_Key/o_q[124]_i_6/O
                         net (fo=3, routed)           0.692    10.144    chiptop0/system/aes/impl/Expand_Key/o_q[124]_i_6_n_0
    SLICE_X57Y182        LUT6 (Prop_lut6_I2_O)        0.331    10.475 r  chiptop0/system/aes/impl/Expand_Key/o_q[108]_i_2__0/O
                         net (fo=1, routed)           1.124    11.599    chiptop0/system/aes/impl/Expand_Key/o_key_InvMC[108]
    SLICE_X62Y188        LUT4 (Prop_lut4_I0_O)        0.124    11.723 r  chiptop0/system/aes/impl/Expand_Key/o_q[108]_i_1__0/O
                         net (fo=1, routed)           0.000    11.723    chiptop0/system/aes/impl/REG_ARK/D[108]
    SLICE_X62Y188        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.666     5.088    chiptop0/system/aes/impl/REG_ARK/sys_clock_IBUF_BUFG
    SLICE_X62Y188        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[108]/C

Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/REG_ARK/o_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.597ns  (logic 1.757ns (15.151%)  route 9.840ns (84.849%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           1.196     1.957    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.152     2.109 r  chiptop0/system/aes/impl/o_q[63]_i_12/O
                         net (fo=96, routed)          2.802     4.911    chiptop0/system/aes/impl/Expand_Key/o_q[63]_i_3_0
    SLICE_X17Y194        LUT6 (Prop_lut6_I2_O)        0.348     5.259 r  chiptop0/system/aes/impl/Expand_Key/o_q[39]_i_6/O
                         net (fo=1, routed)           0.933     6.193    chiptop0/system/aes/impl/Expand_Key/o_q[39]_i_6_n_0
    SLICE_X17Y195        LUT5 (Prop_lut5_I2_O)        0.124     6.317 r  chiptop0/system/aes/impl/Expand_Key/o_q[39]_i_3/O
                         net (fo=9, routed)           2.794     9.111    chiptop0/system/aes/impl/Expand_Key/o_key[39]
    SLICE_X64Y197        LUT4 (Prop_lut4_I3_O)        0.124     9.235 r  chiptop0/system/aes/impl/Expand_Key/o_q[55]_i_6/O
                         net (fo=5, routed)           0.497     9.731    chiptop0/system/aes/impl/Expand_Key/o_q[55]_i_6_n_0
    SLICE_X62Y195        LUT6 (Prop_lut6_I5_O)        0.124     9.855 r  chiptop0/system/aes/impl/Expand_Key/o_q[55]_i_2/O
                         net (fo=1, routed)           1.277    11.132    chiptop0/system/aes/impl/Expand_Key/o_key_InvMC[55]
    SLICE_X57Y187        LUT4 (Prop_lut4_I0_O)        0.124    11.256 r  chiptop0/system/aes/impl/Expand_Key/o_q[55]_i_1__0/O
                         net (fo=1, routed)           0.340    11.597    chiptop0/system/aes/impl/REG_ARK/D[55]
    SLICE_X57Y187        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.659     5.081    chiptop0/system/aes/impl/REG_ARK/sys_clock_IBUF_BUFG
    SLICE_X57Y187        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[55]/C

Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/REG_ARK/o_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.583ns  (logic 1.757ns (15.169%)  route 9.826ns (84.831%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           1.196     1.957    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.152     2.109 r  chiptop0/system/aes/impl/o_q[63]_i_12/O
                         net (fo=96, routed)          2.802     4.911    chiptop0/system/aes/impl/Expand_Key/o_q[63]_i_3_0
    SLICE_X17Y194        LUT6 (Prop_lut6_I2_O)        0.348     5.259 r  chiptop0/system/aes/impl/Expand_Key/o_q[39]_i_6/O
                         net (fo=1, routed)           0.933     6.193    chiptop0/system/aes/impl/Expand_Key/o_q[39]_i_6_n_0
    SLICE_X17Y195        LUT5 (Prop_lut5_I2_O)        0.124     6.317 r  chiptop0/system/aes/impl/Expand_Key/o_q[39]_i_3/O
                         net (fo=9, routed)           2.794     9.111    chiptop0/system/aes/impl/Expand_Key/o_key[39]
    SLICE_X64Y197        LUT4 (Prop_lut4_I3_O)        0.124     9.235 r  chiptop0/system/aes/impl/Expand_Key/o_q[55]_i_6/O
                         net (fo=5, routed)           0.775    10.009    chiptop0/system/aes/impl/Expand_Key/o_q[55]_i_6_n_0
    SLICE_X62Y195        LUT6 (Prop_lut6_I0_O)        0.124    10.133 r  chiptop0/system/aes/impl/Expand_Key/o_q[38]_i_2/O
                         net (fo=1, routed)           1.326    11.459    chiptop0/system/aes/impl/Expand_Key/o_key_InvMC[38]
    SLICE_X52Y188        LUT4 (Prop_lut4_I0_O)        0.124    11.583 r  chiptop0/system/aes/impl/Expand_Key/o_q[38]_i_1__0/O
                         net (fo=1, routed)           0.000    11.583    chiptop0/system/aes/impl/REG_ARK/D[38]
    SLICE_X52Y188        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.659     5.081    chiptop0/system/aes/impl/REG_ARK/sys_clock_IBUF_BUFG
    SLICE_X52Y188        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[38]/C

Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/REG_ARK/o_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.543ns  (logic 1.757ns (15.221%)  route 9.786ns (84.779%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           1.196     1.957    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.152     2.109 r  chiptop0/system/aes/impl/o_q[63]_i_12/O
                         net (fo=96, routed)          2.991     5.100    chiptop0/system/aes/impl/Expand_Key/o_q[63]_i_3_0
    SLICE_X18Y191        LUT6 (Prop_lut6_I2_O)        0.348     5.448 r  chiptop0/system/aes/impl/Expand_Key/o_q[36]_i_9/O
                         net (fo=1, routed)           0.564     6.013    chiptop0/system/aes/impl/Expand_Key/o_q[36]_i_9_n_0
    SLICE_X17Y191        LUT5 (Prop_lut5_I4_O)        0.124     6.137 r  chiptop0/system/aes/impl/Expand_Key/o_q[36]_i_3/O
                         net (fo=6, routed)           3.036     9.172    chiptop0/system/aes/impl/Expand_Key/o_key[36]
    SLICE_X63Y198        LUT4 (Prop_lut4_I1_O)        0.124     9.296 r  chiptop0/system/aes/impl/Expand_Key/o_q[52]_i_5/O
                         net (fo=1, routed)           0.809    10.105    chiptop0/system/aes/impl/Expand_Key/o_q[52]_i_5_n_0
    SLICE_X63Y197        LUT6 (Prop_lut6_I3_O)        0.124    10.229 r  chiptop0/system/aes/impl/Expand_Key/o_q[52]_i_2/O
                         net (fo=1, routed)           1.190    11.419    chiptop0/system/aes/impl/Expand_Key/o_key_InvMC[52]
    SLICE_X57Y189        LUT4 (Prop_lut4_I0_O)        0.124    11.543 r  chiptop0/system/aes/impl/Expand_Key/o_q[52]_i_1__0/O
                         net (fo=1, routed)           0.000    11.543    chiptop0/system/aes/impl/REG_ARK/D[52]
    SLICE_X57Y189        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.661     5.083    chiptop0/system/aes/impl/REG_ARK/sys_clock_IBUF_BUFG
    SLICE_X57Y189        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[52]/C

Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/REG_ARK/o_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.519ns  (logic 1.757ns (15.253%)  route 9.762ns (84.747%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           1.196     1.957    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.152     2.109 r  chiptop0/system/aes/impl/o_q[63]_i_12/O
                         net (fo=96, routed)          2.802     4.911    chiptop0/system/aes/impl/Expand_Key/o_q[63]_i_3_0
    SLICE_X17Y194        LUT6 (Prop_lut6_I2_O)        0.348     5.259 r  chiptop0/system/aes/impl/Expand_Key/o_q[39]_i_6/O
                         net (fo=1, routed)           0.933     6.193    chiptop0/system/aes/impl/Expand_Key/o_q[39]_i_6_n_0
    SLICE_X17Y195        LUT5 (Prop_lut5_I2_O)        0.124     6.317 r  chiptop0/system/aes/impl/Expand_Key/o_q[39]_i_3/O
                         net (fo=9, routed)           2.794     9.111    chiptop0/system/aes/impl/Expand_Key/o_key[39]
    SLICE_X64Y197        LUT4 (Prop_lut4_I3_O)        0.124     9.235 r  chiptop0/system/aes/impl/Expand_Key/o_q[55]_i_6/O
                         net (fo=5, routed)           1.033    10.267    chiptop0/system/aes/impl/Expand_Key/o_q[55]_i_6_n_0
    SLICE_X65Y196        LUT6 (Prop_lut6_I0_O)        0.124    10.391 r  chiptop0/system/aes/impl/Expand_Key/o_q[44]_i_2/O
                         net (fo=1, routed)           1.004    11.395    chiptop0/system/aes/impl/Expand_Key/o_key_InvMC[44]
    SLICE_X67Y190        LUT4 (Prop_lut4_I0_O)        0.124    11.519 r  chiptop0/system/aes/impl/Expand_Key/o_q[44]_i_1__0/O
                         net (fo=1, routed)           0.000    11.519    chiptop0/system/aes/impl/REG_ARK/D[44]
    SLICE_X67Y190        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.668     5.090    chiptop0/system/aes/impl/REG_ARK/sys_clock_IBUF_BUFG
    SLICE_X67Y190        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[44]/C

Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/REG_ARK/o_q_reg[99]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.498ns  (logic 1.505ns (13.089%)  route 9.993ns (86.911%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           1.206     1.967    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.124     2.091 r  chiptop0/system/aes/impl/o_q[127]_i_12/O
                         net (fo=96, routed)          3.718     5.809    chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_P_2[0]
    SLICE_X3Y187         LUT6 (Prop_lut6_I2_O)        0.124     5.933 r  chiptop0/system/aes/impl/Expand_Key/o_q[101]_i_7/O
                         net (fo=1, routed)           0.788     6.721    chiptop0/system/aes/impl/Expand_Key/o_q[101]_i_7_n_0
    SLICE_X7Y188         LUT5 (Prop_lut5_I4_O)        0.124     6.845 r  chiptop0/system/aes/impl/Expand_Key/o_q[101]_i_3/O
                         net (fo=10, routed)          2.634     9.480    chiptop0/system/aes/impl/Expand_Key/o_key[101]
    SLICE_X57Y183        LUT6 (Prop_lut6_I2_O)        0.124     9.604 r  chiptop0/system/aes/impl/Expand_Key/o_q[115]_i_5/O
                         net (fo=3, routed)           0.823    10.427    chiptop0/system/aes/impl/Expand_Key/o_q[115]_i_5_n_0
    SLICE_X56Y180        LUT6 (Prop_lut6_I0_O)        0.124    10.551 r  chiptop0/system/aes/impl/Expand_Key/o_q[99]_i_2__0/O
                         net (fo=1, routed)           0.824    11.374    chiptop0/system/aes/impl/Expand_Key/o_key_InvMC[99]
    SLICE_X53Y185        LUT4 (Prop_lut4_I0_O)        0.124    11.498 r  chiptop0/system/aes/impl/Expand_Key/o_q[99]_i_1__0/O
                         net (fo=1, routed)           0.000    11.498    chiptop0/system/aes/impl/REG_ARK/D[99]
    SLICE_X53Y185        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.657     5.079    chiptop0/system/aes/impl/REG_ARK/sys_clock_IBUF_BUFG
    SLICE_X53Y185        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[99]/C

Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/REG_ARK/o_q_reg[120]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.467ns  (logic 1.733ns (15.113%)  route 9.734ns (84.887%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           1.206     1.967    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.124     2.091 r  chiptop0/system/aes/impl/o_q[127]_i_12/O
                         net (fo=96, routed)          3.718     5.809    chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_P_2[0]
    SLICE_X3Y187         LUT6 (Prop_lut6_I2_O)        0.124     5.933 r  chiptop0/system/aes/impl/Expand_Key/o_q[101]_i_7/O
                         net (fo=1, routed)           0.788     6.721    chiptop0/system/aes/impl/Expand_Key/o_q[101]_i_7_n_0
    SLICE_X7Y188         LUT5 (Prop_lut5_I4_O)        0.124     6.845 r  chiptop0/system/aes/impl/Expand_Key/o_q[101]_i_3/O
                         net (fo=10, routed)          2.427     9.273    chiptop0/system/aes/impl/Expand_Key/o_key[101]
    SLICE_X55Y182        LUT4 (Prop_lut4_I3_O)        0.124     9.397 r  chiptop0/system/aes/impl/Expand_Key/o_q[121]_i_5/O
                         net (fo=5, routed)           0.877    10.273    chiptop0/system/aes/impl/Expand_Key/o_q[121]_i_5_n_0
    SLICE_X56Y182        LUT5 (Prop_lut5_I1_O)        0.148    10.421 r  chiptop0/system/aes/impl/Expand_Key/o_q[120]_i_2/O
                         net (fo=1, routed)           0.717    11.139    chiptop0/system/aes/impl/Expand_Key/o_key_InvMC[120]
    SLICE_X60Y183        LUT4 (Prop_lut4_I0_O)        0.328    11.467 r  chiptop0/system/aes/impl/Expand_Key/o_q[120]_i_1__0/O
                         net (fo=1, routed)           0.000    11.467    chiptop0/system/aes/impl/REG_ARK/D[120]
    SLICE_X60Y183        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.660     5.082    chiptop0/system/aes/impl/REG_ARK/sys_clock_IBUF_BUFG
    SLICE_X60Y183        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[120]/C

Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/REG_ARK/o_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.449ns  (logic 1.611ns (14.072%)  route 9.838ns (85.928%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           1.206     1.967    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.150     2.117 r  chiptop0/system/aes/impl/idn_Round[3]_P_i_4/O
                         net (fo=130, routed)         3.803     5.920    chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_P_2[1]
    SLICE_X8Y195         LUT5 (Prop_lut5_I1_O)        0.328     6.248 r  chiptop0/system/aes/impl/Expand_Key/o_q[19]_i_3/O
                         net (fo=8, routed)           2.361     8.609    chiptop0/system/aes/impl/Expand_Key/o_key[19]
    SLICE_X42Y196        LUT5 (Prop_lut5_I0_O)        0.124     8.733 r  chiptop0/system/aes/impl/Expand_Key/o_q[27]_i_6/O
                         net (fo=1, routed)           0.820     9.553    chiptop0/system/aes/impl/Expand_Key/o_q[27]_i_6_n_0
    SLICE_X39Y196        LUT6 (Prop_lut6_I1_O)        0.124     9.677 r  chiptop0/system/aes/impl/Expand_Key/o_q[27]_i_2/O
                         net (fo=1, routed)           1.167    10.843    chiptop0/system/aes/impl/Expand_Key/o_key_InvMC[27]
    SLICE_X39Y190        LUT4 (Prop_lut4_I0_O)        0.124    10.967 r  chiptop0/system/aes/impl/Expand_Key/o_q[27]_i_1__0/O
                         net (fo=1, routed)           0.481    11.449    chiptop0/system/aes/impl/REG_ARK/D[27]
    SLICE_X39Y188        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       1.673     5.095    chiptop0/system/aes/impl/REG_ARK/sys_clock_IBUF_BUFG
    SLICE_X39Y188        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_gpio_2
                            (input port)
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_2/sync_1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.279ns (33.738%)  route 0.549ns (66.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  gpio_gpio_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_gpio_2_IOBUF_inst/IO
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  gpio_gpio_2_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.549     0.828    chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_2/gpio_gpio_2_IBUF
    SLICE_X10Y173        SRL16E                                       r  chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_2/sync_1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.911     2.076    chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_2/sys_clock_IBUF_BUFG
    SLICE_X10Y173        SRL16E                                       r  chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_2/sync_1_reg_srl2/CLK

Slack:                    inf
  Source:                 gpio_gpio_0
                            (input port)
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain/sync_1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.309ns (34.848%)  route 0.577ns (65.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  gpio_gpio_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_gpio_0_IOBUF_inst/IO
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  gpio_gpio_0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.577     0.886    chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain/gpio_gpio_0_IBUF
    SLICE_X10Y173        SRL16E                                       r  chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain/sync_1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.911     2.076    chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain/sys_clock_IBUF_BUFG
    SLICE_X10Y173        SRL16E                                       r  chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain/sync_1_reg_srl2/CLK

Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.310ns (31.953%)  route 0.660ns (68.047%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           0.464     0.684    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.045     0.729 r  chiptop0/system/aes/impl/idn_Round[2]_i_2/O
                         net (fo=5, routed)           0.075     0.804    chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_P_1
    SLICE_X58Y197        LUT6 (Prop_lut6_I4_O)        0.045     0.849 r  chiptop0/system/aes/impl/Expand_Key/idn_Round[3]_P_i_2/O
                         net (fo=2, routed)           0.121     0.970    chiptop0/system/aes/impl/Expand_Key/mode_r_reg
    SLICE_X58Y197        FDPE                                         r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.918     2.083    chiptop0/system/aes/impl/Expand_Key/sys_clock_IBUF_BUFG
    SLICE_X58Y197        FDPE                                         r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_P/C

Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.310ns (30.505%)  route 0.706ns (69.495%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           0.464     0.684    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.045     0.729 r  chiptop0/system/aes/impl/idn_Round[2]_i_2/O
                         net (fo=5, routed)           0.242     0.971    chiptop0/system/aes/impl/idn_Round[2]_i_2_n_0
    SLICE_X59Y197        LUT6 (Prop_lut6_I1_O)        0.045     1.016 r  chiptop0/system/aes/impl/idn_Round[1]_C_i_1/O
                         net (fo=1, routed)           0.000     1.016    chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[1]_C_1
    SLICE_X59Y197        FDCE                                         r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.918     2.083    chiptop0/system/aes/impl/Expand_Key/sys_clock_IBUF_BUFG
    SLICE_X59Y197        FDCE                                         r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[1]_C/C

Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.355ns (32.444%)  route 0.739ns (67.556%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           0.464     0.684    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.045     0.729 r  chiptop0/system/aes/impl/idn_Round[2]_i_2/O
                         net (fo=5, routed)           0.075     0.804    chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_P_1
    SLICE_X58Y197        LUT6 (Prop_lut6_I4_O)        0.045     0.849 r  chiptop0/system/aes/impl/Expand_Key/idn_Round[3]_P_i_2/O
                         net (fo=2, routed)           0.200     1.049    chiptop0/system/aes/impl/Expand_Key_n_3
    SLICE_X59Y197        LUT3 (Prop_lut3_I0_O)        0.045     1.094 r  chiptop0/system/aes/impl/idn_Round[3]_C_i_1/O
                         net (fo=1, routed)           0.000     1.094    chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_C_1
    SLICE_X59Y197        FDCE                                         r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.918     2.083    chiptop0/system/aes/impl/Expand_Key/sys_clock_IBUF_BUFG
    SLICE_X59Y197        FDCE                                         r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_C/C

Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.310ns (28.168%)  route 0.791ns (71.832%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           0.464     0.684    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.045     0.729 r  chiptop0/system/aes/impl/idn_Round[2]_i_2/O
                         net (fo=5, routed)           0.213     0.942    chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_P_1
    SLICE_X61Y197        LUT6 (Prop_lut6_I1_O)        0.045     0.987 r  chiptop0/system/aes/impl/Expand_Key/idn_Round[2]_i_1/O
                         net (fo=1, routed)           0.113     1.101    chiptop0/system/aes/impl/Expand_Key/idn_Round[2]_i_1_n_0
    SLICE_X61Y197        FDCE                                         r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.918     2.083    chiptop0/system/aes/impl/Expand_Key/sys_clock_IBUF_BUFG
    SLICE_X61Y197        FDCE                                         r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[2]/C

Slack:                    inf
  Source:                 chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.310ns (26.440%)  route 0.862ns (73.560%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        LDCE                         0.000     0.000 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/G
    SLICE_X61Y193        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC/Q
                         net (fo=6, routed)           0.464     0.684    chiptop0/system/aes/impl/Expand_Key_n_0
    SLICE_X58Y197        LUT3 (Prop_lut3_I1_O)        0.045     0.729 r  chiptop0/system/aes/impl/idn_Round[2]_i_2/O
                         net (fo=5, routed)           0.298     1.027    chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_P_1
    SLICE_X61Y197        LUT4 (Prop_lut4_I1_O)        0.045     1.072 r  chiptop0/system/aes/impl/Expand_Key/idn_Round[1]_P_i_1/O
                         net (fo=1, routed)           0.100     1.172    chiptop0/system/aes/impl/Expand_Key/idn_Round[1]_P_i_1_n_0
    SLICE_X58Y197        FDPE                                         r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.918     2.083    chiptop0/system/aes/impl/Expand_Key/sys_clock_IBUF_BUFG
    SLICE_X58Y197        FDPE                                         r  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[1]_P/C

Slack:                    inf
  Source:                 gpio_gpio_3
                            (input port)
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_3/sync_1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.298ns (25.415%)  route 0.875ns (74.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  gpio_gpio_3 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_gpio_3_IOBUF_inst/IO
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  gpio_gpio_3_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.875     1.174    chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_3/gpio_gpio_3_IBUF
    SLICE_X42Y174        SRL16E                                       r  chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_3/sync_1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.903     2.068    chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_3/sys_clock_IBUF_BUFG
    SLICE_X42Y174        SRL16E                                       r  chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_3/sync_1_reg_srl2/CLK

Slack:                    inf
  Source:                 sdio_spi_dat_0
                            (input port)
  Destination:            bundleIn_0_dq_1_i_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.279ns (23.682%)  route 0.899ns (76.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  sdio_spi_dat_0 (INOUT)
                         net (fo=0)                   0.000     0.000    sdio_spi_dat_0
    A11                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  sdio_spi_dat_0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.178    sdio_spi_dat_0_IBUF
    SLICE_X8Y176         FDRE                                         r  bundleIn_0_dq_1_i_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.911     2.076    sys_clock_IBUF_BUFG
    SLICE_X8Y176         FDRE                                         r  bundleIn_0_dq_1_i_REG_reg/C

Slack:                    inf
  Source:                 gpio_gpio_1
                            (input port)
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_1/sync_1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.277ns (22.238%)  route 0.968ns (77.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  gpio_gpio_1 (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_gpio_1_IOBUF_inst/IO
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  gpio_gpio_1_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.968     1.245    chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_1/gpio_gpio_1_IBUF
    SLICE_X34Y179        SRL16E                                       r  chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_1/sync_1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=15097, routed)       0.910     2.075    chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_1/sys_clock_IBUF_BUFG
    SLICE_X34Y179        SRL16E                                       r  chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_1/sync_1_reg_srl2/CLK





