Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 4a71347c4ec84ec3b8d13faf0f78cf1d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_i2f_func_synth xil_defaultlib.tb_i2f xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pfpu32_fcmp
Compiling module xil_defaultlib.pfpu32_addsub_fast
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.pfpu32_mul_partD
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.pfpu32_mul_rnd
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.pfpu32_mul_fast
Compiling module xil_defaultlib.i2fEF
Compiling module xil_defaultlib.pfpu32_i2f_fast
Compiling module xil_defaultlib.pfpu32_f2i
Compiling module xil_defaultlib.pfpu32_rnd
Compiling module xil_defaultlib.pfpu32_top_fast
Compiling module xil_defaultlib.tb_i2f
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_i2f_func_synth
