<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="207" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="137" />
   <name preferredWidth="191" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1280" height="984" x="0" y="0" />
 <generation
   block_symbol_file="0"
   simulation="VERILOG"
   greybox="0"
   path="_PROJECT_NAME_" />
 <hdlexample language="VERILOG" />
</preferences>
