INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_fifo_uart_test/a7_fifo_uart_test.srcs/sources_1/new/data_to_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_to_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_fifo_uart_test/a7_fifo_uart_test.srcs/sources_1/new/fake_xadc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fake_xadc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_fifo_uart_test/a7_fifo_uart_test.srcs/sources_1/new/fifo_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_fifo_uart_test/a7_fifo_uart_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_fifo_uart_test/a7_fifo_uart_test.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_fifo_uart_test/a7_fifo_uart_test.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
