

================================================================
== Vitis HLS Report for 'histogram_Pipeline_loop_7'
================================================================
* Date:           Sun Jun 23 03:44:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.735 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8194|     8194|  40.970 us|  40.970 us|  8194|  8194|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_7  |     8192|     8192|         3|          2|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %results_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %array_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln138 = store i13 0, i13 %i" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138]   --->   Operation 9 'store' 'store_ln138' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body304"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i13 %i" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.02ns)   --->   "%icmp_ln138 = icmp_eq  i13 %i_2, i13 4096" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138]   --->   Operation 12 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.02ns)   --->   "%add_ln138 = add i13 %i_2, i13 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138]   --->   Operation 13 'add' 'add_ln138' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.body304.split, void %for.inc375.preheader.exitStub" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138]   --->   Operation 14 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i13 %i_2" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138]   --->   Operation 15 'zext' 'zext_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%array_7_addr = getelementptr i32 %array_7, i64 0, i64 %zext_ln138" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:139]   --->   Operation 16 'getelementptr' 'array_7_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.29ns)   --->   "%num = load i12 %array_7_addr" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:139]   --->   Operation 17 'load' 'num' <Predicate = (!icmp_ln138)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln138 = store i13 %add_ln138, i13 %i" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138]   --->   Operation 18 'store' 'store_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.body304" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138]   --->   Operation 19 'br' 'br_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%results_7_addr = getelementptr i32 %results_7, i64 0, i64 0" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:141]   --->   Operation 20 'getelementptr' 'results_7_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%results_7_addr_1 = getelementptr i32 %results_7, i64 0, i64 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:143]   --->   Operation 21 'getelementptr' 'results_7_addr_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%results_7_addr_2 = getelementptr i32 %results_7, i64 0, i64 2" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:145]   --->   Operation 22 'getelementptr' 'results_7_addr_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%results_7_addr_3 = getelementptr i32 %results_7, i64 0, i64 3" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:147]   --->   Operation 23 'getelementptr' 'results_7_addr_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%results_7_addr_4 = getelementptr i32 %results_7, i64 0, i64 4" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:149]   --->   Operation 24 'getelementptr' 'results_7_addr_4' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln138 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138]   --->   Operation 25 'specpipeline' 'specpipeline_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138]   --->   Operation 27 'specloopname' 'specloopname_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.29ns)   --->   "%num = load i12 %array_7_addr" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:139]   --->   Operation 28 'load' 'num' <Predicate = (!icmp_ln138)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 29 [1/1] (1.14ns)   --->   "%icmp_ln140 = icmp_sgt  i32 %num, i32 0" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:140]   --->   Operation 29 'icmp' 'icmp_ln140' <Predicate = (!icmp_ln138)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.14ns)   --->   "%icmp_ln140_1 = icmp_slt  i32 %num, i32 21" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:140]   --->   Operation 30 'icmp' 'icmp_ln140_1' <Predicate = (!icmp_ln138)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.14ns)   --->   "%and_ln140 = and i1 %icmp_ln140, i1 %icmp_ln140_1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:140]   --->   Operation 31 'and' 'and_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %and_ln140, void %if.else314, void %if.then311" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:140]   --->   Operation 32 'br' 'br_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.14ns)   --->   "%icmp_ln142 = icmp_sgt  i32 %num, i32 20" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:142]   --->   Operation 33 'icmp' 'icmp_ln142' <Predicate = (!icmp_ln138 & !and_ln140)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.14ns)   --->   "%icmp_ln142_1 = icmp_slt  i32 %num, i32 41" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:142]   --->   Operation 34 'icmp' 'icmp_ln142_1' <Predicate = (!icmp_ln138 & !and_ln140)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.14ns)   --->   "%and_ln142 = and i1 %icmp_ln142, i1 %icmp_ln142_1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:142]   --->   Operation 35 'and' 'and_ln142' <Predicate = (!icmp_ln138 & !and_ln140)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %and_ln142, void %if.else321, void %if.then318" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:142]   --->   Operation 36 'br' 'br_ln142' <Predicate = (!icmp_ln138 & !and_ln140)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.14ns)   --->   "%icmp_ln144 = icmp_sgt  i32 %num, i32 40" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:144]   --->   Operation 37 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln138 & !and_ln140 & !and_ln142)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.14ns)   --->   "%icmp_ln144_1 = icmp_slt  i32 %num, i32 61" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:144]   --->   Operation 38 'icmp' 'icmp_ln144_1' <Predicate = (!icmp_ln138 & !and_ln140 & !and_ln142)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.14ns)   --->   "%and_ln144 = and i1 %icmp_ln144, i1 %icmp_ln144_1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:144]   --->   Operation 39 'and' 'and_ln144' <Predicate = (!icmp_ln138 & !and_ln140 & !and_ln142)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %and_ln144, void %if.else328, void %if.then325" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:144]   --->   Operation 40 'br' 'br_ln144' <Predicate = (!icmp_ln138 & !and_ln140 & !and_ln142)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.14ns)   --->   "%icmp_ln146 = icmp_sgt  i32 %num, i32 60" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:146]   --->   Operation 41 'icmp' 'icmp_ln146' <Predicate = (!icmp_ln138 & !and_ln140 & !and_ln142 & !and_ln144)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.14ns)   --->   "%icmp_ln146_1 = icmp_slt  i32 %num, i32 81" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:146]   --->   Operation 42 'icmp' 'icmp_ln146_1' <Predicate = (!icmp_ln138 & !and_ln140 & !and_ln142 & !and_ln144)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.14ns)   --->   "%and_ln146 = and i1 %icmp_ln146, i1 %icmp_ln146_1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:146]   --->   Operation 43 'and' 'and_ln146' <Predicate = (!icmp_ln138 & !and_ln140 & !and_ln142 & !and_ln144)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %and_ln146, void %if.else335, void %if.then332" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:146]   --->   Operation 44 'br' 'br_ln146' <Predicate = (!icmp_ln138 & !and_ln140 & !and_ln142 & !and_ln144)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (0.73ns)   --->   "%results_7_load_4 = load i3 %results_7_addr_4" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:149]   --->   Operation 45 'load' 'results_7_load_4' <Predicate = (!icmp_ln138 & !and_ln140 & !and_ln142 & !and_ln144 & !and_ln146)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 46 [2/2] (0.73ns)   --->   "%results_7_load_3 = load i3 %results_7_addr_3" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:147]   --->   Operation 46 'load' 'results_7_load_3' <Predicate = (!icmp_ln138 & !and_ln140 & !and_ln142 & !and_ln144 & and_ln146)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end339"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln138 & !and_ln140 & !and_ln142 & !and_ln144)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (0.73ns)   --->   "%results_7_load_2 = load i3 %results_7_addr_2" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:145]   --->   Operation 48 'load' 'results_7_load_2' <Predicate = (!icmp_ln138 & !and_ln140 & !and_ln142 & and_ln144)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end340"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln138 & !and_ln140 & !and_ln142)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (0.73ns)   --->   "%results_7_load_1 = load i3 %results_7_addr_1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:143]   --->   Operation 50 'load' 'results_7_load_1' <Predicate = (!icmp_ln138 & !and_ln140 & and_ln142)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc342"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!icmp_ln138 & !and_ln140)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (0.73ns)   --->   "%results_7_load = load i3 %results_7_addr" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:141]   --->   Operation 52 'load' 'results_7_load' <Predicate = (!icmp_ln138 & and_ln140)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 2.60>
ST_3 : Operation 53 [1/2] (0.73ns)   --->   "%results_7_load_4 = load i3 %results_7_addr_4" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:149]   --->   Operation 53 'load' 'results_7_load_4' <Predicate = (!and_ln140 & !and_ln142 & !and_ln144 & !and_ln146)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 54 [1/1] (1.14ns)   --->   "%add_ln149 = add i32 %results_7_load_4, i32 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:149]   --->   Operation 54 'add' 'add_ln149' <Predicate = (!and_ln140 & !and_ln142 & !and_ln144 & !and_ln146)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.73ns)   --->   "%store_ln149 = store i32 %add_ln149, i3 %results_7_addr_4" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:149]   --->   Operation 55 'store' 'store_ln149' <Predicate = (!and_ln140 & !and_ln142 & !and_ln144 & !and_ln146)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end338"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!and_ln140 & !and_ln142 & !and_ln144 & !and_ln146)> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (0.73ns)   --->   "%results_7_load_3 = load i3 %results_7_addr_3" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:147]   --->   Operation 57 'load' 'results_7_load_3' <Predicate = (!and_ln140 & !and_ln142 & !and_ln144 & and_ln146)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 58 [1/1] (1.14ns)   --->   "%add_ln147 = add i32 %results_7_load_3, i32 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:147]   --->   Operation 58 'add' 'add_ln147' <Predicate = (!and_ln140 & !and_ln142 & !and_ln144 & and_ln146)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.73ns)   --->   "%store_ln147 = store i32 %add_ln147, i3 %results_7_addr_3" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:147]   --->   Operation 59 'store' 'store_ln147' <Predicate = (!and_ln140 & !and_ln142 & !and_ln144 & and_ln146)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln148 = br void %if.end338" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:148]   --->   Operation 60 'br' 'br_ln148' <Predicate = (!and_ln140 & !and_ln142 & !and_ln144 & and_ln146)> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (0.73ns)   --->   "%results_7_load_2 = load i3 %results_7_addr_2" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:145]   --->   Operation 61 'load' 'results_7_load_2' <Predicate = (!and_ln140 & !and_ln142 & and_ln144)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 62 [1/1] (1.14ns)   --->   "%add_ln145 = add i32 %results_7_load_2, i32 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:145]   --->   Operation 62 'add' 'add_ln145' <Predicate = (!and_ln140 & !and_ln142 & and_ln144)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.73ns)   --->   "%store_ln145 = store i32 %add_ln145, i3 %results_7_addr_2" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:145]   --->   Operation 63 'store' 'store_ln145' <Predicate = (!and_ln140 & !and_ln142 & and_ln144)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln146 = br void %if.end339" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:146]   --->   Operation 64 'br' 'br_ln146' <Predicate = (!and_ln140 & !and_ln142 & and_ln144)> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (0.73ns)   --->   "%results_7_load_1 = load i3 %results_7_addr_1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:143]   --->   Operation 65 'load' 'results_7_load_1' <Predicate = (!and_ln140 & and_ln142)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 66 [1/1] (1.14ns)   --->   "%add_ln143 = add i32 %results_7_load_1, i32 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:143]   --->   Operation 66 'add' 'add_ln143' <Predicate = (!and_ln140 & and_ln142)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.73ns)   --->   "%store_ln143 = store i32 %add_ln143, i3 %results_7_addr_1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:143]   --->   Operation 67 'store' 'store_ln143' <Predicate = (!and_ln140 & and_ln142)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln144 = br void %if.end340" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:144]   --->   Operation 68 'br' 'br_ln144' <Predicate = (!and_ln140 & and_ln142)> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (0.73ns)   --->   "%results_7_load = load i3 %results_7_addr" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:141]   --->   Operation 69 'load' 'results_7_load' <Predicate = (and_ln140)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 70 [1/1] (1.14ns)   --->   "%add_ln141 = add i32 %results_7_load, i32 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:141]   --->   Operation 70 'add' 'add_ln141' <Predicate = (and_ln140)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.73ns)   --->   "%store_ln141 = store i32 %add_ln141, i3 %results_7_addr" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:141]   --->   Operation 71 'store' 'store_ln141' <Predicate = (and_ln140)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.inc342" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:142]   --->   Operation 72 'br' 'br_ln142' <Predicate = (and_ln140)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.947ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln138', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138) of constant 0 on local variable 'i', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138 [6]  (0.460 ns)
	'load' operation 13 bit ('i', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138) on local variable 'i', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138 [9]  (0.000 ns)
	'add' operation 13 bit ('add_ln138', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138) [11]  (1.027 ns)
	'store' operation 0 bit ('store_ln138', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138) of variable 'add_ln138', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138 on local variable 'i', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:138 [76]  (0.460 ns)

 <State 2>: 2.735ns
The critical path consists of the following:
	'load' operation 32 bit ('num', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:139) on array 'array_7' [24]  (1.297 ns)
	'icmp' operation 1 bit ('icmp_ln146', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:146) [40]  (1.142 ns)
	'and' operation 1 bit ('and_ln146', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:146) [42]  (0.148 ns)
	blocking operation 0.148 ns on control path)

 <State 3>: 2.602ns
The critical path consists of the following:
	'load' operation 32 bit ('results_7_load_4', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:149) on array 'results_7' [45]  (0.730 ns)
	'add' operation 32 bit ('add_ln149', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:149) [46]  (1.142 ns)
	'store' operation 0 bit ('store_ln149', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:149) of variable 'add_ln149', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:149 on array 'results_7' [47]  (0.730 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
