
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.746531    7.746531 ^ rst_n (in)
                                                         rst_n (net)
                      6.474731    0.000000    7.746531 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.746531   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092225   20.092226 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092226 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842226   clock uncertainty
                                  0.000000   19.842226   clock reconvergence pessimism
                                 -2.147721   17.694504   library recovery time
                                             17.694504   data required time
---------------------------------------------------------------------------------------------
                                             17.694504   data required time
                                             -7.746531   data arrival time
---------------------------------------------------------------------------------------------
                                              9.947973   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012125    0.250489    0.116884    4.116884 ^ ena (in)
                                                         ena (net)
                      0.250489    0.000000    4.116884 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019824    0.356713    0.263101    4.379984 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.356713    0.000013    4.379998 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003307    0.364964    0.275544    4.655541 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.364964    0.000004    4.655545 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.655545   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092200   20.092201 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092201 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842201   clock uncertainty
                                  0.000000   19.842201   clock reconvergence pessimism
                                 -0.331772   19.510429   library setup time
                                             19.510429   data required time
---------------------------------------------------------------------------------------------
                                             19.510429   data required time
                                             -4.655545   data arrival time
---------------------------------------------------------------------------------------------
                                             14.854884   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_441_/B                                 3.000000    6.474755   -3.474755 (VIOLATED)
_443_/B                                 3.000000    6.474754   -3.474754 (VIOLATED)
_446_/C                                 3.000000    6.474754   -3.474754 (VIOLATED)
_447_/B                                 3.000000    6.474754   -3.474754 (VIOLATED)
_420_/A1                                3.000000    6.474750   -3.474750 (VIOLATED)
_423_/A1                                3.000000    6.474750   -3.474750 (VIOLATED)
_424_/B                                 3.000000    6.474752   -3.474752 (VIOLATED)
_426_/B                                 3.000000    6.474753   -3.474753 (VIOLATED)
_430_/B                                 3.000000    6.474755   -3.474755 (VIOLATED)
_432_/B                                 3.000000    6.474755   -3.474755 (VIOLATED)
_434_/B                                 3.000000    6.474754   -3.474754 (VIOLATED)
_437_/C                                 3.000000    6.474754   -3.474754 (VIOLATED)
_439_/B                                 3.000000    6.474755   -3.474755 (VIOLATED)
_715_/RN                                3.000000    6.474753   -3.474753 (VIOLATED)
_716_/RN                                3.000000    6.474753   -3.474753 (VIOLATED)
_717_/RN                                3.000000    6.474752   -3.474753 (VIOLATED)
_718_/RN                                3.000000    6.474752   -3.474752 (VIOLATED)
_641_/A1                                3.000000    6.474748   -3.474748 (VIOLATED)
_706_/SETN                              3.000000    6.474747   -3.474747 (VIOLATED)
_719_/RN                                3.000000    6.474750   -3.474750 (VIOLATED)
_720_/RN                                3.000000    6.474749   -3.474749 (VIOLATED)
_412_/C                                 3.000000    6.474744   -3.474745 (VIOLATED)
_676_/RN                                3.000000    6.474744   -3.474744 (VIOLATED)
_707_/RN                                3.000000    6.474745   -3.474746 (VIOLATED)
_708_/RN                                3.000000    6.474743   -3.474743 (VIOLATED)
_702_/RN                                3.000000    6.474739   -3.474739 (VIOLATED)
_709_/SETN                              3.000000    6.474741   -3.474741 (VIOLATED)
_703_/RN                                3.000000    6.474737   -3.474737 (VIOLATED)
_704_/SETN                              3.000000    6.474738   -3.474738 (VIOLATED)
_705_/SETN                              3.000000    6.474739   -3.474739 (VIOLATED)
_710_/SETN                              3.000000    6.474739   -3.474739 (VIOLATED)
_711_/RN                                3.000000    6.474737   -3.474737 (VIOLATED)
_721_/RN                                3.000000    6.474739   -3.474739 (VIOLATED)
_722_/RN                                3.000000    6.474740   -3.474740 (VIOLATED)
_664_/RN                                3.000000    6.474731   -3.474732 (VIOLATED)
_665_/RN                                3.000000    6.474731   -3.474731 (VIOLATED)
_701_/RN                                3.000000    6.474732   -3.474733 (VIOLATED)
_398_/A2                                3.000000    6.474726   -3.474726 (VIOLATED)
_608_/A2                                3.000000    6.474729   -3.474729 (VIOLATED)
_670_/RN                                3.000000    6.474724   -3.474724 (VIOLATED)
_671_/RN                                3.000000    6.474724   -3.474724 (VIOLATED)
_581_/A1                                3.000000    6.474720   -3.474721 (VIOLATED)
_666_/RN                                3.000000    6.474723   -3.474723 (VIOLATED)
_668_/RN                                3.000000    6.474726   -3.474726 (VIOLATED)
_699_/SETN                              3.000000    6.474728   -3.474728 (VIOLATED)
_700_/RN                                3.000000    6.474728   -3.474728 (VIOLATED)
_712_/SETN                              3.000000    6.474729   -3.474729 (VIOLATED)
_648_/RN                                3.000000    6.474719   -3.474719 (VIOLATED)
_667_/RN                                3.000000    6.474722   -3.474722 (VIOLATED)
_669_/RN                                3.000000    6.474724   -3.474724 (VIOLATED)
_698_/D                                 3.000000    6.474723   -3.474723 (VIOLATED)
_341_/I                                 3.000000    6.474715   -3.474715 (VIOLATED)
_397_/A2                                3.000000    6.474718   -3.474718 (VIOLATED)
_591_/C                                 3.000000    6.474716   -3.474716 (VIOLATED)
_622_/B                                 3.000000    6.474714   -3.474714 (VIOLATED)
rst_n                                   3.000000    6.474694   -3.474694 (VIOLATED)
_619_/B                                 3.000000    6.474694   -3.474694 (VIOLATED)
_628_/B                                 3.000000    6.474694   -3.474694 (VIOLATED)
_631_/B                                 3.000000    6.474694   -3.474694 (VIOLATED)
_634_/B                                 3.000000    6.474694   -3.474694 (VIOLATED)
_637_/B                                 3.000000    6.474694   -3.474694 (VIOLATED)
_653_/CLK                               3.000000    5.475280   -2.475281 (VIOLATED)
_654_/CLK                               3.000000    5.475280   -2.475281 (VIOLATED)
_672_/CLK                               3.000000    5.475281   -2.475281 (VIOLATED)
_673_/CLK                               3.000000    5.475281   -2.475281 (VIOLATED)
_674_/CLK                               3.000000    5.475281   -2.475281 (VIOLATED)
_656_/CLK                               3.000000    5.475278   -2.475278 (VIOLATED)
_657_/CLK                               3.000000    5.475279   -2.475280 (VIOLATED)
_658_/CLK                               3.000000    5.475279   -2.475280 (VIOLATED)
_659_/CLK                               3.000000    5.475278   -2.475279 (VIOLATED)
_660_/CLK                               3.000000    5.475278   -2.475278 (VIOLATED)
_661_/CLK                               3.000000    5.475278   -2.475278 (VIOLATED)
_649_/CLK                               3.000000    5.475275   -2.475275 (VIOLATED)
_650_/CLK                               3.000000    5.475275   -2.475275 (VIOLATED)
_651_/CLK                               3.000000    5.475277   -2.475277 (VIOLATED)
_652_/CLK                               3.000000    5.475277   -2.475277 (VIOLATED)
_655_/CLK                               3.000000    5.475279   -2.475280 (VIOLATED)
_715_/CLK                               3.000000    5.475280   -2.475280 (VIOLATED)
_716_/CLK                               3.000000    5.475280   -2.475280 (VIOLATED)
_676_/CLK                               3.000000    5.475276   -2.475276 (VIOLATED)
_722_/CLK                               3.000000    5.475277   -2.475277 (VIOLATED)
_643_/CLK                               3.000000    5.475272   -2.475272 (VIOLATED)
_647_/CLK                               3.000000    5.475274   -2.475274 (VIOLATED)
_731_/CLK                               3.000000    5.475276   -2.475276 (VIOLATED)
_689_/CLK                               3.000000    5.475273   -2.475273 (VIOLATED)
_644_/CLK                               3.000000    5.475270   -2.475270 (VIOLATED)
_690_/CLK                               3.000000    5.475271   -2.475271 (VIOLATED)
_702_/CLK                               3.000000    5.475269   -2.475269 (VIOLATED)
_705_/CLK                               3.000000    5.475269   -2.475269 (VIOLATED)
_706_/CLK                               3.000000    5.475270   -2.475270 (VIOLATED)
_717_/CLK                               3.000000    5.475271   -2.475271 (VIOLATED)
_718_/CLK                               3.000000    5.475271   -2.475271 (VIOLATED)
_719_/CLK                               3.000000    5.475271   -2.475271 (VIOLATED)
_720_/CLK                               3.000000    5.475270   -2.475270 (VIOLATED)
_721_/CLK                               3.000000    5.475269   -2.475269 (VIOLATED)
_645_/CLK                               3.000000    5.475266   -2.475266 (VIOLATED)
_701_/CLK                               3.000000    5.475266   -2.475266 (VIOLATED)
_703_/CLK                               3.000000    5.475267   -2.475267 (VIOLATED)
_704_/CLK                               3.000000    5.475267   -2.475268 (VIOLATED)
_646_/CLK                               3.000000    5.475263   -2.475263 (VIOLATED)
_662_/CLK                               3.000000    5.475257   -2.475257 (VIOLATED)
_663_/CLK                               3.000000    5.475257   -2.475257 (VIOLATED)
_675_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_683_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_684_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_685_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_686_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_687_/CLK                               3.000000    5.475256   -2.475256 (VIOLATED)
_707_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_688_/CLK                               3.000000    5.475255   -2.475256 (VIOLATED)
_691_/CLK                               3.000000    5.475255   -2.475256 (VIOLATED)
_708_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_709_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_692_/CLK                               3.000000    5.475255   -2.475255 (VIOLATED)
_694_/CLK                               3.000000    5.475256   -2.475256 (VIOLATED)
_710_/CLK                               3.000000    5.475257   -2.475257 (VIOLATED)
_711_/CLK                               3.000000    5.475257   -2.475257 (VIOLATED)
_712_/CLK                               3.000000    5.475257   -2.475257 (VIOLATED)
_713_/CLK                               3.000000    5.475257   -2.475257 (VIOLATED)
_677_/CLK                               3.000000    5.475254   -2.475254 (VIOLATED)
_693_/CLK                               3.000000    5.475254   -2.475254 (VIOLATED)
_698_/CLK                               3.000000    5.475255   -2.475255 (VIOLATED)
_699_/CLK                               3.000000    5.475256   -2.475256 (VIOLATED)
_700_/CLK                               3.000000    5.475255   -2.475255 (VIOLATED)
_695_/CLK                               3.000000    5.475252   -2.475252 (VIOLATED)
_696_/CLK                               3.000000    5.475253   -2.475253 (VIOLATED)
_413_/A1                                3.000000    5.475235   -2.475235 (VIOLATED)
_648_/Q                                 3.000000    5.475235   -2.475235 (VIOLATED)
_678_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_679_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_680_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_681_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_682_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_697_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_714_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_723_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_724_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_725_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_726_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_727_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_728_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_729_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_730_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_648_/Q                                  10     81    -71 (VIOLATED)
rst_n                                    10     60    -50 (VIOLATED)
_647_/Q                                  10     16     -6 (VIOLATED)
_396_/ZN                                 10     13     -3 (VIOLATED)
_672_/Q                                  10     12     -2 (VIOLATED)
_674_/Q                                  10     11        (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.401645   -0.201645 (VIOLATED)
_648_/Q                                 0.200000    0.337874   -0.137874 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 143
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 143
max fanout violation count 6
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 6
max cap violation count 2
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 2
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _646_/CLK
  _647_/CLK
  _649_/CLK
  _650_/CLK
  _651_/CLK
  _652_/CLK
  _653_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
  _714_/CLK
  _715_/CLK
  _716_/CLK
  _717_/CLK
  _718_/CLK
  _719_/CLK
  _720_/CLK
  _721_/CLK
  _722_/CLK
  _723_/CLK
  _724_/CLK
  _725_/CLK
  _726_/CLK
  _727_/CLK
  _728_/CLK
  _729_/CLK
  _730_/CLK
  _731_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _643_/D
  _644_/D
  _645_/D
  _646_/D
  _647_/D
  _649_/D
  _650_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
  _714_/D
  _715_/D
  _716_/D
  _717_/D
  _718_/D
  _719_/D
  _720_/D
  _721_/D
  _722_/D
  _723_/D
  _724_/D
  _725_/D
  _726_/D
  _727_/D
  _728_/D
  _729_/D
  _730_/D
  _731_/D
