

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee'
================================================================
* Date:           Wed Dec  5 15:35:21 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Rotate
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.394|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|   12|    8|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    4|    4|         2|          -|          -|      2|    no    |
        |- Loop 2  |    2|    5|         2|          -|          -| 1 ~ 2 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|      40|     498|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        2|      -|      64|       1|
|Multiplexer      |        -|      -|       -|     144|
|Register         |        -|      -|     169|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      0|     273|     643|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |c_U           |scaled_fixed2ieee_c   |        0|  64|   1|     2|   32|     1|           64|
    |out_bits_V_U  |scaled_fixed2ieeebkb  |        2|   0|   0|     2|   32|     1|           64|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total         |                      |        2|  64|   1|     4|   64|     2|          128|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+----+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_315_p2          |     +    |      0|   0|  10|           2|           1|
    |i_fu_277_p2            |     +    |      0|   0|  10|           2|           1|
    |shift_2_fu_326_p2      |     +    |      0|   0|  39|          32|          32|
    |newexp_fu_403_p2       |     -    |      0|   0|  39|          32|          32|
    |tmp_2_fu_394_p2        |     -    |      0|   0|  16|           7|           9|
    |tmp_5_fu_341_p2        |     -    |      0|   0|  39|           1|          32|
    |c_d0                   |   cttz   |      0|  40|  36|          32|           0|
    |exitcond_fu_271_p2     |   icmp   |      0|   0|   9|           2|           3|
    |tmp_11_fu_417_p2       |   icmp   |      0|   0|  18|          29|           1|
    |tmp_s_fu_388_p2        |   icmp   |      0|   0|  18|          32|           5|
    |tmp_7_fu_365_p2        |   lshr   |      0|   0|  85|          32|          32|
    |or_cond_fu_422_p2      |    or    |      0|   0|   2|           1|           1|
    |in_shift_V_fu_379_p3   |  select  |      0|   0|  29|           1|          29|
    |out_exp_V_fu_450_p3    |  select  |      0|   0|   8|           1|           1|
    |p_Val2_25_fu_442_p3    |  select  |      0|   0|  23|           1|           1|
    |sh_assign_1_fu_347_p3  |  select  |      0|   0|  32|           1|          32|
    |tmp_9_fu_359_p2        |    shl   |      0|   0|  85|          32|          32|
    +-----------------------+----------+-------+----+----+------------+------------+
    |Total                  |          |      0|  40| 498|         240|         244|
    +-----------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  33|          6|    1|          6|
    |ap_phi_mux_p_Val2_in_phi_fu_198_p4  |   9|          2|   29|         58|
    |ap_phi_mux_shift_1_phi_fu_208_p4    |   9|          2|   32|         64|
    |ap_return                           |   9|          2|   31|         62|
    |c_address0                          |  15|          3|    1|          3|
    |i1_reg_151                          |   9|          2|    2|          4|
    |i2_reg_184                          |   9|          2|    2|          4|
    |in_shift_reg_162                    |   9|          2|   29|         58|
    |out_bits_V_address0                 |  15|          3|    1|          3|
    |p_Val2_in_reg_195                   |   9|          2|   29|         58|
    |shift_1_reg_205                     |   9|          2|   32|         64|
    |shift_reg_172                       |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 144|         30|  221|        448|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   5|   0|    5|          0|
    |ap_return_preg     |  31|   0|   32|          1|
    |i1_reg_151         |   2|   0|    2|          0|
    |i2_reg_184         |   2|   0|    2|          0|
    |i_1_reg_505        |   2|   0|    2|          0|
    |i_reg_486          |   2|   0|    2|          0|
    |in_shift_reg_162   |  29|   0|   29|          0|
    |p_Val2_in_reg_195  |  29|   0|   29|          0|
    |shift_1_reg_205    |  32|   0|   32|          0|
    |shift_reg_172      |  32|   0|   32|          0|
    |tmp_1_reg_491      |   2|   0|   64|         62|
    |tmp_21_reg_501     |   1|   0|    1|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 169|   0|  232|         63|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_start   |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_done    | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_idle    | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_ready   | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_return  | out |   32| ap_ctrl_hs | scaled_fixed2ieee | return value |
|in_V       |  in |   29|   ap_none  |        in_V       |    scalar    |
|prescale   |  in |    9|   ap_none  |      prescale     |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

