clk_divider_design_clk_divider_0_0.vhd,vhdl,xil_defaultlib,../../../bd/clk_divider_design/ip/clk_divider_design_clk_divider_0_0/sim/clk_divider_design_clk_divider_0_0.vhd,
clk_divider_design.vhd,vhdl,xil_defaultlib,../../../bd/clk_divider_design/sim/clk_divider_design.vhd,
