/**
 * @file
 * @brief Gaisler Research GPTIMER General Purpose Timer Unit driver.
 *
 * @date 19.11.09
 * @author Anton Bondarev
 * @author Eldar Abusalimov
 */

#include <assert.h>
#include <types.h>
#include <errno.h>
#include <embox/unit.h>

#include <kernel/irq.h>
#include <kernel/panic.h>
#include <kernel/printk.h>
#include <hal/clock.h>
#include <kernel/clock_source.h>
#include <hal/reg.h>
#include <drivers/amba_pnp.h>

#include <module/embox/arch/system.h>

#define SYS_CLOCK     OPTION_MODULE_GET(embox__arch__system,NUMBER,core_freq)

#define SCALER_RELOAD (SYS_CLOCK / 1000000 - 1)
#define TIMER0_RELOAD (1000000 / 1000 - 1)

#define CTRL_EN (1 << 0) /**< Enable. */
#define CTRL_RS (1 << 1) /**< Restart. */
#define CTRL_LD (1 << 2) /**< Load. */
#define CTRL_IE (1 << 3) /**< Interrupt Enable. */
#define CTRL_IP (1 << 4) /**< Interrupt Pending. */
#define CTRL_CH (1 << 5) /**< Chain. */
#define CTRL_DH (1 << 6) /**< Debug Halt. */

#define CTRL_INITIAL (CTRL_EN | CTRL_RS | CTRL_LD | CTRL_IE)

#define CFG_NTIMERS(cfg_reg) (cfg_reg & 0x7)
#define CFG_IRQ(cfg_reg)    ((cfg_reg >> 3) & 0x1f)
#define CFG_SI(cfg_reg)     ((cfg_reg >> 8) & 0x1) /**< Separate interrupts. */

static struct clock_source gptimer_clock_source;
/**
 * General Purpose Timer Unit registers.
 */
struct gptimer_regs {
	/**
	 * The prescaler is clocked by the system clock and decremented on each
	 * clock cycle.
	 */
	/* 0x00 */uint32_t scaler_counter;
	/**
	 * When the prescaler underflows,
	 * it is reloaded from the prescaler reload
	 * register and a timer tick is generated.
	 */
	/* 0x04 */uint32_t scaler_reload;
	/*-------+----+----+-----+---------+
	 | resrv | DF | SI | IRQ | ntimers |
	 | 31-10 | 9  | 8  | 7-3 | 2-0     |
	 +-------+----+----+-----+---------*/
	/* 0x08 */uint32_t cfg;
	/* Just a place holder. */
	/* 0x0C */uint32_t dummy;
	/**
	 * Register sets for each implemented timer.
	 */
	struct timer_entry {
		/**
		 * Timer Counter value.
		 * Decremented by 1 for each prescaler tick.
		 */
		/* 0xn0 */uint32_t counter;
		/**
		 * Timer Reload value.
		 * This value is loaded into the timer counter
		 * value register when the LD bit is written to
		 * load bit in the timers control register or when
		 * the RS bit is set in the control register and the
		 * timer underflows.
		 */
		/* 0xn4 */uint32_t reload;
		/*------+----+----+----+----+----+----+----+
		 | resv | DH | CH | IP | IE | LD | RS | EN |
		 | 31-7 | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
		 +------+----+----+----+----+----+----+----*/
		/* 0xn8 */uint32_t ctrl;
		/* Just a place holder. */
		/* 0xnC */uint32_t dummy;
	} timer[];
};

static volatile struct gptimer_regs *dev_regs;

static int dev_regs_init(irq_nr_t *irq_nr);

void clock_setup(useconds_t useconds) {
	if (useconds > 0) {
		REG_STORE(&dev_regs->timer[0].reload, useconds);
		REG_STORE(&dev_regs->timer[0].counter, 0);
		REG_STORE(&dev_regs->timer[0].ctrl, CTRL_INITIAL);
	} else {
		REG_STORE(&dev_regs->timer[0].ctrl, 0x0);
	}
}

static irq_return_t clock_handler(irq_nr_t irq_nr, void *dev_id) {
	// XXX clock_hander is called from arch part
	clock_tick_handler(irq_nr,dev_id);
	return IRQ_HANDLED;
}

void clock_init(void) {
	uint32_t cfg_reg;
	irq_nr_t irq_nr;
	int i;

	assert(NULL == dev_regs);

	if (0 != dev_regs_init(&irq_nr)) {
		panic("Unable to initialize gptimer dev_regs");
	}
	assert(NULL != dev_regs);

	cfg_reg = REG_LOAD(&dev_regs->cfg);
	for (i = 0; i < CFG_NTIMERS(cfg_reg); ++i) {
		REG_STORE(&dev_regs->timer[i].ctrl, 0x0);
	}

	REG_STORE(&dev_regs->scaler_reload, SCALER_RELOAD);
	REG_STORE(&dev_regs->scaler_counter, 0);

	if (0 != irq_attach(irq_nr, clock_handler, 0, NULL, "gptimer")) {
		panic("gptimer irq_attach failed");
	}

	gptimer_clock_source.flags = 1;
	gptimer_clock_source.precision = 1000;
	clock_source_register(&gptimer_clock_source);
}

#ifdef DRIVER_AMBAPP
static int dev_regs_init(irq_nr_t *irq_nr) {
	amba_dev_t amba_dev;

	assert(NULL != irq_nr);
	if (-1 == capture_amba_dev(&amba_dev, AMBAPP_VENDOR_GAISLER,
			AMBAPP_DEVICE_GAISLER_GPTIMER, false, false)) {
		printk("can't capture apb dev venID=0x%X, devID=0x%X\n",
				AMBAPP_VENDOR_GAISLER, AMBAPP_DEVICE_GAISLER_GPTIMER);
		return -ENODEV;
	}
	dev_regs = (struct gptimer_regs *) amba_dev.bar[0].start;
	*irq_nr = amba_dev.dev_info.irq;
	return 0;
}
#elif defined(OPTION_GET(NUMBER,gptimer_base))
static int dev_regs_init(irq_nr_t *irq_nr) {
	assert(NULL != irq_nr);
	dev_regs = (volatile struct gptimer_regs *) OPTION_GET(NUMBER,gptimer_base);
	*irq_nr = CONFIG_GPTIMER_IRQ;
	return 0;
}
#else
# error "Either DRIVER_AMBAPP or gptimer_base must be defined"
#endif /* DRIVER_AMBAPP */
