Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: loopback.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "loopback.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "loopback"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : loopback
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\vhdl_stuff\final\ipcore_dir\mydcm.vhd" into library work
Parsing entity <mydcm>.
Parsing architecture <xilinx> of entity <mydcm>.
Parsing VHDL file "C:\vhdl_stuff\final\ipcore_dir\myram.vhd" into library work
Parsing entity <myram>.
Parsing architecture <myram_a> of entity <myram>.
Parsing VHDL file "C:\vhdl_stuff\final\loopback.vhd" into library work
Parsing entity <loopback>.
Parsing architecture <Behavioral> of entity <loopback>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <loopback> (architecture <Behavioral>) from library <work>.

Elaborating entity <mydcm> (architecture <xilinx>) from library <work>.

Elaborating entity <myram> (architecture <myram_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <loopback>.
    Related source file is "C:\vhdl_stuff\final\loopback.vhd".
WARNING:Xst:647 - Input <txe_l> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_reset_sync_l>.
    Found 1-bit register for signal <v_reset_meta_l>.
    Found 1-bit register for signal <v_reset_sync_l>.
    Found 4-bit register for signal <state>.
    Found 2-bit register for signal <watch_dog_counter>.
    Found 8-bit register for signal <d_lower>.
    Found 8-bit register for signal <d_upper>.
    Found 1-bit register for signal <byte_counter>.
    Found 10-bit register for signal <h_counter>.
    Found 10-bit register for signal <v_counter>.
    Found 9-bit register for signal <rgb>.
    Found 1-bit register for signal <tmp_h_sync>.
    Found 1-bit register for signal <tmp_v_sync>.
    Found 16-bit register for signal <d_addr_counter>.
    Found 1-bit register for signal <tmp_oe_l>.
    Found 1-bit register for signal <tmp_rd_l>.
    Found 16-bit register for signal <v_addr_counter>.
    Found 1-bit register for signal <d_reset_meta_l>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 28                                             |
    | Inputs             | 2                                              |
    | Outputs            | 14                                             |
    | Clock              | d_clk (rising_edge)                            |
    | Reset              | crap_d_reset_sync_l_OR_1_o (positive)          |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <watch_dog_counter[1]_GND_6_o_add_17_OUT> created at line 225.
    Found 10-bit adder for signal <h_counter[9]_GND_6_o_add_28_OUT> created at line 275.
    Found 10-bit adder for signal <v_counter[9]_GND_6_o_add_30_OUT> created at line 282.
    Found 16-bit adder for signal <d_addr_counter[15]_GND_6_o_add_39_OUT> created at line 318.
    Found 8-bit adder for signal <nxt_v_addr_counter<15:8>> created at line 390.
    Found 8-bit adder for signal <nxt_v_addr_counter<7:0>> created at line 390.
    Found 10-bit comparator lessequal for signal <n0125> created at line 392
    Found 10-bit comparator greater for signal <h_counter[9]_PWR_6_o_LessThan_96_o> created at line 392
    Found 10-bit comparator greater for signal <GND_6_o_v_counter[9]_LessThan_97_o> created at line 392
    Found 10-bit comparator greater for signal <v_counter[9]_PWR_6_o_LessThan_98_o> created at line 392
    Found 10-bit comparator lessequal for signal <h_counter[9]_GND_6_o_LessThan_99_o> created at line 394
    Found 10-bit comparator lessequal for signal <v_counter[9]_GND_6_o_LessThan_100_o> created at line 395
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <loopback> synthesized.

Synthesizing Unit <mydcm>.
    Related source file is "C:\vhdl_stuff\final\ipcore_dir\mydcm.vhd".
    Summary:
	no macro.
Unit <mydcm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 8-bit adder                                           : 2
# Registers                                            : 17
 1-bit register                                        : 9
 10-bit register                                       : 2
 16-bit register                                       : 2
 2-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/myram.ngc>.
Loading core <myram> for timing and area information for instance <memory>.

Synthesizing (advanced) Unit <loopback>.
The following registers are absorbed into counter <watch_dog_counter>: 1 register on signal <watch_dog_counter>.
The following registers are absorbed into counter <d_addr_counter>: 1 register on signal <d_addr_counter>.
The following registers are absorbed into counter <h_counter>: 1 register on signal <h_counter>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
Unit <loopback> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 2
# Counters                                             : 4
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 50
 Flip-Flops                                            : 50
# Comparators                                          : 6
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 s0    | 00000000000001
 s1    | 00000000000010
 s2    | 00000000001000
 s3    | 00000000010000
 s4    | 00000000100000
 s5    | 00000001000000
 s6    | 00000010000000
 s7    | 00000100000000
 s8    | 00000000000100
 s9    | 00001000000000
 s10   | 00010000000000
 s11   | 00100000000000
 s12   | 01000000000000
 s13   | 10000000000000
-------------------------

Optimizing unit <loopback> ...
INFO:Xst:2261 - The FF/Latch <v_addr_counter_0> in Unit <loopback> is equivalent to the following FF/Latch, which will be removed : <h_counter_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block loopback, actual ratio is 4.

Pipelining and Register Balancing Report ...

Processing Unit <loopback> :
	Register(s) tmp_oe_l has(ve) been backward balanced into : tmp_oe_l_BRB0 tmp_oe_l_BRB2 tmp_oe_l_BRB3 tmp_oe_l_BRB4 tmp_oe_l_BRB5 tmp_oe_l_BRB6 tmp_oe_l_BRB7 tmp_oe_l_BRB8 tmp_oe_l_BRB11 tmp_oe_l_BRB12 tmp_oe_l_BRB13.
	Register(s) tmp_rd_l has(ve) been backward balanced into : tmp_rd_l_BRB0 tmp_rd_l_BRB2 .
Unit <loopback> processed.

Final Macro Processing ...

Processing Unit <loopback> :
	Found 2-bit shift register for signal <v_reset_sync_l>.
Unit <loopback> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 110
 Flip-Flops                                            : 110
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : loopback.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 359
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 33
#      LUT2                        : 12
#      LUT3                        : 6
#      LUT4                        : 7
#      LUT5                        : 76
#      LUT6                        : 139
#      MUXCY                       : 33
#      MUXF7                       : 9
#      VCC                         : 2
#      XORCY                       : 35
# FlipFlops/Latches                : 116
#      FD                          : 58
#      FDE                         : 6
#      FDR                         : 18
#      FDRE                        : 34
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 27
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 16
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              96  out of  11440     0%  
 Number of Slice LUTs:                  279  out of   5720     4%  
    Number used as Logic:               278  out of   5720     4%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    291
   Number with an unused Flip Flop:     195  out of    291    67%  
   Number with an unused LUT:            12  out of    291     4%  
   Number of fully used LUT-FF pairs:    84  out of    291    28%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  27  out of    102    26%  
    IOB Flip Flops/Latches:              20

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | DCM_SP:CLK0            | 96    |
clk_in                             | DCM_SP:CLKFX           | 85    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.556ns (Maximum Frequency: 219.476MHz)
   Minimum input arrival time before clock: 4.002ns
   Maximum output required time after clock: 6.775ns
   Maximum combinational path delay: 5.784ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 4.556ns (frequency: 219.476MHz)
  Total number of paths / destination ports: 3735 / 1417
-------------------------------------------------------------------------
Delay:               4.556ns (Levels of Logic = 2)
  Source:            d_addr_counter_11 (FF)
  Destination:       d_addr_counter_0 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: d_addr_counter_11 to d_addr_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            34   0.447   1.568  d_addr_counter_11 (d_addr_counter_11)
     LUT4:I0->O            1   0.203   0.808  mem_set[0]_mem_full_AND_14_o3 (mem_set[0]_mem_full_AND_14_o3)
     LUT5:I2->O           16   0.205   1.004  mem_set[0]_mem_full_AND_14_o4 (mem_set[0]_mem_full_AND_14_o)
     FDRE:CE                   0.322          d_addr_counter_0
    ----------------------------------------
    Total                      4.556ns (1.177ns logic, 3.379ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 41 / 33
-------------------------------------------------------------------------
Offset:              4.002ns (Levels of Logic = 2)
  Source:            rxf_l (PAD)
  Destination:       d_lower_0 (FF)
  Destination Clock: clk_in rising

  Data Path: rxf_l to d_lower_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.222   1.454  rxf_l_IBUF (rxf_l_IBUF)
     LUT4:I0->O            8   0.203   0.802  en_lower1 (en_lower)
     FDRE:CE                   0.322          d_lower_0
    ----------------------------------------
    Total                      4.002ns (1.747ns logic, 2.255ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 35 / 14
-------------------------------------------------------------------------
Offset:              6.775ns (Levels of Logic = 4)
  Source:            tmp_rd_l_BRB0 (FF)
  Destination:       oe_l (PAD)
  Source Clock:      clk_in rising

  Data Path: tmp_rd_l_BRB0 to oe_l
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  tmp_rd_l_BRB0 (tmp_rd_l_BRB0)
     LUT6:I1->O            1   0.203   0.924  nxt_oe_l1_SW1 (N41)
     LUT6:I1->O            1   0.203   0.684  nxt_oe_l2 (tmp_oe_l)
     LUT2:I0->O            1   0.203   0.579  oe_l1 (oe_l_OBUF)
     OBUF:I->O                 2.571          oe_l_OBUF (oe_l)
    ----------------------------------------
    Total                      6.775ns (3.627ns logic, 3.148ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.784ns (Levels of Logic = 3)
  Source:            rxf_l (PAD)
  Destination:       oe_l (PAD)

  Data Path: rxf_l to oe_l
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.222   1.207  rxf_l_IBUF (rxf_l_IBUF)
     LUT2:I1->O            1   0.205   0.579  oe_l1 (oe_l_OBUF)
     OBUF:I->O                 2.571          oe_l_OBUF (oe_l)
    ----------------------------------------
    Total                      5.784ns (3.998ns logic, 1.786ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    5.299|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.96 secs
 
--> 

Total memory usage is 268004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

