
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Mon Apr 07 20:23:18 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse/model_sparse'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset model_test_prj 
INFO: [HLS 200-10] Opening and resetting project '/home/coder/sparse/model_sparse/model_test_prj'.
INFO: [HLS 200-1510] Running: set_top model_test 
INFO: [HLS 200-1510] Running: add_files firmware/model_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/model_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb model_test_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'model_test_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse/model_sparse/model_test_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C SIMULATION *****
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../model_test_test.cpp in debug mode
   Compiling ../../../../firmware/model_test.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
0 
Quantized predictions
-0.0493164 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.12 seconds. CPU system time: 1.05 seconds. Elapsed time: 11.23 seconds; current allocated memory: 4.109 MB.
***** C SIMULATION COMPLETED IN 0h0m11s *****
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/model_test.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/model_test.cpp:360:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/model_test.cpp:360:170)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/model_test.cpp:376:78)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/model_test.cpp:376:82)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/model_test.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.87 seconds. CPU system time: 1.28 seconds. Elapsed time: 18.98 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 52,608 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 102,516 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33,198 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,415 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:43:0)
WARNING: [HLS 214-273] In function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:52:0)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 144, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 144, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 400, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 144, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 400, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' (firmware/model_test.cpp:36:50)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 400, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > > >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >)' into 'void sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 20, 3, 10>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/model_test.cpp:83:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, 2, 10>(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/model_test.cpp:183:24)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*)' into 'model_test(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/model_test.cpp:376:5)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_197_1' is marked as complete unroll implied by the pipeline pragma (firmware/model_test.cpp:197:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_1' is marked as complete unroll implied by the pipeline pragma (firmware/model_test.cpp:89:26)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 50 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 50 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'FillFlatArr' (firmware/model_test.cpp:301:5) in function 'sparse_flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 5, 5, 2, 10>' completely with a factor of 10 (firmware/model_test.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/model_test.cpp:309:9) in function 'sparse_flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 5, 5, 2, 10>' completely with a factor of 2 (firmware/model_test.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'InitFlatArr' (firmware/model_test.cpp:295:5) in function 'sparse_flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 5, 5, 2, 10>' completely with a factor of 50 (firmware/model_test.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'HashOutLoop' (firmware/model_test.cpp:248:5) in function 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 2, 4>' completely with a factor of 10 (firmware/model_test.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/model_test.cpp:256:9) in function 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 2, 4>' completely with a factor of 2 (firmware/model_test.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'HashInLoop' (firmware/model_test.cpp:262:13) in function 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 2, 4>' completely with a factor of 10 (firmware/model_test.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_240_1' (firmware/model_test.cpp:240:20) in function 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 2, 4>' completely with a factor of 20 (firmware/model_test.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'ComputePooledLoc' (firmware/model_test.cpp:230:5) in function 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 2, 4>' completely with a factor of 10 (firmware/model_test.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_197_1' (firmware/model_test.cpp:197:23) in function 'sparse_relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 2>' completely with a factor of 20 (firmware/model_test.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/model_test.cpp:158:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2>' completely with a factor of 10 (firmware/model_test.cpp:146:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/model_test.cpp:163:9) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2>' completely with a factor of 2 (firmware/model_test.cpp:146:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/model_test.cpp:176:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2>' completely with a factor of 10 (firmware/model_test.cpp:146:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/model_test.cpp:115:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2>' completely with a factor of 3 (firmware/model_test.cpp:146:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/model_test.cpp:169:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2>' completely with a factor of 3 (firmware/model_test.cpp:146:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_1' (firmware/model_test.cpp:89:26) in function 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 20, 3, 10>' completely with a factor of 2 (firmware/model_test.cpp:43:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/model_test.cpp:60:5) in function 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 20, 3, 10>' completely with a factor of 400 (firmware/model_test.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'Op_nonzero<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >::operator()(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.3)' into 'void sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 20, 3, 10>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/model_test.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(config7::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-248] Applying array_partition to 'b7': Complete partitioning on dimension 1. (firmware/weights/b7.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/model_test.cpp:51:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/model_test.cpp:51:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/model_test.cpp:52:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/model_test.cpp:53:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:352:10)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:353:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:358:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_act1_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:362:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_pool1_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:366:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_pool1_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:367:17)
INFO: [HLS 214-248] Applying array_partition to 'flatten_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:372:21)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:326:0)
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'x_in'. The port size might be shrunk or fail cosim as the bit-width after reshape (19200) is larger than 4096
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/model_test.cpp:326:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 54.3 seconds. CPU system time: 1.26 seconds. Elapsed time: 64.89 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.71 seconds; current allocated memory: 1.533 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] firmware/model_test.cpp:91: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.87 seconds; current allocated memory: 1.568 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'model_test' (firmware/model_test.cpp:54:1), detected/extracted 6 process function(s): 
	 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 20, 20, 3, 10>'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2>'
	 'sparse_relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 2>'
	 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 2, 4>'
	 'sparse_flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 5, 5, 2, 10>'
	 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/model_test.cpp:208:32) to (firmware/model_test.cpp:286:1) in function 'sparse_pooling_avg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 2, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/model_test.cpp:191:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2>'... converting 2521 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2>' (firmware/model_test.cpp:113:69)...200 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...47 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.99 seconds. CPU system time: 0.23 seconds. Elapsed time: 14.36 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.3 seconds. CPU system time: 0.21 seconds. Elapsed time: 9.52 seconds; current allocated memory: 2.067 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'model_test' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<16, 6, 5, 3, 0>, ap_uint<10>, 20, 20, 3, 10>' to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,10,3,2>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 10, 2>' to 'sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_pooling_avg<ap_fixed,ap_fixed<16,6,5,3,0>,ap_uint<10>,10,2,4>' to 'sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_flatten<ap_fixed<16, 6, 5, 3, 0>, ap_uint<10>, 5, 5, 2, 10>' to 'sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_5_2_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<19, 8, 5, 3, 0>, config7>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_s' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln99', firmware/model_test.cpp:99) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/model_test.cpp:34->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:83) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_s' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln99', firmware/model_test.cpp:99) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/model_test.cpp:34->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:36->firmware/model_test.cpp:83) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.96 seconds. CPU system time: 0.09 seconds. Elapsed time: 9.55 seconds; current allocated memory: 2.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.83 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 32.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 32.57 seconds; current allocated memory: 2.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.15 seconds; current allocated memory: 2.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 10, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sparse_relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, 10, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.58 seconds; current allocated memory: 2.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.93 seconds; current allocated memory: 2.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_5_2_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 37.91 seconds. CPU system time: 0.09 seconds. Elapsed time: 38.52 seconds; current allocated memory: 2.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.31 seconds; current allocated memory: 2.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<19, 8, 5, 3, 0>, config7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<19, 8, 5, 3, 0>, config7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.98 seconds; current allocated memory: 2.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.6 seconds; current allocated memory: 2.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 2.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_s' is 8596, found 3 HDL expressions with this fanout: (ap_enable_reg_pp0_iter0 == 1'b1), (1'b1 == ap_condition_17119), (1'b1 == ap_condition_17123)
INFO: [RTGEN 206-100] Generating core module 'mux_400_9_5_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.71 seconds; current allocated memory: 2.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s' is 11760 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_4ns_20s_21_1_1': 90 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_4ns_21s_21_1_1': 90 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_21ns_21_1_1': 180 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_4ns_20_1_1': 90 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 100 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.66 seconds. CPU system time: 0.42 seconds. Elapsed time: 7.49 seconds; current allocated memory: 2.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 23.74 seconds. CPU system time: 0.56 seconds. Elapsed time: 24.54 seconds; current allocated memory: 2.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_5_2_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_5_2_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.31 seconds; current allocated memory: 2.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<19, 8, 5, 3, 0>, config7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12s_5ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.76 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.21 seconds; current allocated memory: 2.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer7_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'model_test' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_test'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_20_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_21_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_22_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_23_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_24_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_25_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_26_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_27_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_28_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_29_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c19_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c20_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c21_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c22_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c23_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c24_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c25_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c26_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c27_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c28_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c29_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c30_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c31_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c32_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c33_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c34_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c35_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c36_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c37_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c38_channel_U(model_test_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(model_test_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(model_test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_1_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_2_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_3_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_4_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_5_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_6_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_7_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_8_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_9_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_10_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_11_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_12_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_13_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_14_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_15_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_16_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_17_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_18_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_19_U(model_test_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_1_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_2_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_3_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_4_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_5_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_6_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_7_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_8_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_9_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_10_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_11_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_12_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_13_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_14_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_15_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_16_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_17_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_18_U(model_test_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_19_U(model_test_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_1_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_2_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_3_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_4_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_5_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_6_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_7_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_8_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_9_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_10_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_11_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_12_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_13_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_14_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_15_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_16_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_17_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_18_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_19_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_1_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_2_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_3_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_4_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_5_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_6_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_7_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_8_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_9_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_10_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_11_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_12_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_13_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_14_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_15_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_16_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_17_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_18_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_19_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_20_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_21_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_22_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_23_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_24_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_25_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_26_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_27_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_28_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_29_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_30_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_31_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_32_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_33_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_34_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_35_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_36_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_37_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_38_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_39_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_40_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_41_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_42_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_43_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_44_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_45_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_46_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_47_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.12 seconds. Elapsed time: 73.26 seconds; current allocated memory: 2.823 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 24 seconds. CPU system time: 0.21 seconds. Elapsed time: 26.24 seconds; current allocated memory: 2.839 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.66 seconds; current allocated memory: 2.839 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for model_test.
INFO: [VLOG 209-307] Generating Verilog RTL for model_test.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.09 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 257.8 seconds. CPU system time: 5.5 seconds. Elapsed time: 375.15 seconds; current allocated memory: 1.386 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h6m15s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-1510] Running: add_files -tb model_test_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'model_test_test.cpp' to the project
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling model_test_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_model_test.cpp
   Compiling model_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_model_test_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Processing input 0
Predictions
0 
Quantized predictions
-0.0493164 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 176.13 seconds. CPU system time: 3.62 seconds. Elapsed time: 181.69 seconds; current allocated memory: 0.000 MB.
INFO: [COSIM 212-302] Starting C TB testing ...  
Processing input 0
Predictions
0 
Quantized predictions
-0.0493164 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_model_test_top glbl -Oenable_linking_all_libraries -prj model_test.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s model_test -debug all 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_model_test_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_operator_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_operator_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_5_2_10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_5_2_10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_mul_16s_5ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_mul_16s_5ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_mul_16s_4ns_20_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_mul_16s_4ns_20_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_mul_12s_5ns_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_mul_12s_5ns_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_fifo_w16_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_fifo_w16_d2_S
INFO: [VRFC 10-311] analyzing module model_test_fifo_w16_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_fifo_w5_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_fifo_w5_d2_S
INFO: [VRFC 10-311] analyzing module model_test_fifo_w5_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_fifo_w5_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_fifo_w5_d3_S
INFO: [VRFC 10-311] analyzing module model_test_fifo_w5_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_fifo_w15_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_fifo_w15_d2_S
INFO: [VRFC 10-311] analyzing module model_test_fifo_w15_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_fifo_w12_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_fifo_w12_d2_S
INFO: [VRFC 10-311] analyzing module model_test_fifo_w12_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_fifo_w11_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_fifo_w11_d2_S
INFO: [VRFC 10-311] analyzing module model_test_fifo_w11_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_fifo_w4_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_fifo_w4_d2_S
INFO: [VRFC 10-311] analyzing module model_test_fifo_w4_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_mux_400_9_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_mux_400_9_5_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_mac_muladd_16s_5ns_21ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module model_test_mac_muladd_16s_5ns_21ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_mac_muladd_16s_4ns_20s_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module model_test_mac_muladd_16s_4ns_20s_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_mac_muladd_16s_4ns_21s_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module model_test_mac_muladd_16s_4ns_21s_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.model_test_operator_s
Compiling module xil_defaultlib.model_test_mux_400_9_5_1_1(ID=1,...
Compiling module xil_defaultlib.model_test_sparse_input_reduce_a...
Compiling module xil_defaultlib.model_test_mul_16s_5ns_21_1_1(NU...
Compiling module xil_defaultlib.model_test_mul_16s_4ns_20_1_1(NU...
Compiling module xil_defaultlib.model_test_mac_muladd_16s_5ns_21...
Compiling module xil_defaultlib.model_test_mac_muladd_16s_5ns_21...
Compiling module xil_defaultlib.model_test_mac_muladd_16s_4ns_20...
Compiling module xil_defaultlib.model_test_mac_muladd_16s_4ns_20...
Compiling module xil_defaultlib.model_test_mac_muladd_16s_4ns_21...
Compiling module xil_defaultlib.model_test_mac_muladd_16s_4ns_21...
Compiling module xil_defaultlib.model_test_sparse_conv_ap_fixed_...
Compiling module xil_defaultlib.model_test_sparse_relu_ap_fixed_...
Compiling module xil_defaultlib.model_test_sparse_pooling_avg_ap...
Compiling module xil_defaultlib.model_test_sparse_flatten_ap_fix...
Compiling module xil_defaultlib.model_test_mul_12s_5ns_17_1_1(NU...
Compiling module xil_defaultlib.model_test_dense_latency_ap_fixe...
Compiling module xil_defaultlib.model_test_fifo_w16_d2_S_ShiftRe...
Compiling module xil_defaultlib.model_test_fifo_w16_d2_S
Compiling module xil_defaultlib.model_test_fifo_w5_d2_S_ShiftReg
Compiling module xil_defaultlib.model_test_fifo_w5_d2_S
Compiling module xil_defaultlib.model_test_fifo_w5_d3_S_ShiftReg
Compiling module xil_defaultlib.model_test_fifo_w5_d3_S
Compiling module xil_defaultlib.model_test_fifo_w15_d2_S_ShiftRe...
Compiling module xil_defaultlib.model_test_fifo_w15_d2_S
Compiling module xil_defaultlib.model_test_fifo_w12_d2_S_ShiftRe...
Compiling module xil_defaultlib.model_test_fifo_w12_d2_S
Compiling module xil_defaultlib.model_test_fifo_w11_d2_S_ShiftRe...
Compiling module xil_defaultlib.model_test_fifo_w11_d2_S
Compiling module xil_defaultlib.model_test_fifo_w4_d2_S_ShiftReg
Compiling module xil_defaultlib.model_test_fifo_w4_d2_S
Compiling module xil_defaultlib.model_test
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_model_test_top
Compiling module work.glbl
Built simulation snapshot model_test

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/model_test/xsim_script.tcl
# xsim {model_test} -view {{model_test_dataflow_ana.wcfg}} -tclbatch {model_test.tcl} -protoinst {model_test.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file model_test.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_model_test_top/AESL_inst_model_test//AESL_inst_model_test_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_model_test_top/AESL_inst_model_test/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_U0/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_model_test_top/AESL_inst_model_test/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_model_test_top/AESL_inst_model_test/sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_5_2_10_U0/sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_5_2_10_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_model_test_top/AESL_inst_model_test/sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_U0/sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_model_test_top/AESL_inst_model_test/sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_U0/sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_model_test_top/AESL_inst_model_test/sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_U0/sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_U0_activity
Time resolution is 1 ps
open_wave_config model_test_dataflow_ana.wcfg
source model_test.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer7_out_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer7_out -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/x_in_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/x_in -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_start -into $blocksiggroup
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_done -into $blocksiggroup
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_ready -into $blocksiggroup
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_model_test_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_model_test_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_model_test_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer7_out -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_x_in -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_model_test_top/layer7_out_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer7_out -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_model_test_top/x_in_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/x_in -into $tb_return_group -radix hex
## save_wave_config model_test.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "113000"
// RTL Simulation : 1 / 3 [32.69%] @ "383000"
// RTL Simulation : 2 / 3 [32.69%] @ "558000"
// RTL Simulation : 3 / 3 [100.00%] @ "733000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 762500 ps : File "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test.autotb.v" Line 291
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr  7 20:34:11 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Processing input 0
Predictions
0 
Quantized predictions
-0.0493164 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO:
Report time       : Mon 07 Apr 2025 08:32:52 PM UTC.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

***** C/RTL SIMULATION COMPLETED IN 0h4m21s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "model_test"
## variable backend
## set backend "vivado"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2416.148 ; gain = 114.992 ; free physical = 139704 ; free virtual = 293657
# synth_design -top ${project_name} -part $part
Command: synth_design -top model_test -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27436
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2857.637 ; gain = 417.586 ; free physical = 138738 ; free virtual = 292942
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'model_test' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test.v:9]
INFO: [Synth 8-6157] synthesizing module 'model_test_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_s' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'model_test_operator_s' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'model_test_operator_s' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'model_test_mux_400_9_5_1_1' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mux_400_9_5_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter din3_WIDTH bound to: 5 - type: integer 
	Parameter din4_WIDTH bound to: 5 - type: integer 
	Parameter din5_WIDTH bound to: 5 - type: integer 
	Parameter din6_WIDTH bound to: 5 - type: integer 
	Parameter din7_WIDTH bound to: 5 - type: integer 
	Parameter din8_WIDTH bound to: 5 - type: integer 
	Parameter din9_WIDTH bound to: 5 - type: integer 
	Parameter din10_WIDTH bound to: 5 - type: integer 
	Parameter din11_WIDTH bound to: 5 - type: integer 
	Parameter din12_WIDTH bound to: 5 - type: integer 
	Parameter din13_WIDTH bound to: 5 - type: integer 
	Parameter din14_WIDTH bound to: 5 - type: integer 
	Parameter din15_WIDTH bound to: 5 - type: integer 
	Parameter din16_WIDTH bound to: 5 - type: integer 
	Parameter din17_WIDTH bound to: 5 - type: integer 
	Parameter din18_WIDTH bound to: 5 - type: integer 
	Parameter din19_WIDTH bound to: 5 - type: integer 
	Parameter din20_WIDTH bound to: 5 - type: integer 
	Parameter din21_WIDTH bound to: 5 - type: integer 
	Parameter din22_WIDTH bound to: 5 - type: integer 
	Parameter din23_WIDTH bound to: 5 - type: integer 
	Parameter din24_WIDTH bound to: 5 - type: integer 
	Parameter din25_WIDTH bound to: 5 - type: integer 
	Parameter din26_WIDTH bound to: 5 - type: integer 
	Parameter din27_WIDTH bound to: 5 - type: integer 
	Parameter din28_WIDTH bound to: 5 - type: integer 
	Parameter din29_WIDTH bound to: 5 - type: integer 
	Parameter din30_WIDTH bound to: 5 - type: integer 
	Parameter din31_WIDTH bound to: 5 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter din33_WIDTH bound to: 5 - type: integer 
	Parameter din34_WIDTH bound to: 5 - type: integer 
	Parameter din35_WIDTH bound to: 5 - type: integer 
	Parameter din36_WIDTH bound to: 5 - type: integer 
	Parameter din37_WIDTH bound to: 5 - type: integer 
	Parameter din38_WIDTH bound to: 5 - type: integer 
	Parameter din39_WIDTH bound to: 5 - type: integer 
	Parameter din40_WIDTH bound to: 5 - type: integer 
	Parameter din41_WIDTH bound to: 5 - type: integer 
	Parameter din42_WIDTH bound to: 5 - type: integer 
	Parameter din43_WIDTH bound to: 5 - type: integer 
	Parameter din44_WIDTH bound to: 5 - type: integer 
	Parameter din45_WIDTH bound to: 5 - type: integer 
	Parameter din46_WIDTH bound to: 5 - type: integer 
	Parameter din47_WIDTH bound to: 5 - type: integer 
	Parameter din48_WIDTH bound to: 5 - type: integer 
	Parameter din49_WIDTH bound to: 5 - type: integer 
	Parameter din50_WIDTH bound to: 5 - type: integer 
	Parameter din51_WIDTH bound to: 5 - type: integer 
	Parameter din52_WIDTH bound to: 5 - type: integer 
	Parameter din53_WIDTH bound to: 5 - type: integer 
	Parameter din54_WIDTH bound to: 5 - type: integer 
	Parameter din55_WIDTH bound to: 5 - type: integer 
	Parameter din56_WIDTH bound to: 5 - type: integer 
	Parameter din57_WIDTH bound to: 5 - type: integer 
	Parameter din58_WIDTH bound to: 5 - type: integer 
	Parameter din59_WIDTH bound to: 5 - type: integer 
	Parameter din60_WIDTH bound to: 5 - type: integer 
	Parameter din61_WIDTH bound to: 5 - type: integer 
	Parameter din62_WIDTH bound to: 5 - type: integer 
	Parameter din63_WIDTH bound to: 5 - type: integer 
	Parameter din64_WIDTH bound to: 5 - type: integer 
	Parameter din65_WIDTH bound to: 5 - type: integer 
	Parameter din66_WIDTH bound to: 5 - type: integer 
	Parameter din67_WIDTH bound to: 5 - type: integer 
	Parameter din68_WIDTH bound to: 5 - type: integer 
	Parameter din69_WIDTH bound to: 5 - type: integer 
	Parameter din70_WIDTH bound to: 5 - type: integer 
	Parameter din71_WIDTH bound to: 5 - type: integer 
	Parameter din72_WIDTH bound to: 5 - type: integer 
	Parameter din73_WIDTH bound to: 5 - type: integer 
	Parameter din74_WIDTH bound to: 5 - type: integer 
	Parameter din75_WIDTH bound to: 5 - type: integer 
	Parameter din76_WIDTH bound to: 5 - type: integer 
	Parameter din77_WIDTH bound to: 5 - type: integer 
	Parameter din78_WIDTH bound to: 5 - type: integer 
	Parameter din79_WIDTH bound to: 5 - type: integer 
	Parameter din80_WIDTH bound to: 5 - type: integer 
	Parameter din81_WIDTH bound to: 5 - type: integer 
	Parameter din82_WIDTH bound to: 5 - type: integer 
	Parameter din83_WIDTH bound to: 5 - type: integer 
	Parameter din84_WIDTH bound to: 5 - type: integer 
	Parameter din85_WIDTH bound to: 5 - type: integer 
	Parameter din86_WIDTH bound to: 5 - type: integer 
	Parameter din87_WIDTH bound to: 5 - type: integer 
	Parameter din88_WIDTH bound to: 5 - type: integer 
	Parameter din89_WIDTH bound to: 5 - type: integer 
	Parameter din90_WIDTH bound to: 5 - type: integer 
	Parameter din91_WIDTH bound to: 5 - type: integer 
	Parameter din92_WIDTH bound to: 5 - type: integer 
	Parameter din93_WIDTH bound to: 5 - type: integer 
	Parameter din94_WIDTH bound to: 5 - type: integer 
	Parameter din95_WIDTH bound to: 5 - type: integer 
	Parameter din96_WIDTH bound to: 5 - type: integer 
	Parameter din97_WIDTH bound to: 5 - type: integer 
	Parameter din98_WIDTH bound to: 5 - type: integer 
	Parameter din99_WIDTH bound to: 5 - type: integer 
	Parameter din100_WIDTH bound to: 5 - type: integer 
	Parameter din101_WIDTH bound to: 5 - type: integer 
	Parameter din102_WIDTH bound to: 5 - type: integer 
	Parameter din103_WIDTH bound to: 5 - type: integer 
	Parameter din104_WIDTH bound to: 5 - type: integer 
	Parameter din105_WIDTH bound to: 5 - type: integer 
	Parameter din106_WIDTH bound to: 5 - type: integer 
	Parameter din107_WIDTH bound to: 5 - type: integer 
	Parameter din108_WIDTH bound to: 5 - type: integer 
	Parameter din109_WIDTH bound to: 5 - type: integer 
	Parameter din110_WIDTH bound to: 5 - type: integer 
	Parameter din111_WIDTH bound to: 5 - type: integer 
	Parameter din112_WIDTH bound to: 5 - type: integer 
	Parameter din113_WIDTH bound to: 5 - type: integer 
	Parameter din114_WIDTH bound to: 5 - type: integer 
	Parameter din115_WIDTH bound to: 5 - type: integer 
	Parameter din116_WIDTH bound to: 5 - type: integer 
	Parameter din117_WIDTH bound to: 5 - type: integer 
	Parameter din118_WIDTH bound to: 5 - type: integer 
	Parameter din119_WIDTH bound to: 5 - type: integer 
	Parameter din120_WIDTH bound to: 5 - type: integer 
	Parameter din121_WIDTH bound to: 5 - type: integer 
	Parameter din122_WIDTH bound to: 5 - type: integer 
	Parameter din123_WIDTH bound to: 5 - type: integer 
	Parameter din124_WIDTH bound to: 5 - type: integer 
	Parameter din125_WIDTH bound to: 5 - type: integer 
	Parameter din126_WIDTH bound to: 5 - type: integer 
	Parameter din127_WIDTH bound to: 5 - type: integer 
	Parameter din128_WIDTH bound to: 5 - type: integer 
	Parameter din129_WIDTH bound to: 5 - type: integer 
	Parameter din130_WIDTH bound to: 5 - type: integer 
	Parameter din131_WIDTH bound to: 5 - type: integer 
	Parameter din132_WIDTH bound to: 5 - type: integer 
	Parameter din133_WIDTH bound to: 5 - type: integer 
	Parameter din134_WIDTH bound to: 5 - type: integer 
	Parameter din135_WIDTH bound to: 5 - type: integer 
	Parameter din136_WIDTH bound to: 5 - type: integer 
	Parameter din137_WIDTH bound to: 5 - type: integer 
	Parameter din138_WIDTH bound to: 5 - type: integer 
	Parameter din139_WIDTH bound to: 5 - type: integer 
	Parameter din140_WIDTH bound to: 5 - type: integer 
	Parameter din141_WIDTH bound to: 5 - type: integer 
	Parameter din142_WIDTH bound to: 5 - type: integer 
	Parameter din143_WIDTH bound to: 5 - type: integer 
	Parameter din144_WIDTH bound to: 5 - type: integer 
	Parameter din145_WIDTH bound to: 5 - type: integer 
	Parameter din146_WIDTH bound to: 5 - type: integer 
	Parameter din147_WIDTH bound to: 5 - type: integer 
	Parameter din148_WIDTH bound to: 5 - type: integer 
	Parameter din149_WIDTH bound to: 5 - type: integer 
	Parameter din150_WIDTH bound to: 5 - type: integer 
	Parameter din151_WIDTH bound to: 5 - type: integer 
	Parameter din152_WIDTH bound to: 5 - type: integer 
	Parameter din153_WIDTH bound to: 5 - type: integer 
	Parameter din154_WIDTH bound to: 5 - type: integer 
	Parameter din155_WIDTH bound to: 5 - type: integer 
	Parameter din156_WIDTH bound to: 5 - type: integer 
	Parameter din157_WIDTH bound to: 5 - type: integer 
	Parameter din158_WIDTH bound to: 5 - type: integer 
	Parameter din159_WIDTH bound to: 5 - type: integer 
	Parameter din160_WIDTH bound to: 5 - type: integer 
	Parameter din161_WIDTH bound to: 5 - type: integer 
	Parameter din162_WIDTH bound to: 5 - type: integer 
	Parameter din163_WIDTH bound to: 5 - type: integer 
	Parameter din164_WIDTH bound to: 5 - type: integer 
	Parameter din165_WIDTH bound to: 5 - type: integer 
	Parameter din166_WIDTH bound to: 5 - type: integer 
	Parameter din167_WIDTH bound to: 5 - type: integer 
	Parameter din168_WIDTH bound to: 5 - type: integer 
	Parameter din169_WIDTH bound to: 5 - type: integer 
	Parameter din170_WIDTH bound to: 5 - type: integer 
	Parameter din171_WIDTH bound to: 5 - type: integer 
	Parameter din172_WIDTH bound to: 5 - type: integer 
	Parameter din173_WIDTH bound to: 5 - type: integer 
	Parameter din174_WIDTH bound to: 5 - type: integer 
	Parameter din175_WIDTH bound to: 5 - type: integer 
	Parameter din176_WIDTH bound to: 5 - type: integer 
	Parameter din177_WIDTH bound to: 5 - type: integer 
	Parameter din178_WIDTH bound to: 5 - type: integer 
	Parameter din179_WIDTH bound to: 5 - type: integer 
	Parameter din180_WIDTH bound to: 5 - type: integer 
	Parameter din181_WIDTH bound to: 5 - type: integer 
	Parameter din182_WIDTH bound to: 5 - type: integer 
	Parameter din183_WIDTH bound to: 5 - type: integer 
	Parameter din184_WIDTH bound to: 5 - type: integer 
	Parameter din185_WIDTH bound to: 5 - type: integer 
	Parameter din186_WIDTH bound to: 5 - type: integer 
	Parameter din187_WIDTH bound to: 5 - type: integer 
	Parameter din188_WIDTH bound to: 5 - type: integer 
	Parameter din189_WIDTH bound to: 5 - type: integer 
	Parameter din190_WIDTH bound to: 5 - type: integer 
	Parameter din191_WIDTH bound to: 5 - type: integer 
	Parameter din192_WIDTH bound to: 5 - type: integer 
	Parameter din193_WIDTH bound to: 5 - type: integer 
	Parameter din194_WIDTH bound to: 5 - type: integer 
	Parameter din195_WIDTH bound to: 5 - type: integer 
	Parameter din196_WIDTH bound to: 5 - type: integer 
	Parameter din197_WIDTH bound to: 5 - type: integer 
	Parameter din198_WIDTH bound to: 5 - type: integer 
	Parameter din199_WIDTH bound to: 5 - type: integer 
	Parameter din200_WIDTH bound to: 5 - type: integer 
	Parameter din201_WIDTH bound to: 5 - type: integer 
	Parameter din202_WIDTH bound to: 5 - type: integer 
	Parameter din203_WIDTH bound to: 5 - type: integer 
	Parameter din204_WIDTH bound to: 5 - type: integer 
	Parameter din205_WIDTH bound to: 5 - type: integer 
	Parameter din206_WIDTH bound to: 5 - type: integer 
	Parameter din207_WIDTH bound to: 5 - type: integer 
	Parameter din208_WIDTH bound to: 5 - type: integer 
	Parameter din209_WIDTH bound to: 5 - type: integer 
	Parameter din210_WIDTH bound to: 5 - type: integer 
	Parameter din211_WIDTH bound to: 5 - type: integer 
	Parameter din212_WIDTH bound to: 5 - type: integer 
	Parameter din213_WIDTH bound to: 5 - type: integer 
	Parameter din214_WIDTH bound to: 5 - type: integer 
	Parameter din215_WIDTH bound to: 5 - type: integer 
	Parameter din216_WIDTH bound to: 5 - type: integer 
	Parameter din217_WIDTH bound to: 5 - type: integer 
	Parameter din218_WIDTH bound to: 5 - type: integer 
	Parameter din219_WIDTH bound to: 5 - type: integer 
	Parameter din220_WIDTH bound to: 5 - type: integer 
	Parameter din221_WIDTH bound to: 5 - type: integer 
	Parameter din222_WIDTH bound to: 5 - type: integer 
	Parameter din223_WIDTH bound to: 5 - type: integer 
	Parameter din224_WIDTH bound to: 5 - type: integer 
	Parameter din225_WIDTH bound to: 5 - type: integer 
	Parameter din226_WIDTH bound to: 5 - type: integer 
	Parameter din227_WIDTH bound to: 5 - type: integer 
	Parameter din228_WIDTH bound to: 5 - type: integer 
	Parameter din229_WIDTH bound to: 5 - type: integer 
	Parameter din230_WIDTH bound to: 5 - type: integer 
	Parameter din231_WIDTH bound to: 5 - type: integer 
	Parameter din232_WIDTH bound to: 5 - type: integer 
	Parameter din233_WIDTH bound to: 5 - type: integer 
	Parameter din234_WIDTH bound to: 5 - type: integer 
	Parameter din235_WIDTH bound to: 5 - type: integer 
	Parameter din236_WIDTH bound to: 5 - type: integer 
	Parameter din237_WIDTH bound to: 5 - type: integer 
	Parameter din238_WIDTH bound to: 5 - type: integer 
	Parameter din239_WIDTH bound to: 5 - type: integer 
	Parameter din240_WIDTH bound to: 5 - type: integer 
	Parameter din241_WIDTH bound to: 5 - type: integer 
	Parameter din242_WIDTH bound to: 5 - type: integer 
	Parameter din243_WIDTH bound to: 5 - type: integer 
	Parameter din244_WIDTH bound to: 5 - type: integer 
	Parameter din245_WIDTH bound to: 5 - type: integer 
	Parameter din246_WIDTH bound to: 5 - type: integer 
	Parameter din247_WIDTH bound to: 5 - type: integer 
	Parameter din248_WIDTH bound to: 5 - type: integer 
	Parameter din249_WIDTH bound to: 5 - type: integer 
	Parameter din250_WIDTH bound to: 5 - type: integer 
	Parameter din251_WIDTH bound to: 5 - type: integer 
	Parameter din252_WIDTH bound to: 5 - type: integer 
	Parameter din253_WIDTH bound to: 5 - type: integer 
	Parameter din254_WIDTH bound to: 5 - type: integer 
	Parameter din255_WIDTH bound to: 5 - type: integer 
	Parameter din256_WIDTH bound to: 5 - type: integer 
	Parameter din257_WIDTH bound to: 5 - type: integer 
	Parameter din258_WIDTH bound to: 5 - type: integer 
	Parameter din259_WIDTH bound to: 5 - type: integer 
	Parameter din260_WIDTH bound to: 5 - type: integer 
	Parameter din261_WIDTH bound to: 5 - type: integer 
	Parameter din262_WIDTH bound to: 5 - type: integer 
	Parameter din263_WIDTH bound to: 5 - type: integer 
	Parameter din264_WIDTH bound to: 5 - type: integer 
	Parameter din265_WIDTH bound to: 5 - type: integer 
	Parameter din266_WIDTH bound to: 5 - type: integer 
	Parameter din267_WIDTH bound to: 5 - type: integer 
	Parameter din268_WIDTH bound to: 5 - type: integer 
	Parameter din269_WIDTH bound to: 5 - type: integer 
	Parameter din270_WIDTH bound to: 5 - type: integer 
	Parameter din271_WIDTH bound to: 5 - type: integer 
	Parameter din272_WIDTH bound to: 5 - type: integer 
	Parameter din273_WIDTH bound to: 5 - type: integer 
	Parameter din274_WIDTH bound to: 5 - type: integer 
	Parameter din275_WIDTH bound to: 5 - type: integer 
	Parameter din276_WIDTH bound to: 5 - type: integer 
	Parameter din277_WIDTH bound to: 5 - type: integer 
	Parameter din278_WIDTH bound to: 5 - type: integer 
	Parameter din279_WIDTH bound to: 5 - type: integer 
	Parameter din280_WIDTH bound to: 5 - type: integer 
	Parameter din281_WIDTH bound to: 5 - type: integer 
	Parameter din282_WIDTH bound to: 5 - type: integer 
	Parameter din283_WIDTH bound to: 5 - type: integer 
	Parameter din284_WIDTH bound to: 5 - type: integer 
	Parameter din285_WIDTH bound to: 5 - type: integer 
	Parameter din286_WIDTH bound to: 5 - type: integer 
	Parameter din287_WIDTH bound to: 5 - type: integer 
	Parameter din288_WIDTH bound to: 5 - type: integer 
	Parameter din289_WIDTH bound to: 5 - type: integer 
	Parameter din290_WIDTH bound to: 5 - type: integer 
	Parameter din291_WIDTH bound to: 5 - type: integer 
	Parameter din292_WIDTH bound to: 5 - type: integer 
	Parameter din293_WIDTH bound to: 5 - type: integer 
	Parameter din294_WIDTH bound to: 5 - type: integer 
	Parameter din295_WIDTH bound to: 5 - type: integer 
	Parameter din296_WIDTH bound to: 5 - type: integer 
	Parameter din297_WIDTH bound to: 5 - type: integer 
	Parameter din298_WIDTH bound to: 5 - type: integer 
	Parameter din299_WIDTH bound to: 5 - type: integer 
	Parameter din300_WIDTH bound to: 5 - type: integer 
	Parameter din301_WIDTH bound to: 5 - type: integer 
	Parameter din302_WIDTH bound to: 5 - type: integer 
	Parameter din303_WIDTH bound to: 5 - type: integer 
	Parameter din304_WIDTH bound to: 5 - type: integer 
	Parameter din305_WIDTH bound to: 5 - type: integer 
	Parameter din306_WIDTH bound to: 5 - type: integer 
	Parameter din307_WIDTH bound to: 5 - type: integer 
	Parameter din308_WIDTH bound to: 5 - type: integer 
	Parameter din309_WIDTH bound to: 5 - type: integer 
	Parameter din310_WIDTH bound to: 5 - type: integer 
	Parameter din311_WIDTH bound to: 5 - type: integer 
	Parameter din312_WIDTH bound to: 5 - type: integer 
	Parameter din313_WIDTH bound to: 5 - type: integer 
	Parameter din314_WIDTH bound to: 5 - type: integer 
	Parameter din315_WIDTH bound to: 5 - type: integer 
	Parameter din316_WIDTH bound to: 5 - type: integer 
	Parameter din317_WIDTH bound to: 5 - type: integer 
	Parameter din318_WIDTH bound to: 5 - type: integer 
	Parameter din319_WIDTH bound to: 5 - type: integer 
	Parameter din320_WIDTH bound to: 5 - type: integer 
	Parameter din321_WIDTH bound to: 5 - type: integer 
	Parameter din322_WIDTH bound to: 5 - type: integer 
	Parameter din323_WIDTH bound to: 5 - type: integer 
	Parameter din324_WIDTH bound to: 5 - type: integer 
	Parameter din325_WIDTH bound to: 5 - type: integer 
	Parameter din326_WIDTH bound to: 5 - type: integer 
	Parameter din327_WIDTH bound to: 5 - type: integer 
	Parameter din328_WIDTH bound to: 5 - type: integer 
	Parameter din329_WIDTH bound to: 5 - type: integer 
	Parameter din330_WIDTH bound to: 5 - type: integer 
	Parameter din331_WIDTH bound to: 5 - type: integer 
	Parameter din332_WIDTH bound to: 5 - type: integer 
	Parameter din333_WIDTH bound to: 5 - type: integer 
	Parameter din334_WIDTH bound to: 5 - type: integer 
	Parameter din335_WIDTH bound to: 5 - type: integer 
	Parameter din336_WIDTH bound to: 5 - type: integer 
	Parameter din337_WIDTH bound to: 5 - type: integer 
	Parameter din338_WIDTH bound to: 5 - type: integer 
	Parameter din339_WIDTH bound to: 5 - type: integer 
	Parameter din340_WIDTH bound to: 5 - type: integer 
	Parameter din341_WIDTH bound to: 5 - type: integer 
	Parameter din342_WIDTH bound to: 5 - type: integer 
	Parameter din343_WIDTH bound to: 5 - type: integer 
	Parameter din344_WIDTH bound to: 5 - type: integer 
	Parameter din345_WIDTH bound to: 5 - type: integer 
	Parameter din346_WIDTH bound to: 5 - type: integer 
	Parameter din347_WIDTH bound to: 5 - type: integer 
	Parameter din348_WIDTH bound to: 5 - type: integer 
	Parameter din349_WIDTH bound to: 5 - type: integer 
	Parameter din350_WIDTH bound to: 5 - type: integer 
	Parameter din351_WIDTH bound to: 5 - type: integer 
	Parameter din352_WIDTH bound to: 5 - type: integer 
	Parameter din353_WIDTH bound to: 5 - type: integer 
	Parameter din354_WIDTH bound to: 5 - type: integer 
	Parameter din355_WIDTH bound to: 5 - type: integer 
	Parameter din356_WIDTH bound to: 5 - type: integer 
	Parameter din357_WIDTH bound to: 5 - type: integer 
	Parameter din358_WIDTH bound to: 5 - type: integer 
	Parameter din359_WIDTH bound to: 5 - type: integer 
	Parameter din360_WIDTH bound to: 5 - type: integer 
	Parameter din361_WIDTH bound to: 5 - type: integer 
	Parameter din362_WIDTH bound to: 5 - type: integer 
	Parameter din363_WIDTH bound to: 5 - type: integer 
	Parameter din364_WIDTH bound to: 5 - type: integer 
	Parameter din365_WIDTH bound to: 5 - type: integer 
	Parameter din366_WIDTH bound to: 5 - type: integer 
	Parameter din367_WIDTH bound to: 5 - type: integer 
	Parameter din368_WIDTH bound to: 5 - type: integer 
	Parameter din369_WIDTH bound to: 5 - type: integer 
	Parameter din370_WIDTH bound to: 5 - type: integer 
	Parameter din371_WIDTH bound to: 5 - type: integer 
	Parameter din372_WIDTH bound to: 5 - type: integer 
	Parameter din373_WIDTH bound to: 5 - type: integer 
	Parameter din374_WIDTH bound to: 5 - type: integer 
	Parameter din375_WIDTH bound to: 5 - type: integer 
	Parameter din376_WIDTH bound to: 5 - type: integer 
	Parameter din377_WIDTH bound to: 5 - type: integer 
	Parameter din378_WIDTH bound to: 5 - type: integer 
	Parameter din379_WIDTH bound to: 5 - type: integer 
	Parameter din380_WIDTH bound to: 5 - type: integer 
	Parameter din381_WIDTH bound to: 5 - type: integer 
	Parameter din382_WIDTH bound to: 5 - type: integer 
	Parameter din383_WIDTH bound to: 5 - type: integer 
	Parameter din384_WIDTH bound to: 5 - type: integer 
	Parameter din385_WIDTH bound to: 5 - type: integer 
	Parameter din386_WIDTH bound to: 5 - type: integer 
	Parameter din387_WIDTH bound to: 5 - type: integer 
	Parameter din388_WIDTH bound to: 5 - type: integer 
	Parameter din389_WIDTH bound to: 5 - type: integer 
	Parameter din390_WIDTH bound to: 5 - type: integer 
	Parameter din391_WIDTH bound to: 5 - type: integer 
	Parameter din392_WIDTH bound to: 5 - type: integer 
	Parameter din393_WIDTH bound to: 5 - type: integer 
	Parameter din394_WIDTH bound to: 5 - type: integer 
	Parameter din395_WIDTH bound to: 5 - type: integer 
	Parameter din396_WIDTH bound to: 5 - type: integer 
	Parameter din397_WIDTH bound to: 5 - type: integer 
	Parameter din398_WIDTH bound to: 5 - type: integer 
	Parameter din399_WIDTH bound to: 5 - type: integer 
	Parameter din400_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_test_mux_400_9_5_1_1' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mux_400_9_5_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'model_test_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_s' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'model_test_mul_16s_5ns_21_1_1' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mul_16s_5ns_21_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_test_mul_16s_5ns_21_1_1' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mul_16s_5ns_21_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'model_test_mul_16s_4ns_20_1_1' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mul_16s_4ns_20_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_test_mul_16s_4ns_20_1_1' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mul_16s_4ns_20_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'model_test_mac_muladd_16s_5ns_21ns_21_1_1' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mac_muladd_16s_5ns_21ns_21_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mac_muladd_16s_5ns_21ns_21_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mac_muladd_16s_5ns_21ns_21_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'model_test_mac_muladd_16s_5ns_21ns_21_1_1' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mac_muladd_16s_5ns_21ns_21_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'model_test_mac_muladd_16s_4ns_20s_21_1_1' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mac_muladd_16s_4ns_20s_21_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mac_muladd_16s_4ns_20s_21_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mac_muladd_16s_4ns_20s_21_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'model_test_mac_muladd_16s_4ns_20s_21_1_1' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mac_muladd_16s_4ns_20s_21_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'model_test_mac_muladd_16s_4ns_21s_21_1_1' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mac_muladd_16s_4ns_21s_21_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mac_muladd_16s_4ns_21s_21_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mac_muladd_16s_4ns_21s_21_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'model_test_mac_muladd_16s_4ns_21s_21_1_1' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mac_muladd_16s_4ns_21s_21_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'model_test_sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_s' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'model_test_sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_s' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'model_test_sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_5_2_10_s' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_5_2_10_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'model_test_sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_5_2_10_s' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_5_2_10_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'model_test_mul_12s_5ns_17_1_1' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mul_12s_5ns_17_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_test_mul_12s_5ns_17_1_1' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_mul_12s_5ns_17_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'model_test_fifo_w16_d2_S' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'model_test_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_test_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'model_test_fifo_w16_d2_S' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'model_test_fifo_w5_d2_S' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w5_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'model_test_fifo_w5_d2_S_ShiftReg' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w5_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_test_fifo_w5_d2_S_ShiftReg' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w5_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'model_test_fifo_w5_d2_S' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w5_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'model_test_fifo_w5_d3_S' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w5_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'model_test_fifo_w5_d3_S_ShiftReg' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w5_d3_S.v:120]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_test_fifo_w5_d3_S_ShiftReg' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w5_d3_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'model_test_fifo_w5_d3_S' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w5_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'model_test_fifo_w15_d2_S' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w15_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'model_test_fifo_w15_d2_S_ShiftReg' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w15_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_test_fifo_w15_d2_S_ShiftReg' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w15_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'model_test_fifo_w15_d2_S' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w15_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'model_test_fifo_w12_d2_S' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w12_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'model_test_fifo_w12_d2_S_ShiftReg' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w12_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_test_fifo_w12_d2_S_ShiftReg' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w12_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'model_test_fifo_w12_d2_S' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w12_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'model_test_fifo_w11_d2_S' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w11_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'model_test_fifo_w11_d2_S_ShiftReg' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w11_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_test_fifo_w11_d2_S_ShiftReg' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w11_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'model_test_fifo_w11_d2_S' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w11_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'model_test_fifo_w4_d2_S' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'model_test_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_test_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'model_test_fifo_w4_d2_S' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'model_test' (0#1) [/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test.v:9]
WARNING: [Synth 8-7129] Port reset in module model_test_fifo_w12_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module model_test_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module model_test_fifo_w11_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module model_test_fifo_w15_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module model_test_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module model_test_fifo_w5_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module model_test_fifo_w5_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read2[1] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read2[0] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read3[0] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read4[2] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read4[1] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read4[0] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read7[1] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read7[0] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read20[1] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read20[0] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read30[3] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read30[2] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read30[1] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read30[0] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read40[0] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read42[2] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read42[1] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read42[0] in module model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[2] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[1] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[0] in module model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3341.762 ; gain = 901.711 ; free physical = 138187 ; free virtual = 292441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3341.762 ; gain = 901.711 ; free physical = 138073 ; free virtual = 292336
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 4019.684 ; gain = 1579.633 ; free physical = 129273 ; free virtual = 284295
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   21 Bit       Adders := 20    
	   2 Input   21 Bit       Adders := 20    
	   3 Input   20 Bit       Adders := 10    
	   2 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 75    
	   3 Input   16 Bit       Adders := 64    
	   5 Input   16 Bit       Adders := 20    
	   4 Input   16 Bit       Adders := 12    
	   2 Input   15 Bit       Adders := 7     
	   3 Input   15 Bit       Adders := 7     
	   2 Input   14 Bit       Adders := 31    
	   2 Input   13 Bit       Adders := 11    
	   2 Input   12 Bit       Adders := 7     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 190   
	   2 Input    6 Bit       Adders := 20    
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 40    
	   2 Input    2 Bit       Adders := 356   
+---XORs : 
	   2 Input      1 Bit         XORs := 986   
+---Registers : 
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1034  
	               15 Bit    Registers := 170   
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 447   
	               11 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 243   
	                4 Bit    Registers := 264   
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 178   
	                1 Bit    Registers := 1056  
+---Muxes : 
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 994   
	   2 Input   15 Bit        Muxes := 170   
	   2 Input   12 Bit        Muxes := 1208  
	   2 Input   11 Bit        Muxes := 11    
	   2 Input    9 Bit        Muxes := 96    
	   2 Input    5 Bit        Muxes := 1270  
	   3 Input    5 Bit        Muxes := 270   
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 780   
	   3 Input    4 Bit        Muxes := 270   
	   7 Input    4 Bit        Muxes := 180   
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 290   
	   3 Input    3 Bit        Muxes := 90    
	   2 Input    2 Bit        Muxes := 472   
	   2 Input    1 Bit        Muxes := 1388  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i30_i_i92_i_i92_i_1_reg_25057_reg[5]' (FDE) to 'agg_tmp2_i30_i_i92_i_i92_i_1_reg_25057_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i29_i_i91_i_i91_i_1_reg_25047_reg[5]' (FDE) to 'agg_tmp_i29_i_i91_i_i91_i_1_reg_25047_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i30_i_i92_i_i92_i_1_reg_25057_reg[6]' (FDE) to 'agg_tmp2_i30_i_i92_i_i92_i_1_reg_25057_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i29_i_i91_i_i91_i_1_reg_25047_reg[6]' (FDE) to 'agg_tmp_i29_i_i91_i_i91_i_1_reg_25047_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i30_i_i92_i_i92_i_1_reg_25057_reg[9]' (FDE) to 'agg_tmp_i29_i_i91_i_i91_i_1_reg_25047_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i29_i_i91_i_i91_i_1_reg_25047_reg[9]' (FDE) to 'agg_tmp_i29_i_i91_i_i91_i_1_reg_25047_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i30_i_i92_i_i92_i_1_reg_25057_reg[10]' (FDE) to 'agg_tmp_i29_i_i91_i_i91_i_1_reg_25047_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i29_i_i91_i_i91_i_1_reg_25047_reg[10]' (FDE) to 'agg_tmp_i29_i_i91_i_i91_i_1_reg_25047_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i30_i_i92_i_i92_i_1_reg_25057_reg[11]' (FDE) to 'agg_tmp_i29_i_i91_i_i91_i_1_reg_25047_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i29_i_i91_i_i91_i_1_reg_25047_reg[11] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i13_i13_i_i139_i_i_1_reg_24782_reg[6]' (FDE) to 'agg_tmp_i13_i13_i13_i_i139_i_i_1_reg_24782_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i13_i13_i_i139_i_i_1_reg_24782_reg[9]' (FDE) to 'agg_tmp_i13_i13_i13_i_i139_i_i_1_reg_24782_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i13_i13_i_i139_i_i_1_reg_24782_reg[10]' (FDE) to 'agg_tmp_i13_i13_i13_i_i139_i_i_1_reg_24782_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i13_i13_i_i139_i_i_1_reg_24782_reg[11]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[2] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i_i43_i_i169_i_i_1_reg_24742_reg[2]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[3]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i_i43_i_i169_i_i_1_reg_24742_reg[3]' (FDE) to 'agg_tmp_i13_i_i43_i_i169_i_i_1_reg_24742_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[4]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i_i43_i_i169_i_i_1_reg_24742_reg[4]' (FDE) to 'agg_tmp_i13_i_i43_i_i169_i_i_1_reg_24742_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i28_i28_i_i154_i_i_1_reg_24772_reg[5]' (FDE) to 'agg_tmp2_i_i28_i28_i_i154_i_i_1_reg_24772_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i27_i27_i_i153_i_i_1_reg_24762_reg[5]' (FDE) to 'agg_tmp_i_i27_i27_i_i153_i_i_1_reg_24762_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[5]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i_i43_i_i169_i_i_1_reg_24742_reg[5]' (FDE) to 'agg_tmp_i13_i_i43_i_i169_i_i_1_reg_24742_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i28_i28_i_i154_i_i_1_reg_24772_reg[6]' (FDE) to 'agg_tmp2_i_i28_i28_i_i154_i_i_1_reg_24772_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i27_i27_i_i153_i_i_1_reg_24762_reg[6]' (FDE) to 'agg_tmp_i_i27_i27_i_i153_i_i_1_reg_24762_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[6]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i_i43_i_i169_i_i_1_reg_24742_reg[6]' (FDE) to 'agg_tmp_i13_i_i43_i_i169_i_i_1_reg_24742_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i28_i28_i_i154_i_i_1_reg_24772_reg[9]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i27_i27_i_i153_i_i_1_reg_24762_reg[9]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[9]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i_i43_i_i169_i_i_1_reg_24742_reg[9]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i28_i28_i_i154_i_i_1_reg_24772_reg[10]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i27_i27_i_i153_i_i_1_reg_24762_reg[10]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[10]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i_i43_i_i169_i_i_1_reg_24742_reg[10]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i28_i28_i_i154_i_i_1_reg_24772_reg[11]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i27_i27_i_i153_i_i_1_reg_24762_reg[11]' (FDE) to 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i44_i_i170_i_i_1_reg_24752_reg[11]' (FDE) to 'agg_tmp_i13_i_i43_i_i169_i_i_1_reg_24742_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i13_i_i43_i_i169_i_i_1_reg_24742_reg[11] )
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i60_i60_i_i60_i_1_reg_25067_reg[9]' (FDE) to 'agg_tmp_i6_i_i_1_reg_25087_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i29_i29_i29_i_i29_i_1_reg_25077_reg[9]' (FDE) to 'agg_tmp_i6_i_i_1_reg_25087_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i60_i60_i_i60_i_1_reg_25067_reg[10]' (FDE) to 'agg_tmp_i6_i_i_1_reg_25087_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i29_i29_i29_i_i29_i_1_reg_25077_reg[10]' (FDE) to 'agg_tmp_i6_i_i_1_reg_25087_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i60_i60_i_i60_i_1_reg_25067_reg[11]' (FDE) to 'agg_tmp_i6_i_i_1_reg_25087_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i29_i29_i29_i_i29_i_1_reg_25077_reg[11]' (FDE) to 'agg_tmp_i6_i_i_1_reg_25087_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i60_i60_i_i60_i_1_reg_25067_reg[5]' (FDE) to 'agg_tmp2_i_i60_i60_i_i60_i_1_reg_25067_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i29_i29_i29_i_i29_i_1_reg_25077_reg[5]' (FDE) to 'agg_tmp_i29_i29_i29_i_i29_i_1_reg_25077_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i60_i60_i_i60_i_1_reg_25067_reg[6]' (FDE) to 'agg_tmp_i6_i_i_1_reg_25087_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i29_i29_i29_i_i29_i_1_reg_25077_reg[6]' (FDE) to 'agg_tmp_i6_i_i_1_reg_25087_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i60_i60_i_i60_i_1_reg_25067_reg[4]' (FDE) to 'agg_tmp_i6_i_i_1_reg_25087_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[2]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i28_i28_i28_i_i_i_1_reg_24632_reg[2]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i27_i27_i27_i_i_i_1_reg_24622_reg[2]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[3]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i28_i28_i28_i_i_i_1_reg_24632_reg[3]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i27_i27_i27_i_i_i_1_reg_24622_reg[3]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[4]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i14_i14_i14_i_i_i_1_reg_24652_reg[4]' (FDE) to 'agg_tmp2_i14_i14_i14_i14_i_i_i_1_reg_24652_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i13_i13_i13_i_i_i_1_reg_24642_reg[4]' (FDE) to 'agg_tmp_i13_i13_i13_i13_i_i_i_1_reg_24642_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i28_i28_i28_i_i_i_1_reg_24632_reg[4]' (FDE) to 'agg_tmp2_i_i28_i28_i28_i_i_i_1_reg_24632_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i27_i27_i27_i_i_i_1_reg_24622_reg[4]' (FDE) to 'agg_tmp_i_i27_i27_i27_i_i_i_1_reg_24622_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i6_i_i_1_reg_25087_reg[4]' (FDE) to 'agg_tmp_i6_i_i_1_reg_25087_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[5]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i14_i14_i14_i_i_i_1_reg_24652_reg[5]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i13_i13_i13_i_i_i_1_reg_24642_reg[5]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i28_i28_i28_i_i_i_1_reg_24632_reg[5]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i27_i27_i27_i_i_i_1_reg_24622_reg[5]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i6_i_i_1_reg_25087_reg[5]' (FDE) to 'agg_tmp_i6_i_i_1_reg_25087_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[6]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i14_i14_i14_i_i_i_1_reg_24652_reg[7]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i13_i13_i13_i_i_i_1_reg_24642_reg[7]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i28_i28_i28_i_i_i_1_reg_24632_reg[7]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i27_i27_i27_i_i_i_1_reg_24622_reg[7]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i6_i_i_1_reg_25087_reg[7]' (FDE) to 'agg_tmp_i_i59_i_i_i185_i_1_reg_25007_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[9]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i14_i14_i14_i_i_i_1_reg_24652_reg[9]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i13_i13_i13_i_i_i_1_reg_24642_reg[9]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i28_i28_i28_i_i_i_1_reg_24632_reg[9]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i27_i27_i27_i_i_i_1_reg_24622_reg[9]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i6_i_i_1_reg_25087_reg[9]' (FDE) to 'agg_tmp_i6_i_i_1_reg_25087_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i_i_i_i246_i_i_1_reg_24672_reg[9]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i245_i_i_1_reg_24662_reg[9]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[10]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i14_i14_i14_i_i_i_1_reg_24652_reg[10]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i13_i13_i13_i_i_i_1_reg_24642_reg[10]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i28_i28_i28_i_i_i_1_reg_24632_reg[10]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i27_i27_i27_i_i_i_1_reg_24622_reg[10]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i6_i_i_1_reg_25087_reg[10]' (FDE) to 'agg_tmp_i6_i_i_1_reg_25087_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i_i_i_i246_i_i_1_reg_24672_reg[10]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i245_i_i_1_reg_24662_reg[10]' (FDE) to 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i_i_i_i232_i_i_1_reg_24682_reg[11]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i14_i14_i14_i14_i_i_i_1_reg_24652_reg[11]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i13_i13_i13_i13_i_i_i_1_reg_24642_reg[11]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i28_i28_i28_i_i_i_1_reg_24632_reg[11]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i27_i27_i27_i_i_i_1_reg_24622_reg[11]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i6_i_i_1_reg_25087_reg[11]' (FDE) to 'agg_tmp_i_i59_i_i_i185_i_1_reg_25007_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i_i_i_i246_i_i_1_reg_24672_reg[11]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i245_i_i_1_reg_24662_reg[11]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i_i58_i58_i58_i_i_1_reg_24872_reg[2]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i57_i57_i57_i_i_1_reg_24862_reg[2]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp2_i_i_i58_i58_i58_i_i_1_reg_24872_reg[3]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i57_i57_i57_i_i_1_reg_24862_reg[3]' (FDE) to 'agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\reg_9076_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp2_i_i_i_i120_i120_i_i_1_reg_24802_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\agg_tmp_i_i59_i_i_i185_i_1_reg_25007_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9040_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i59_i_i_i185_i_1_reg_25007_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\agg_tmp_i_i_i57_i_i_i_i_1_reg_24452_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i57_i_i_i_i_1_reg_24452_reg[11] )
DSP Report: Generating DSP tmp_45_reg_78465_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_45_reg_78465_reg is absorbed into DSP tmp_45_reg_78465_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U14/tmp_product is absorbed into DSP tmp_45_reg_78465_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U204/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U204/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U204/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U204/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U204/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U204/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U204/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U384/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U384/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U384/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U384/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U384/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U384/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U384/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U384/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U384/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_49_reg_78495_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_49_reg_78495_reg is absorbed into DSP tmp_49_reg_78495_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U16/tmp_product is absorbed into DSP tmp_49_reg_78495_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U206/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U206/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U206/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U206/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U206/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U206/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U206/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U386/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U386/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U386/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U386/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U386/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U386/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U386/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U386/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U386/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_47_reg_78480_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_47_reg_78480_reg is absorbed into DSP tmp_47_reg_78480_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U15/tmp_product is absorbed into DSP tmp_47_reg_78480_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U205/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U205/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U205/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U205/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U205/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U205/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U205/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U385/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U385/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U385/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U385/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U385/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U385/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U385/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U385/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U385/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_51_reg_78510_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_51_reg_78510_reg is absorbed into DSP tmp_51_reg_78510_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U17/tmp_product is absorbed into DSP tmp_51_reg_78510_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U207/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U207/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U207/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U207/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U207/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U207/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U207/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U387/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U387/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U387/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U387/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U387/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U387/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U387/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U387/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U387/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_53_reg_78525_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_53_reg_78525_reg is absorbed into DSP tmp_53_reg_78525_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U18/tmp_product is absorbed into DSP tmp_53_reg_78525_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U208/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U208/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U208/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U208/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U208/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U208/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U208/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U388/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U388/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U388/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U388/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U388/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U388/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U388/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U388/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U388/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_55_reg_78530_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register tmp_55_reg_78530_reg is absorbed into DSP tmp_55_reg_78530_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U19/tmp_product is absorbed into DSP tmp_55_reg_78530_reg.
DSP Report: Generating DSP acc_8_reg_78605_reg, operation Mode is: (A*B)'.
DSP Report: register acc_8_reg_78605_reg is absorbed into DSP acc_8_reg_78605_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U24/tmp_product is absorbed into DSP acc_8_reg_78605_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U213/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U213/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U213/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U213/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U213/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U393/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U393/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U393/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U393/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U393/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U393/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U393/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U393/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U393/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_12_reg_78635_reg, operation Mode is: (A*B)'.
DSP Report: register acc_12_reg_78635_reg is absorbed into DSP acc_12_reg_78635_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U26/tmp_product is absorbed into DSP acc_12_reg_78635_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U215/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U215/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U215/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U215/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U215/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U395/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U395/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U395/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U395/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U395/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U395/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U395/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U395/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U395/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_10_reg_78620_reg, operation Mode is: (A*B)'.
DSP Report: register acc_10_reg_78620_reg is absorbed into DSP acc_10_reg_78620_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U25/tmp_product is absorbed into DSP acc_10_reg_78620_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U214/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U214/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U214/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U214/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U214/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U394/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U394/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U394/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U394/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U394/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U394/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U394/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U394/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U394/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_14_reg_78650_reg, operation Mode is: (A*B)'.
DSP Report: register acc_14_reg_78650_reg is absorbed into DSP acc_14_reg_78650_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U27/tmp_product is absorbed into DSP acc_14_reg_78650_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U216/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U216/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U216/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U216/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U216/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U396/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U396/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U396/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U396/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U396/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U396/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U396/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U396/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U396/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_16_reg_78665_reg, operation Mode is: (A*B)'.
DSP Report: register acc_16_reg_78665_reg is absorbed into DSP acc_16_reg_78665_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U28/tmp_product is absorbed into DSP acc_16_reg_78665_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U217/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U217/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U217/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U217/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U217/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U397/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U397/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U397/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U397/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U397/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U397/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U397/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U397/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U397/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_77_reg_78685_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_77_reg_78685_reg is absorbed into DSP tmp_77_reg_78685_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U29/tmp_product is absorbed into DSP tmp_77_reg_78685_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U218/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U218/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U218/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U218/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U218/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U218/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U218/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U398/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U398/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U398/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U398/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U398/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U398/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U398/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U398/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U398/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_85_reg_78745_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_85_reg_78745_reg is absorbed into DSP tmp_85_reg_78745_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U33/tmp_product is absorbed into DSP tmp_85_reg_78745_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U222/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U222/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U222/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U222/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U222/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U222/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U222/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U402/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U402/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U402/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U402/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U402/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U402/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U402/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U402/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U402/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_89_reg_78775_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_89_reg_78775_reg is absorbed into DSP tmp_89_reg_78775_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U35/tmp_product is absorbed into DSP tmp_89_reg_78775_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U224/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U224/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U224/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U224/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U224/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U224/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U224/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U404/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U404/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U404/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U404/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U404/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U404/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U404/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U404/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U404/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_87_reg_78760_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_87_reg_78760_reg is absorbed into DSP tmp_87_reg_78760_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U34/tmp_product is absorbed into DSP tmp_87_reg_78760_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U223/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U223/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U223/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U223/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U223/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U223/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U223/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U403/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U403/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U403/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U403/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U403/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U403/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U403/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U403/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U403/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_91_reg_78790_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_91_reg_78790_reg is absorbed into DSP tmp_91_reg_78790_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U36/tmp_product is absorbed into DSP tmp_91_reg_78790_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U225/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U225/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U225/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U225/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U225/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U225/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U225/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U405/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U405/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U405/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U405/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U405/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U405/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U405/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U405/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U405/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_93_reg_78805_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_93_reg_78805_reg is absorbed into DSP tmp_93_reg_78805_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U37/tmp_product is absorbed into DSP tmp_93_reg_78805_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U226/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U226/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U226/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U226/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U226/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U226/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U226/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_29_reg_78825_reg, operation Mode is: (A*B)'.
DSP Report: register acc_29_reg_78825_reg is absorbed into DSP acc_29_reg_78825_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U39/tmp_product is absorbed into DSP acc_29_reg_78825_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U227/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U227/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U227/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U227/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U227/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U407/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U407/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U407/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U407/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U407/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U407/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U407/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U407/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U407/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_37_reg_78885_reg, operation Mode is: (A*B)'.
DSP Report: register acc_37_reg_78885_reg is absorbed into DSP acc_37_reg_78885_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U43/tmp_product is absorbed into DSP acc_37_reg_78885_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U231/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U231/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U231/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U231/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U231/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U411/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U411/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U411/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U411/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U411/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U411/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U411/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U411/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U411/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_41_reg_78915_reg, operation Mode is: (A*B)'.
DSP Report: register acc_41_reg_78915_reg is absorbed into DSP acc_41_reg_78915_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U45/tmp_product is absorbed into DSP acc_41_reg_78915_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U233/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U233/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U233/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U233/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U233/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U413/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U413/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U413/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U413/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U413/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U413/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U413/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U413/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U413/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_39_reg_78900_reg, operation Mode is: (A*B)'.
DSP Report: register acc_39_reg_78900_reg is absorbed into DSP acc_39_reg_78900_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U44/tmp_product is absorbed into DSP acc_39_reg_78900_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U232/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U232/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U232/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U232/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U232/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U412/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U412/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U412/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U412/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U412/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U412/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U412/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U412/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U412/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_43_reg_78930_reg, operation Mode is: (A*B)'.
DSP Report: register acc_43_reg_78930_reg is absorbed into DSP acc_43_reg_78930_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U46/tmp_product is absorbed into DSP acc_43_reg_78930_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U234/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U234/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U234/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U234/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U234/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U414/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U414/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U414/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U414/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U414/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U414/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U414/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U414/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U414/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_45_reg_78945_reg, operation Mode is: (A*B)'.
DSP Report: register acc_45_reg_78945_reg is absorbed into DSP acc_45_reg_78945_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U47/tmp_product is absorbed into DSP acc_45_reg_78945_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U235/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U235/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U235/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U235/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U235/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U415/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U415/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U415/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U415/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U415/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U415/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U415/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U415/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U415/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_117_reg_78965_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_117_reg_78965_reg is absorbed into DSP tmp_117_reg_78965_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U48/tmp_product is absorbed into DSP tmp_117_reg_78965_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U236/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U236/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U236/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U236/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U236/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U236/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U236/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U416/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U416/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U416/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U416/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U416/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U416/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U416/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U416/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U416/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_125_reg_79025_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_125_reg_79025_reg is absorbed into DSP tmp_125_reg_79025_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U52/tmp_product is absorbed into DSP tmp_125_reg_79025_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U240/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U240/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U240/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U240/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U240/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U240/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U240/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U420/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U420/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U420/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U420/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U420/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U420/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U420/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U420/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U420/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_129_reg_79055_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_129_reg_79055_reg is absorbed into DSP tmp_129_reg_79055_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U54/tmp_product is absorbed into DSP tmp_129_reg_79055_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U242/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U242/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U242/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U242/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U242/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U242/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U242/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U422/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U422/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U422/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U422/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U422/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U422/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U422/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U422/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U422/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_127_reg_79040_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_127_reg_79040_reg is absorbed into DSP tmp_127_reg_79040_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U53/tmp_product is absorbed into DSP tmp_127_reg_79040_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U241/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U241/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U241/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U241/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U241/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U241/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U241/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U421/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U421/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U421/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U421/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U421/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U421/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U421/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U421/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U421/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_131_reg_79070_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_131_reg_79070_reg is absorbed into DSP tmp_131_reg_79070_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U55/tmp_product is absorbed into DSP tmp_131_reg_79070_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U243/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U243/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U243/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U243/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U243/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U243/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U243/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U423/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U423/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U423/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U423/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U423/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U423/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U423/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U423/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U423/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_133_reg_79085_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_133_reg_79085_reg is absorbed into DSP tmp_133_reg_79085_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U56/tmp_product is absorbed into DSP tmp_133_reg_79085_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U244/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U244/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U244/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U244/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U244/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U244/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U244/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U424/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U424/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U424/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U424/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U424/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U424/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U424/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U424/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U424/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_58_reg_79105_reg, operation Mode is: (A*B)'.
DSP Report: register acc_58_reg_79105_reg is absorbed into DSP acc_58_reg_79105_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U58/tmp_product is absorbed into DSP acc_58_reg_79105_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U245/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U245/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U245/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U245/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U245/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U425/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U425/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U425/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U425/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U425/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U425/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U425/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U425/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U425/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_66_reg_79165_reg, operation Mode is: (A*B)'.
DSP Report: register acc_66_reg_79165_reg is absorbed into DSP acc_66_reg_79165_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U62/tmp_product is absorbed into DSP acc_66_reg_79165_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U249/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U249/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U249/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U249/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U249/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U429/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U429/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U429/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U429/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U429/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U429/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U429/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U429/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U429/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_70_reg_79195_reg, operation Mode is: (A*B)'.
DSP Report: register acc_70_reg_79195_reg is absorbed into DSP acc_70_reg_79195_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U64/tmp_product is absorbed into DSP acc_70_reg_79195_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U251/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U251/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U251/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U251/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U251/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U431/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U431/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U431/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U431/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U431/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U431/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U431/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U431/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U431/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_68_reg_79180_reg, operation Mode is: (A*B)'.
DSP Report: register acc_68_reg_79180_reg is absorbed into DSP acc_68_reg_79180_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U63/tmp_product is absorbed into DSP acc_68_reg_79180_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U250/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U250/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U250/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U250/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U250/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U430/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U430/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U430/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U430/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U430/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U430/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U430/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U430/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U430/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_72_reg_79210_reg, operation Mode is: (A*B)'.
DSP Report: register acc_72_reg_79210_reg is absorbed into DSP acc_72_reg_79210_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U65/tmp_product is absorbed into DSP acc_72_reg_79210_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U252/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U252/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U252/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U252/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U252/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U432/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U432/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U432/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U432/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U432/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U432/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U432/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U432/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U432/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_74_reg_79225_reg, operation Mode is: (A*B)'.
DSP Report: register acc_74_reg_79225_reg is absorbed into DSP acc_74_reg_79225_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U66/tmp_product is absorbed into DSP acc_74_reg_79225_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U253/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U253/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U253/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U253/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U253/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U433/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U433/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U433/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U433/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U433/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U433/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U433/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U433/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U433/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_157_reg_79245_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_157_reg_79245_reg is absorbed into DSP tmp_157_reg_79245_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U67/tmp_product is absorbed into DSP tmp_157_reg_79245_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U254/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U254/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U254/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U254/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U254/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U254/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U254/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U434/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U434/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U434/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U434/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U434/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U434/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U434/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U434/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U434/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_165_reg_79305_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_165_reg_79305_reg is absorbed into DSP tmp_165_reg_79305_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U71/tmp_product is absorbed into DSP tmp_165_reg_79305_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U258/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U258/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U258/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U258/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U258/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U258/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U258/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U438/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U438/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U438/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U438/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U438/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U438/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U438/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U438/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U438/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_169_reg_79335_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_169_reg_79335_reg is absorbed into DSP tmp_169_reg_79335_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U73/tmp_product is absorbed into DSP tmp_169_reg_79335_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U260/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U260/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U260/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U260/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U260/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U260/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U260/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U440/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U440/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U440/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U440/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U440/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U440/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U440/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U440/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U440/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_167_reg_79320_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_167_reg_79320_reg is absorbed into DSP tmp_167_reg_79320_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U72/tmp_product is absorbed into DSP tmp_167_reg_79320_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U259/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U259/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U259/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U259/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U259/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U259/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U259/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U439/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U439/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U439/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U439/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U439/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U439/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U439/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U439/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U439/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_163_reg_79290_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_163_reg_79290_reg is absorbed into DSP tmp_163_reg_79290_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U70/tmp_product is absorbed into DSP tmp_163_reg_79290_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U257/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U257/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U257/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U257/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U257/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U257/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U257/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U437/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U437/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U437/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U437/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U437/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U437/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U437/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U437/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U437/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_171_reg_79350_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_171_reg_79350_reg is absorbed into DSP tmp_171_reg_79350_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U74/tmp_product is absorbed into DSP tmp_171_reg_79350_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U261/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U261/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U261/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U261/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U261/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U261/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U261/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U441/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U441/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U441/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U441/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U441/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U441/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U441/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U441/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U441/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_173_reg_79365_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_173_reg_79365_reg is absorbed into DSP tmp_173_reg_79365_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U75/tmp_product is absorbed into DSP tmp_173_reg_79365_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U262/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U262/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U262/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U262/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U262/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U262/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U262/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U442/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U442/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U442/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U442/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U442/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U442/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U442/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U442/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U442/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_87_reg_79385_reg, operation Mode is: (A*B)'.
DSP Report: register acc_87_reg_79385_reg is absorbed into DSP acc_87_reg_79385_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U77/tmp_product is absorbed into DSP acc_87_reg_79385_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U263/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U263/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U263/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U263/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U263/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U443/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U443/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U443/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U443/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U443/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U443/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U443/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U443/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U443/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_95_reg_79445_reg, operation Mode is: (A*B)'.
DSP Report: register acc_95_reg_79445_reg is absorbed into DSP acc_95_reg_79445_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U81/tmp_product is absorbed into DSP acc_95_reg_79445_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U267/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U267/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U267/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U267/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U267/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U447/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U447/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U447/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U447/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U447/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U447/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U447/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U447/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U447/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_99_reg_79475_reg, operation Mode is: (A*B)'.
DSP Report: register acc_99_reg_79475_reg is absorbed into DSP acc_99_reg_79475_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U83/tmp_product is absorbed into DSP acc_99_reg_79475_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U269/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U269/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U269/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U269/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U269/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U449/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U449/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U449/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U449/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U449/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U449/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U449/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U449/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U449/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_97_reg_79460_reg, operation Mode is: (A*B)'.
DSP Report: register acc_97_reg_79460_reg is absorbed into DSP acc_97_reg_79460_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U82/tmp_product is absorbed into DSP acc_97_reg_79460_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U448/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U448/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U448/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U448/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U448/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U448/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U448/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U448/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U448/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_101_reg_79490_reg, operation Mode is: (A*B)'.
DSP Report: register acc_101_reg_79490_reg is absorbed into DSP acc_101_reg_79490_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U84/tmp_product is absorbed into DSP acc_101_reg_79490_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U270/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U270/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U270/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U270/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U270/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U450/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U450/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U450/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U450/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U450/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U450/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U450/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U450/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U450/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_103_reg_79505_reg, operation Mode is: (A*B)'.
DSP Report: register acc_103_reg_79505_reg is absorbed into DSP acc_103_reg_79505_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U85/tmp_product is absorbed into DSP acc_103_reg_79505_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U271/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U271/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U271/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U271/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U271/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U451/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U451/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U451/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U451/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U451/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U451/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U451/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U451/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U451/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_197_reg_79525_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_197_reg_79525_reg is absorbed into DSP tmp_197_reg_79525_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U86/tmp_product is absorbed into DSP tmp_197_reg_79525_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U272/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U272/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U272/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U272/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U272/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U272/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U272/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U452/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U452/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U452/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U452/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U452/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U452/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U452/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U452/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U452/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_205_reg_79585_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_205_reg_79585_reg is absorbed into DSP tmp_205_reg_79585_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U90/tmp_product is absorbed into DSP tmp_205_reg_79585_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U276/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U276/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U276/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U276/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U276/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U276/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U276/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U456/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U456/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U456/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U456/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U456/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U456/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U456/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U456/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U456/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_209_reg_79615_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_209_reg_79615_reg is absorbed into DSP tmp_209_reg_79615_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U92/tmp_product is absorbed into DSP tmp_209_reg_79615_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U278/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U278/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U278/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U278/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U278/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U278/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U278/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U458/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U458/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U458/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U458/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U458/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U458/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U458/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U458/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U458/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_207_reg_79600_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_207_reg_79600_reg is absorbed into DSP tmp_207_reg_79600_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U91/tmp_product is absorbed into DSP tmp_207_reg_79600_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U277/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U277/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U277/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U277/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U277/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U277/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U277/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U457/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U457/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U457/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U457/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U457/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U457/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U457/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U457/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U457/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_211_reg_79630_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_211_reg_79630_reg is absorbed into DSP tmp_211_reg_79630_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U93/tmp_product is absorbed into DSP tmp_211_reg_79630_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U279/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U279/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U279/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U279/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U279/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U279/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U279/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U459/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U459/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U459/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U459/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U459/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U459/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U459/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U459/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U459/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_213_reg_79645_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_213_reg_79645_reg is absorbed into DSP tmp_213_reg_79645_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U94/tmp_product is absorbed into DSP tmp_213_reg_79645_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U280/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U280/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U280/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U280/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U280/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U280/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U280/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U460/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U460/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U460/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U460/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U460/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U460/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U460/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U460/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U460/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_116_reg_79665_reg, operation Mode is: (A*B)'.
DSP Report: register acc_116_reg_79665_reg is absorbed into DSP acc_116_reg_79665_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U96/tmp_product is absorbed into DSP acc_116_reg_79665_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U281/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U281/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U281/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U281/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U281/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U461/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U461/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U461/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U461/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U461/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U461/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U461/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U461/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U461/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_215_reg_79650_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register tmp_215_reg_79650_reg is absorbed into DSP tmp_215_reg_79650_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U95/tmp_product is absorbed into DSP tmp_215_reg_79650_reg.
DSP Report: Generating DSP acc_124_reg_79725_reg, operation Mode is: (A*B)'.
DSP Report: register acc_124_reg_79725_reg is absorbed into DSP acc_124_reg_79725_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U100/tmp_product is absorbed into DSP acc_124_reg_79725_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U285/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U285/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U285/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U285/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U285/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U465/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U465/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U465/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U465/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U465/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U465/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U465/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U465/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U465/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_128_reg_79755_reg, operation Mode is: (A*B)'.
DSP Report: register acc_128_reg_79755_reg is absorbed into DSP acc_128_reg_79755_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U102/tmp_product is absorbed into DSP acc_128_reg_79755_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U287/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U287/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U287/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U287/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U287/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U467/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U467/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U467/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U467/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U467/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U467/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U467/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U467/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U467/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_126_reg_79740_reg, operation Mode is: (A*B)'.
DSP Report: register acc_126_reg_79740_reg is absorbed into DSP acc_126_reg_79740_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U101/tmp_product is absorbed into DSP acc_126_reg_79740_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U286/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U286/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U286/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U286/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U286/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U466/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U466/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U466/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U466/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U466/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U466/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U466/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U466/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U466/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_130_reg_79770_reg, operation Mode is: (A*B)'.
DSP Report: register acc_130_reg_79770_reg is absorbed into DSP acc_130_reg_79770_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U103/tmp_product is absorbed into DSP acc_130_reg_79770_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U288/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U288/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U288/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U288/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U288/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U468/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U468/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U468/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U468/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U468/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U468/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U468/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U468/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U468/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_132_reg_79785_reg, operation Mode is: (A*B)'.
DSP Report: register acc_132_reg_79785_reg is absorbed into DSP acc_132_reg_79785_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U104/tmp_product is absorbed into DSP acc_132_reg_79785_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U289/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U289/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U289/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U289/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U289/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U469/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U469/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U469/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U469/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U469/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U469/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U469/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U469/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U469/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_237_reg_79805_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_237_reg_79805_reg is absorbed into DSP tmp_237_reg_79805_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U105/tmp_product is absorbed into DSP tmp_237_reg_79805_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U290/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U290/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U290/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U290/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U290/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U290/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U290/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U470/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U470/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U470/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U470/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U470/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U470/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U470/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U470/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U470/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_245_reg_79865_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_245_reg_79865_reg is absorbed into DSP tmp_245_reg_79865_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U109/tmp_product is absorbed into DSP tmp_245_reg_79865_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U294/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U294/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U294/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U294/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U294/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U294/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U294/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_249_reg_79895_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_249_reg_79895_reg is absorbed into DSP tmp_249_reg_79895_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U111/tmp_product is absorbed into DSP tmp_249_reg_79895_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U296/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U296/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U296/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U296/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U296/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U296/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U296/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U476/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U476/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U476/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U476/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U476/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U476/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U476/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U476/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U476/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_247_reg_79880_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_247_reg_79880_reg is absorbed into DSP tmp_247_reg_79880_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U110/tmp_product is absorbed into DSP tmp_247_reg_79880_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U295/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U295/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U295/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U295/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U295/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U295/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U295/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U475/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U475/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U475/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U475/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U475/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U475/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U475/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U475/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U475/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_251_reg_79910_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_251_reg_79910_reg is absorbed into DSP tmp_251_reg_79910_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U112/tmp_product is absorbed into DSP tmp_251_reg_79910_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U297/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U297/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U297/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U297/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U297/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U297/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U297/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U477/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U477/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U477/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U477/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U477/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U477/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U477/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U477/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U477/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_253_reg_79925_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_253_reg_79925_reg is absorbed into DSP tmp_253_reg_79925_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U113/tmp_product is absorbed into DSP tmp_253_reg_79925_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U298/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U298/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U298/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U298/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U298/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U298/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U298/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U478/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U478/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U478/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U478/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U478/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U478/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U478/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U478/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U478/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_145_reg_79945_reg, operation Mode is: (A*B)'.
DSP Report: register acc_145_reg_79945_reg is absorbed into DSP acc_145_reg_79945_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U115/tmp_product is absorbed into DSP acc_145_reg_79945_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U299/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U299/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U299/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U299/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U299/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U479/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U479/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U479/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U479/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U479/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U479/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U479/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U479/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U479/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_255_reg_79930_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register tmp_255_reg_79930_reg is absorbed into DSP tmp_255_reg_79930_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U114/tmp_product is absorbed into DSP tmp_255_reg_79930_reg.
DSP Report: Generating DSP acc_153_reg_80005_reg, operation Mode is: (A*B)'.
DSP Report: register acc_153_reg_80005_reg is absorbed into DSP acc_153_reg_80005_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U119/tmp_product is absorbed into DSP acc_153_reg_80005_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U303/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U303/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U303/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U303/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U303/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U483/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U483/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U483/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U483/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U483/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U483/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U483/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U483/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U483/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_157_reg_80035_reg, operation Mode is: (A*B)'.
DSP Report: register acc_157_reg_80035_reg is absorbed into DSP acc_157_reg_80035_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U121/tmp_product is absorbed into DSP acc_157_reg_80035_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U305/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U305/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U305/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U305/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U305/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U485/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U485/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U485/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U485/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U485/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U485/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U485/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U485/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U485/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_155_reg_80020_reg, operation Mode is: (A*B)'.
DSP Report: register acc_155_reg_80020_reg is absorbed into DSP acc_155_reg_80020_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U120/tmp_product is absorbed into DSP acc_155_reg_80020_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U304/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U304/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U304/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U304/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U304/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U484/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U484/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U484/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U484/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U484/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U484/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U484/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U484/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U484/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_159_reg_80050_reg, operation Mode is: (A*B)'.
DSP Report: register acc_159_reg_80050_reg is absorbed into DSP acc_159_reg_80050_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U122/tmp_product is absorbed into DSP acc_159_reg_80050_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U306/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U306/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U306/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U306/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U306/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U486/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U486/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U486/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U486/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U486/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U486/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U486/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U486/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U486/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_161_reg_80065_reg, operation Mode is: (A*B)'.
DSP Report: register acc_161_reg_80065_reg is absorbed into DSP acc_161_reg_80065_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U123/tmp_product is absorbed into DSP acc_161_reg_80065_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U307/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U307/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U307/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U307/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U307/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U487/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U487/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U487/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U487/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U487/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U487/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U487/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U487/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U487/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_277_reg_80085_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_277_reg_80085_reg is absorbed into DSP tmp_277_reg_80085_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U124/tmp_product is absorbed into DSP tmp_277_reg_80085_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U308/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U308/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U308/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U308/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U308/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U308/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U308/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U488/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U488/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U488/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U488/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U488/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U488/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U488/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U488/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U488/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_285_reg_80145_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_285_reg_80145_reg is absorbed into DSP tmp_285_reg_80145_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U128/tmp_product is absorbed into DSP tmp_285_reg_80145_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U312/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U312/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U312/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U312/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U312/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U312/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U312/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U492/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U492/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U492/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U492/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U492/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U492/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U492/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U492/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U492/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_289_reg_80175_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_289_reg_80175_reg is absorbed into DSP tmp_289_reg_80175_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U130/tmp_product is absorbed into DSP tmp_289_reg_80175_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U314/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U314/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U314/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U314/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U314/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U314/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U314/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U494/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U494/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U494/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U494/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U494/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U494/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U494/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U494/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U494/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_287_reg_80160_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_287_reg_80160_reg is absorbed into DSP tmp_287_reg_80160_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U129/tmp_product is absorbed into DSP tmp_287_reg_80160_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U313/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U313/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U313/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U313/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U313/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U313/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U313/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U493/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U493/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U493/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U493/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U493/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U493/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U493/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U493/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U493/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_291_reg_80190_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_291_reg_80190_reg is absorbed into DSP tmp_291_reg_80190_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U131/tmp_product is absorbed into DSP tmp_291_reg_80190_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U315/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U315/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U315/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U315/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U315/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U315/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U315/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U495/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U495/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U495/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U495/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U495/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U495/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U495/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U495/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U495/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_293_reg_80205_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_293_reg_80205_reg is absorbed into DSP tmp_293_reg_80205_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U132/tmp_product is absorbed into DSP tmp_293_reg_80205_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U496/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U496/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U496/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U496/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U496/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U496/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U496/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U496/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U496/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_174_reg_80225_reg, operation Mode is: (A*B)'.
DSP Report: register acc_174_reg_80225_reg is absorbed into DSP acc_174_reg_80225_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U134/tmp_product is absorbed into DSP acc_174_reg_80225_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U317/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U317/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U317/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U317/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U317/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U497/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U497/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U497/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U497/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U497/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U497/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U497/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U497/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U497/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_295_reg_80210_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register tmp_295_reg_80210_reg is absorbed into DSP tmp_295_reg_80210_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U133/tmp_product is absorbed into DSP tmp_295_reg_80210_reg.
DSP Report: Generating DSP acc_193_reg_80285_reg, operation Mode is: (A*B)'.
DSP Report: register acc_193_reg_80285_reg is absorbed into DSP acc_193_reg_80285_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U138/tmp_product is absorbed into DSP acc_193_reg_80285_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U321/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U321/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U321/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U321/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U321/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U501/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U501/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U501/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U501/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U501/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U501/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U501/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U501/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U501/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_197_reg_80315_reg, operation Mode is: (A*B)'.
DSP Report: register acc_197_reg_80315_reg is absorbed into DSP acc_197_reg_80315_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U140/tmp_product is absorbed into DSP acc_197_reg_80315_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U323/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U323/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U323/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U323/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U323/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U503/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U503/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U503/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U503/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U503/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U503/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U503/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U503/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U503/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_195_reg_80300_reg, operation Mode is: (A*B)'.
DSP Report: register acc_195_reg_80300_reg is absorbed into DSP acc_195_reg_80300_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U139/tmp_product is absorbed into DSP acc_195_reg_80300_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U322/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U322/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U322/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U322/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U322/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U502/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U502/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U502/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U502/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U502/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U502/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U502/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U502/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U502/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_199_reg_80330_reg, operation Mode is: (A*B)'.
DSP Report: register acc_199_reg_80330_reg is absorbed into DSP acc_199_reg_80330_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U141/tmp_product is absorbed into DSP acc_199_reg_80330_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U324/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U324/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U324/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U324/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U324/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U504/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U504/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U504/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U504/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U504/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U504/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U504/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U504/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U504/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_201_reg_80345_reg, operation Mode is: (A*B)'.
DSP Report: register acc_201_reg_80345_reg is absorbed into DSP acc_201_reg_80345_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U142/tmp_product is absorbed into DSP acc_201_reg_80345_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U325/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U325/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U325/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U325/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U325/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U505/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U505/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U505/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U505/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U505/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U505/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U505/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U505/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U505/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_317_reg_80365_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_317_reg_80365_reg is absorbed into DSP tmp_317_reg_80365_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U143/tmp_product is absorbed into DSP tmp_317_reg_80365_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U326/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U326/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U326/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U326/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U326/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U326/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U326/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U506/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U506/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U506/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U506/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U506/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U506/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U506/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U506/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U506/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_325_reg_80425_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_325_reg_80425_reg is absorbed into DSP tmp_325_reg_80425_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U147/tmp_product is absorbed into DSP tmp_325_reg_80425_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U330/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U330/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U330/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U330/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U330/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U330/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U330/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U510/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U510/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U510/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U510/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U510/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U510/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U510/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U510/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U510/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_329_reg_80455_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_329_reg_80455_reg is absorbed into DSP tmp_329_reg_80455_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U149/tmp_product is absorbed into DSP tmp_329_reg_80455_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U332/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U332/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U332/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U332/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U332/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U332/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U332/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U512/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U512/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U512/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U512/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U512/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U512/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U512/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U512/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U512/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_327_reg_80440_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_327_reg_80440_reg is absorbed into DSP tmp_327_reg_80440_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U148/tmp_product is absorbed into DSP tmp_327_reg_80440_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U331/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U331/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U331/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U331/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U331/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U331/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U331/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U511/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U511/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U511/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U511/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U511/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U511/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U511/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U511/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U511/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_331_reg_80470_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_331_reg_80470_reg is absorbed into DSP tmp_331_reg_80470_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U150/tmp_product is absorbed into DSP tmp_331_reg_80470_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U333/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U333/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U333/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U333/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U333/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U333/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U333/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U513/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U513/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U513/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U513/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U513/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U513/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U513/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U513/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U513/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_333_reg_80485_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_333_reg_80485_reg is absorbed into DSP tmp_333_reg_80485_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U151/tmp_product is absorbed into DSP tmp_333_reg_80485_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U334/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U334/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U334/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U334/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U334/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U334/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U334/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U514/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U514/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U514/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U514/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U514/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U514/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U514/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U514/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U514/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_214_reg_80505_reg, operation Mode is: (A*B)'.
DSP Report: register acc_214_reg_80505_reg is absorbed into DSP acc_214_reg_80505_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U153/tmp_product is absorbed into DSP acc_214_reg_80505_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U335/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U335/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U335/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U335/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U335/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U515/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U515/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U515/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U515/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U515/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U515/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U515/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U515/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U515/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_335_reg_80490_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register tmp_335_reg_80490_reg is absorbed into DSP tmp_335_reg_80490_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U152/tmp_product is absorbed into DSP tmp_335_reg_80490_reg.
DSP Report: Generating DSP acc_222_reg_80565_reg, operation Mode is: (A*B)'.
DSP Report: register acc_222_reg_80565_reg is absorbed into DSP acc_222_reg_80565_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U157/tmp_product is absorbed into DSP acc_222_reg_80565_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U339/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U339/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U339/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U339/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U339/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U519/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U519/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U519/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U519/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U519/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U519/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U519/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U519/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U519/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_226_reg_80595_reg, operation Mode is: (A*B)'.
DSP Report: register acc_226_reg_80595_reg is absorbed into DSP acc_226_reg_80595_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U159/tmp_product is absorbed into DSP acc_226_reg_80595_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U341/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U341/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U341/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U341/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U341/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U521/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U521/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U521/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U521/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U521/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U521/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U521/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U521/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U521/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_224_reg_80580_reg, operation Mode is: (A*B)'.
DSP Report: register acc_224_reg_80580_reg is absorbed into DSP acc_224_reg_80580_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U158/tmp_product is absorbed into DSP acc_224_reg_80580_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U340/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U340/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U340/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U340/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U340/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U520/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U520/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U520/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U520/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U520/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U520/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U520/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U520/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U520/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_228_reg_80610_reg, operation Mode is: (A*B)'.
DSP Report: register acc_228_reg_80610_reg is absorbed into DSP acc_228_reg_80610_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U160/tmp_product is absorbed into DSP acc_228_reg_80610_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U342/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U342/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U342/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U342/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U342/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U522/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U522/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U522/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U522/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U522/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U522/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U522/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U522/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U522/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_230_reg_80625_reg, operation Mode is: (A*B)'.
DSP Report: register acc_230_reg_80625_reg is absorbed into DSP acc_230_reg_80625_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U161/tmp_product is absorbed into DSP acc_230_reg_80625_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U343/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U343/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U343/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U343/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U343/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U523/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U523/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U523/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U523/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U523/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U523/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U523/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U523/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U523/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_357_reg_80645_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_357_reg_80645_reg is absorbed into DSP tmp_357_reg_80645_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U162/tmp_product is absorbed into DSP tmp_357_reg_80645_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U344/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U344/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U344/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U344/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U344/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U344/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U344/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U524/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U524/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U524/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U524/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U524/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U524/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U524/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U524/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U524/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_365_reg_80705_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_365_reg_80705_reg is absorbed into DSP tmp_365_reg_80705_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U166/tmp_product is absorbed into DSP tmp_365_reg_80705_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U348/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U348/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U348/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U348/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U348/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U348/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U348/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U528/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U528/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U528/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U528/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U528/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U528/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U528/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U528/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U528/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_369_reg_80735_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_369_reg_80735_reg is absorbed into DSP tmp_369_reg_80735_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U168/tmp_product is absorbed into DSP tmp_369_reg_80735_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U350/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U350/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U350/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U350/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U350/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U350/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U350/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U530/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U530/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U530/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U530/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U530/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U530/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U530/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U530/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U530/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_367_reg_80720_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_367_reg_80720_reg is absorbed into DSP tmp_367_reg_80720_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U167/tmp_product is absorbed into DSP tmp_367_reg_80720_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U349/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U349/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U349/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U349/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U349/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U349/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U349/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U529/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U529/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U529/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U529/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U529/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U529/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U529/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U529/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U529/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_371_reg_80750_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_371_reg_80750_reg is absorbed into DSP tmp_371_reg_80750_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U169/tmp_product is absorbed into DSP tmp_371_reg_80750_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U351/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U351/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U351/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U351/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U351/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U351/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U351/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U531/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U531/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U531/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U531/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U531/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U531/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U531/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U531/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U531/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_373_reg_80765_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_373_reg_80765_reg is absorbed into DSP tmp_373_reg_80765_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U170/tmp_product is absorbed into DSP tmp_373_reg_80765_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U352/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U352/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U352/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U352/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U352/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U352/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U352/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U532/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U532/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U532/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U532/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U532/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U532/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U532/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U532/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U532/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_243_reg_80785_reg, operation Mode is: (A*B)'.
DSP Report: register acc_243_reg_80785_reg is absorbed into DSP acc_243_reg_80785_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U172/tmp_product is absorbed into DSP acc_243_reg_80785_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U353/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U353/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U353/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U353/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U353/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U533/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U533/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U533/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U533/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U533/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U533/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U533/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U533/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U533/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_375_reg_80770_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register tmp_375_reg_80770_reg is absorbed into DSP tmp_375_reg_80770_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U171/tmp_product is absorbed into DSP tmp_375_reg_80770_reg.
DSP Report: Generating DSP acc_251_reg_80845_reg, operation Mode is: (A*B)'.
DSP Report: register acc_251_reg_80845_reg is absorbed into DSP acc_251_reg_80845_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U176/tmp_product is absorbed into DSP acc_251_reg_80845_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U357/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U357/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U357/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U357/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U357/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U537/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U537/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U537/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U537/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U537/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U537/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U537/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U537/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U537/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_255_reg_80875_reg, operation Mode is: (A*B)'.
DSP Report: register acc_255_reg_80875_reg is absorbed into DSP acc_255_reg_80875_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U178/tmp_product is absorbed into DSP acc_255_reg_80875_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U359/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U359/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U359/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U359/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U359/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U539/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U539/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U539/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U539/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U539/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U539/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U539/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U539/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U539/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_253_reg_80860_reg, operation Mode is: (A*B)'.
DSP Report: register acc_253_reg_80860_reg is absorbed into DSP acc_253_reg_80860_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U177/tmp_product is absorbed into DSP acc_253_reg_80860_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U358/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U358/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U358/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U358/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U358/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U538/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U538/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U538/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U538/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U538/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U538/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U538/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U538/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U538/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_257_reg_80890_reg, operation Mode is: (A*B)'.
DSP Report: register acc_257_reg_80890_reg is absorbed into DSP acc_257_reg_80890_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U179/tmp_product is absorbed into DSP acc_257_reg_80890_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U360/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U360/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U360/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U360/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U360/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U540/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U540/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U540/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U540/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U540/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U540/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U540/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U540/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U540/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_259_reg_80905_reg, operation Mode is: (A*B)'.
DSP Report: register acc_259_reg_80905_reg is absorbed into DSP acc_259_reg_80905_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U180/tmp_product is absorbed into DSP acc_259_reg_80905_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U361/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U361/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U361/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U361/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U361/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U541/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U541/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U541/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U541/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U541/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U541/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U541/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U541/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U541/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_397_reg_80925_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_397_reg_80925_reg is absorbed into DSP tmp_397_reg_80925_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U181/tmp_product is absorbed into DSP tmp_397_reg_80925_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U362/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U362/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U362/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U362/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U362/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U362/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U362/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U542/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U542/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U542/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U542/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U542/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U542/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U542/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U542/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U542/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_405_reg_80985_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_405_reg_80985_reg is absorbed into DSP tmp_405_reg_80985_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U185/tmp_product is absorbed into DSP tmp_405_reg_80985_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U366/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U366/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U366/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U366/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U366/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U366/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U366/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U546/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U546/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U546/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U546/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U546/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U546/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U546/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U546/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U546/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_409_reg_81015_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_409_reg_81015_reg is absorbed into DSP tmp_409_reg_81015_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U187/tmp_product is absorbed into DSP tmp_409_reg_81015_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U368/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U368/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U368/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U368/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U368/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U368/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U368/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U548/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U548/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U548/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U548/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U548/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U548/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U548/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U548/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U548/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_407_reg_81000_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_407_reg_81000_reg is absorbed into DSP tmp_407_reg_81000_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U186/tmp_product is absorbed into DSP tmp_407_reg_81000_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U367/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U367/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U367/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U367/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U367/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U367/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U367/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U547/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U547/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U547/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U547/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U547/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U547/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U547/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U547/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U547/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_411_reg_81030_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_411_reg_81030_reg is absorbed into DSP tmp_411_reg_81030_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U188/tmp_product is absorbed into DSP tmp_411_reg_81030_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U369/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U369/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U369/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U369/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U369/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U369/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U369/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U549/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U549/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U549/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U549/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U549/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U549/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U549/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U549/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U549/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_413_reg_81045_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_413_reg_81045_reg is absorbed into DSP tmp_413_reg_81045_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U189/tmp_product is absorbed into DSP tmp_413_reg_81045_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U370/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U370/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U370/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U370/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U370/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U370/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U370/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U550/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U550/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U550/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U550/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U550/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U550/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U550/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U550/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U550/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_272_reg_81065_reg, operation Mode is: (A*B)'.
DSP Report: register acc_272_reg_81065_reg is absorbed into DSP acc_272_reg_81065_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U191/tmp_product is absorbed into DSP acc_272_reg_81065_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U371/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U371/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U371/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U371/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U371/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U551/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U551/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U551/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U551/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U551/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U551/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U551/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U551/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U551/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_415_reg_81050_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register tmp_415_reg_81050_reg is absorbed into DSP tmp_415_reg_81050_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U190/tmp_product is absorbed into DSP tmp_415_reg_81050_reg.
DSP Report: Generating DSP acc_280_reg_81125_reg, operation Mode is: (A*B)'.
DSP Report: register acc_280_reg_81125_reg is absorbed into DSP acc_280_reg_81125_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U195/tmp_product is absorbed into DSP acc_280_reg_81125_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U375/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U375/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U375/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U375/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U375/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U555/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U555/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U555/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U555/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U555/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U555/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U555/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U555/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U555/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_284_reg_81155_reg, operation Mode is: (A*B)'.
DSP Report: register acc_284_reg_81155_reg is absorbed into DSP acc_284_reg_81155_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U197/tmp_product is absorbed into DSP acc_284_reg_81155_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U377/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U377/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U377/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U377/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U377/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U557/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U557/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U557/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U557/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U557/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U557/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U557/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U557/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U557/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_282_reg_81140_reg, operation Mode is: (A*B)'.
DSP Report: register acc_282_reg_81140_reg is absorbed into DSP acc_282_reg_81140_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U196/tmp_product is absorbed into DSP acc_282_reg_81140_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U376/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U376/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U376/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U376/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U376/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U556/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U556/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U556/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U556/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U556/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U556/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U556/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U556/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U556/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_286_reg_81170_reg, operation Mode is: (A*B)'.
DSP Report: register acc_286_reg_81170_reg is absorbed into DSP acc_286_reg_81170_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U198/tmp_product is absorbed into DSP acc_286_reg_81170_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U378/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U378/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U378/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U378/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U378/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U558/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U558/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U558/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U558/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U558/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U558/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U558/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U558/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U558/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_288_reg_81185_reg, operation Mode is: (A*B)'.
DSP Report: register acc_288_reg_81185_reg is absorbed into DSP acc_288_reg_81185_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U199/tmp_product is absorbed into DSP acc_288_reg_81185_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U379/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U379/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U379/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U379/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U379/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U559/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U559/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U559/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U559/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U559/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U559/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U559/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U559/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U559/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_278_reg_81110_reg, operation Mode is: (A*B)'.
DSP Report: register acc_278_reg_81110_reg is absorbed into DSP acc_278_reg_81110_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U194/tmp_product is absorbed into DSP acc_278_reg_81110_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U374/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U374/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U374/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U374/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U374/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U554/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U554/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U554/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U554/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U554/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U554/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U554/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U554/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U554/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_274_reg_81080_reg, operation Mode is: (A*B)'.
DSP Report: register acc_274_reg_81080_reg is absorbed into DSP acc_274_reg_81080_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U192/tmp_product is absorbed into DSP acc_274_reg_81080_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U372/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U372/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U372/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U372/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U372/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U552/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U552/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U552/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U552/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U552/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U552/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U552/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U552/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U552/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_276_reg_81095_reg, operation Mode is: (A*B)'.
DSP Report: register acc_276_reg_81095_reg is absorbed into DSP acc_276_reg_81095_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U193/tmp_product is absorbed into DSP acc_276_reg_81095_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U373/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U373/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U373/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U373/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U373/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U553/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U553/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U553/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U553/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U553/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U553/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U553/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U553/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U553/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_403_reg_80970_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_403_reg_80970_reg is absorbed into DSP tmp_403_reg_80970_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U184/tmp_product is absorbed into DSP tmp_403_reg_80970_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U365/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U365/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U365/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U365/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U365/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U365/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U365/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U545/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U545/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U545/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U545/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U545/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U545/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U545/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U545/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U545/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_399_reg_80940_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_399_reg_80940_reg is absorbed into DSP tmp_399_reg_80940_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U182/tmp_product is absorbed into DSP tmp_399_reg_80940_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U363/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U363/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U363/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U363/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U363/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U363/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U363/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U543/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U543/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U543/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U543/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U543/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U543/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U543/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U543/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U543/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_401_reg_80955_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_401_reg_80955_reg is absorbed into DSP tmp_401_reg_80955_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U183/tmp_product is absorbed into DSP tmp_401_reg_80955_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U364/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U364/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U364/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U364/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U364/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U364/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U364/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U544/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U544/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U544/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U544/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U544/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U544/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U544/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U544/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U544/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_249_reg_80830_reg, operation Mode is: (A*B)'.
DSP Report: register acc_249_reg_80830_reg is absorbed into DSP acc_249_reg_80830_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U175/tmp_product is absorbed into DSP acc_249_reg_80830_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U356/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U356/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U356/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U356/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U356/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U536/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U536/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U536/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U536/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U536/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U536/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U536/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U536/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U536/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_245_reg_80800_reg, operation Mode is: (A*B)'.
DSP Report: register acc_245_reg_80800_reg is absorbed into DSP acc_245_reg_80800_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U173/tmp_product is absorbed into DSP acc_245_reg_80800_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U354/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U354/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U354/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U354/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U354/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U534/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U534/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U534/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U534/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U534/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U534/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U534/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U534/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U534/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_247_reg_80815_reg, operation Mode is: (A*B)'.
DSP Report: register acc_247_reg_80815_reg is absorbed into DSP acc_247_reg_80815_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U174/tmp_product is absorbed into DSP acc_247_reg_80815_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U355/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U355/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U355/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U355/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U355/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U535/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U535/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U535/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U535/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U535/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U535/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U535/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U535/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U535/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_363_reg_80690_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_363_reg_80690_reg is absorbed into DSP tmp_363_reg_80690_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U165/tmp_product is absorbed into DSP tmp_363_reg_80690_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U347/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U347/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U347/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U347/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U347/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U347/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U347/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U527/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U527/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U527/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U527/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U527/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U527/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U527/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U527/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U527/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_359_reg_80660_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_359_reg_80660_reg is absorbed into DSP tmp_359_reg_80660_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U163/tmp_product is absorbed into DSP tmp_359_reg_80660_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U345/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U345/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U345/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U345/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U345/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U345/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U345/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U525/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U525/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U525/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U525/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U525/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U525/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U525/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U525/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U525/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_361_reg_80675_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_361_reg_80675_reg is absorbed into DSP tmp_361_reg_80675_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U164/tmp_product is absorbed into DSP tmp_361_reg_80675_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U346/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U346/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U346/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U346/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U346/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U346/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U346/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U526/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U526/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U526/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U526/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U526/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U526/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U526/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U526/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U526/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_220_reg_80550_reg, operation Mode is: (A*B)'.
DSP Report: register acc_220_reg_80550_reg is absorbed into DSP acc_220_reg_80550_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U156/tmp_product is absorbed into DSP acc_220_reg_80550_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U338/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U338/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U338/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U338/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U338/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U518/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U518/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U518/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U518/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U518/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U518/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U518/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U518/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U518/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_216_reg_80520_reg, operation Mode is: (A*B)'.
DSP Report: register acc_216_reg_80520_reg is absorbed into DSP acc_216_reg_80520_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U154/tmp_product is absorbed into DSP acc_216_reg_80520_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U516/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U516/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U516/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U516/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U516/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U516/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U516/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U516/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U516/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_218_reg_80535_reg, operation Mode is: (A*B)'.
DSP Report: register acc_218_reg_80535_reg is absorbed into DSP acc_218_reg_80535_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U155/tmp_product is absorbed into DSP acc_218_reg_80535_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U337/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U337/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U337/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U337/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U337/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U517/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U517/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U517/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U517/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U517/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U517/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U517/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U517/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U517/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_323_reg_80410_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_323_reg_80410_reg is absorbed into DSP tmp_323_reg_80410_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U146/tmp_product is absorbed into DSP tmp_323_reg_80410_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U329/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U329/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U329/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U329/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U329/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U329/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U329/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U509/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U509/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U509/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U509/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U509/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U509/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U509/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U509/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U509/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_319_reg_80380_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_319_reg_80380_reg is absorbed into DSP tmp_319_reg_80380_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U144/tmp_product is absorbed into DSP tmp_319_reg_80380_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U327/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U327/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U327/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U327/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U327/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U327/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U327/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U507/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U507/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U507/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U507/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U507/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U507/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U507/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U507/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U507/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_321_reg_80395_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_321_reg_80395_reg is absorbed into DSP tmp_321_reg_80395_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U145/tmp_product is absorbed into DSP tmp_321_reg_80395_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U328/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U328/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U328/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U328/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U328/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U328/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U328/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U508/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U508/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U508/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U508/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U508/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U508/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U508/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U508/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U508/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_191_reg_80270_reg, operation Mode is: (A*B)'.
DSP Report: register acc_191_reg_80270_reg is absorbed into DSP acc_191_reg_80270_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U137/tmp_product is absorbed into DSP acc_191_reg_80270_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U320/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U320/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U320/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U320/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U320/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U500/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U500/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U500/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U500/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U500/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U500/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U500/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U500/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U500/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_176_reg_80240_reg, operation Mode is: (A*B)'.
DSP Report: register acc_176_reg_80240_reg is absorbed into DSP acc_176_reg_80240_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U135/tmp_product is absorbed into DSP acc_176_reg_80240_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U318/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U318/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U318/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U318/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U318/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U498/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U498/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U498/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U498/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U498/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U498/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U498/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U498/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U498/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_189_reg_80255_reg, operation Mode is: (A*B)'.
DSP Report: register acc_189_reg_80255_reg is absorbed into DSP acc_189_reg_80255_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U136/tmp_product is absorbed into DSP acc_189_reg_80255_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U319/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U319/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U319/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U319/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U319/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U499/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U499/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U499/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U499/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U499/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U499/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U499/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U499/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U499/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_283_reg_80130_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_283_reg_80130_reg is absorbed into DSP tmp_283_reg_80130_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U127/tmp_product is absorbed into DSP tmp_283_reg_80130_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U311/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U311/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U311/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U311/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U311/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U311/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U311/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U491/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U491/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U491/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U491/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U491/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U491/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U491/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U491/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U491/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_279_reg_80100_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_279_reg_80100_reg is absorbed into DSP tmp_279_reg_80100_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U125/tmp_product is absorbed into DSP tmp_279_reg_80100_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U309/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U309/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U309/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U309/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U309/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U309/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U309/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U489/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U489/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U489/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U489/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U489/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U489/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U489/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U489/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U489/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_281_reg_80115_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_281_reg_80115_reg is absorbed into DSP tmp_281_reg_80115_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U126/tmp_product is absorbed into DSP tmp_281_reg_80115_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U310/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U310/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U310/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U310/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U310/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U310/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U310/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U490/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U490/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U490/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U490/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U490/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U490/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U490/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U490/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U490/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_151_reg_79990_reg, operation Mode is: (A*B)'.
DSP Report: register acc_151_reg_79990_reg is absorbed into DSP acc_151_reg_79990_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U118/tmp_product is absorbed into DSP acc_151_reg_79990_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U302/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U302/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U302/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U302/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U302/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U482/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U482/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U482/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U482/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U482/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U482/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U482/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U482/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U482/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_147_reg_79960_reg, operation Mode is: (A*B)'.
DSP Report: register acc_147_reg_79960_reg is absorbed into DSP acc_147_reg_79960_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U116/tmp_product is absorbed into DSP acc_147_reg_79960_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U300/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U300/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U300/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U300/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U300/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U480/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U480/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U480/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U480/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U480/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U480/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U480/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U480/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U480/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_149_reg_79975_reg, operation Mode is: (A*B)'.
DSP Report: register acc_149_reg_79975_reg is absorbed into DSP acc_149_reg_79975_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U117/tmp_product is absorbed into DSP acc_149_reg_79975_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U301/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U301/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U301/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U301/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U301/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U481/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U481/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U481/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U481/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U481/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U481/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U481/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U481/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U481/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_243_reg_79850_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_243_reg_79850_reg is absorbed into DSP tmp_243_reg_79850_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U108/tmp_product is absorbed into DSP tmp_243_reg_79850_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U293/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U293/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U293/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U293/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U293/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U293/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U293/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U473/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U473/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U473/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U473/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U473/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U473/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U473/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U473/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U473/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_239_reg_79820_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_reg_79820_reg is absorbed into DSP tmp_239_reg_79820_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U106/tmp_product is absorbed into DSP tmp_239_reg_79820_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U291/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U291/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U291/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U291/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U291/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U291/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U291/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U471/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U471/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U471/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U471/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U471/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U471/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U471/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U471/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U471/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_241_reg_79835_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_241_reg_79835_reg is absorbed into DSP tmp_241_reg_79835_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U107/tmp_product is absorbed into DSP tmp_241_reg_79835_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U292/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U292/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U292/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U292/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U292/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U292/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U292/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U472/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U472/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U472/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U472/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U472/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U472/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U472/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U472/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U472/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_122_reg_79710_reg, operation Mode is: (A*B)'.
DSP Report: register acc_122_reg_79710_reg is absorbed into DSP acc_122_reg_79710_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U99/tmp_product is absorbed into DSP acc_122_reg_79710_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U284/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U284/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U284/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U284/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U284/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U464/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U464/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U464/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U464/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U464/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U464/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U464/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U464/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U464/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_118_reg_79680_reg, operation Mode is: (A*B)'.
DSP Report: register acc_118_reg_79680_reg is absorbed into DSP acc_118_reg_79680_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U97/tmp_product is absorbed into DSP acc_118_reg_79680_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U282/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U282/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U282/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U282/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U282/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U462/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U462/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U462/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U462/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U462/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U462/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U462/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U462/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U462/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_120_reg_79695_reg, operation Mode is: (A*B)'.
DSP Report: register acc_120_reg_79695_reg is absorbed into DSP acc_120_reg_79695_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U98/tmp_product is absorbed into DSP acc_120_reg_79695_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U283/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U283/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U283/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U283/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U283/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U463/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U463/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U463/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U463/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U463/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U463/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U463/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U463/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U463/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_203_reg_79570_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_203_reg_79570_reg is absorbed into DSP tmp_203_reg_79570_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U89/tmp_product is absorbed into DSP tmp_203_reg_79570_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U275/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U275/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U275/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U275/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U275/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U275/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U275/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U455/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U455/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U455/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U455/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U455/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U455/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U455/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U455/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U455/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_199_reg_79540_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_199_reg_79540_reg is absorbed into DSP tmp_199_reg_79540_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U87/tmp_product is absorbed into DSP tmp_199_reg_79540_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U273/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U273/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U273/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U273/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U273/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U273/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U273/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U453/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U453/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U453/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U453/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U453/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U453/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U453/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U453/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U453/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_201_reg_79555_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_201_reg_79555_reg is absorbed into DSP tmp_201_reg_79555_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U88/tmp_product is absorbed into DSP tmp_201_reg_79555_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U274/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U274/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U274/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U274/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U274/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U274/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U274/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U454/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U454/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U454/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U454/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U454/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U454/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U454/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U454/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U454/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_93_reg_79430_reg, operation Mode is: (A*B)'.
DSP Report: register acc_93_reg_79430_reg is absorbed into DSP acc_93_reg_79430_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U80/tmp_product is absorbed into DSP acc_93_reg_79430_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U266/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U266/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U266/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U266/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U266/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U446/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U446/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U446/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U446/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U446/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U446/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U446/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_89_reg_79400_reg, operation Mode is: (A*B)'.
DSP Report: register acc_89_reg_79400_reg is absorbed into DSP acc_89_reg_79400_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U78/tmp_product is absorbed into DSP acc_89_reg_79400_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U264/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U264/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U264/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U264/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U264/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U444/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U444/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U444/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U444/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U444/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U444/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U444/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U444/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U444/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_91_reg_79415_reg, operation Mode is: (A*B)'.
DSP Report: register acc_91_reg_79415_reg is absorbed into DSP acc_91_reg_79415_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U79/tmp_product is absorbed into DSP acc_91_reg_79415_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U265/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U265/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U265/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U265/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U265/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U445/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U445/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U445/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U445/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U445/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U445/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U445/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U445/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U445/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_175_reg_79370_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register tmp_175_reg_79370_reg is absorbed into DSP tmp_175_reg_79370_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U76/tmp_product is absorbed into DSP tmp_175_reg_79370_reg.
DSP Report: Generating DSP acc_64_reg_79150_reg, operation Mode is: (A*B)'.
DSP Report: register acc_64_reg_79150_reg is absorbed into DSP acc_64_reg_79150_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U61/tmp_product is absorbed into DSP acc_64_reg_79150_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U248/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U248/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U248/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U248/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U248/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U428/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U428/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U428/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U428/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U428/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U428/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U428/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U428/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U428/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_60_reg_79120_reg, operation Mode is: (A*B)'.
DSP Report: register acc_60_reg_79120_reg is absorbed into DSP acc_60_reg_79120_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U59/tmp_product is absorbed into DSP acc_60_reg_79120_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U246/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U246/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U246/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U246/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U246/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U426/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U426/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U426/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U426/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U426/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U426/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U426/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U426/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U426/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_62_reg_79135_reg, operation Mode is: (A*B)'.
DSP Report: register acc_62_reg_79135_reg is absorbed into DSP acc_62_reg_79135_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U60/tmp_product is absorbed into DSP acc_62_reg_79135_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U247/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U247/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U247/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U247/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U247/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U427/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U427/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U427/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U427/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U427/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U427/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U427/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U427/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U427/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_135_reg_79090_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register tmp_135_reg_79090_reg is absorbed into DSP tmp_135_reg_79090_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U57/tmp_product is absorbed into DSP tmp_135_reg_79090_reg.
DSP Report: Generating DSP tmp_123_reg_79010_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_123_reg_79010_reg is absorbed into DSP tmp_123_reg_79010_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U51/tmp_product is absorbed into DSP tmp_123_reg_79010_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U239/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U239/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U239/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U239/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U239/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U239/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U239/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U419/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U419/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U419/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U419/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U419/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U419/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U419/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U419/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U419/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_119_reg_78980_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_119_reg_78980_reg is absorbed into DSP tmp_119_reg_78980_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U49/tmp_product is absorbed into DSP tmp_119_reg_78980_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U237/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U237/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U237/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U237/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U237/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U237/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U237/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U417/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U417/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U417/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U417/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U417/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U417/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U417/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U417/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U417/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_121_reg_78995_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_121_reg_78995_reg is absorbed into DSP tmp_121_reg_78995_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U50/tmp_product is absorbed into DSP tmp_121_reg_78995_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U238/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U238/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U238/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U238/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U238/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U238/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U238/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U418/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U418/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U418/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U418/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U418/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U418/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U418/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U418/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U418/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_35_reg_78870_reg, operation Mode is: (A*B)'.
DSP Report: register acc_35_reg_78870_reg is absorbed into DSP acc_35_reg_78870_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U42/tmp_product is absorbed into DSP acc_35_reg_78870_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U230/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U230/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U230/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U230/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U230/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U410/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U410/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U410/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U410/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U410/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U410/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U410/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U410/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U410/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_31_reg_78840_reg, operation Mode is: (A*B)'.
DSP Report: register acc_31_reg_78840_reg is absorbed into DSP acc_31_reg_78840_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U40/tmp_product is absorbed into DSP acc_31_reg_78840_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U228/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U228/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U228/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U228/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U228/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U408/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U408/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U408/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U408/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U408/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U408/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U408/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U408/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U408/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_33_reg_78855_reg, operation Mode is: (A*B)'.
DSP Report: register acc_33_reg_78855_reg is absorbed into DSP acc_33_reg_78855_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U41/tmp_product is absorbed into DSP acc_33_reg_78855_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U229/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U229/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U229/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U229/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U229/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U409/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U409/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U409/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U409/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U409/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U409/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U409/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U409/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U409/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_95_reg_78810_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register tmp_95_reg_78810_reg is absorbed into DSP tmp_95_reg_78810_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U38/tmp_product is absorbed into DSP tmp_95_reg_78810_reg.
DSP Report: Generating DSP tmp_83_reg_78730_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_83_reg_78730_reg is absorbed into DSP tmp_83_reg_78730_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U32/tmp_product is absorbed into DSP tmp_83_reg_78730_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U221/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U221/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U221/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U221/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U221/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U221/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U221/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U401/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U401/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U401/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U401/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U401/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U401/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U401/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U401/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U401/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_79_reg_78700_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_79_reg_78700_reg is absorbed into DSP tmp_79_reg_78700_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U30/tmp_product is absorbed into DSP tmp_79_reg_78700_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U219/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U219/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U219/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U219/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U219/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U219/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U219/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U399/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U399/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U399/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U399/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U399/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U399/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U399/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U399/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U399/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_81_reg_78715_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_81_reg_78715_reg is absorbed into DSP tmp_81_reg_78715_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U31/tmp_product is absorbed into DSP tmp_81_reg_78715_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U220/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U220/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U220/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U220/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U220/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U220/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U220/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U400/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U400/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U400/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U400/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U400/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U400/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U400/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U400/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U400/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_6_reg_78590_reg, operation Mode is: (A*B)'.
DSP Report: register acc_6_reg_78590_reg is absorbed into DSP acc_6_reg_78590_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U23/tmp_product is absorbed into DSP acc_6_reg_78590_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U212/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U212/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U212/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U212/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U212/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U392/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U392/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U392/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U392/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U392/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U392/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U392/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U392/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U392/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_2_reg_78560_reg, operation Mode is: (A*B)'.
DSP Report: register acc_2_reg_78560_reg is absorbed into DSP acc_2_reg_78560_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U21/tmp_product is absorbed into DSP acc_2_reg_78560_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U210/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U210/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U210/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U210/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U210/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U390/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U390/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U390/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U390/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U390/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U390/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U390/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U390/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U390/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP acc_4_reg_78575_reg, operation Mode is: (A*B)'.
DSP Report: register acc_4_reg_78575_reg is absorbed into DSP acc_4_reg_78575_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U22/tmp_product is absorbed into DSP acc_4_reg_78575_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U211/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U211/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U211/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U211/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U211/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U391/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U391/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U391/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U391/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U391/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U391/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U391/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U391/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U391/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_43_reg_78450_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_43_reg_78450_reg is absorbed into DSP tmp_43_reg_78450_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U13/tmp_product is absorbed into DSP tmp_43_reg_78450_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U203/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U203/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U203/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U203/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U203/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U203/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U203/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U383/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U383/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U383/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U383/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U383/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U383/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U383/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U383/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U383/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_39_reg_78420_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_39_reg_78420_reg is absorbed into DSP tmp_39_reg_78420_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U11/tmp_product is absorbed into DSP tmp_39_reg_78420_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U201/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U201/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U201/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U201/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U201/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U201/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U201/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_41_reg_78435_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_41_reg_78435_reg is absorbed into DSP tmp_41_reg_78435_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U12/tmp_product is absorbed into DSP tmp_41_reg_78435_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U202/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U202/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U202/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U202/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U202/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U202/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U202/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U382/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U382/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U382/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U382/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U382/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U382/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U382/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U382/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U382/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_161_reg_79275_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_161_reg_79275_reg is absorbed into DSP tmp_161_reg_79275_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U69/tmp_product is absorbed into DSP tmp_161_reg_79275_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U436/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U436/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U436/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U436/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U436/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U436/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U436/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U436/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U436/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_159_reg_79260_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_159_reg_79260_reg is absorbed into DSP tmp_159_reg_79260_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U68/tmp_product is absorbed into DSP tmp_159_reg_79260_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U255/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U255/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U255/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U255/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U255/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U255/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U255/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U435/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U435/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U435/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U435/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U435/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U435/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U435/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U435/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U435/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP acc_329_reg_78545_reg, operation Mode is: (A*B)'.
DSP Report: register acc_329_reg_78545_reg is absorbed into DSP acc_329_reg_78545_reg.
DSP Report: operator mul_16s_4ns_20_1_1_U20/tmp_product is absorbed into DSP acc_329_reg_78545_reg.
DSP Report: Generating DSP mac_muladd_16s_4ns_20s_21_1_1_U209/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U209/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U209/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_4ns_20s_21_1_1_U209/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_4ns_20s_21_1_1_U209/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U389/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U389/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U389/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U389/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U389/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U389/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U389/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U389/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U389/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_37_reg_78405_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_37_reg_78405_reg is absorbed into DSP tmp_37_reg_78405_reg.
DSP Report: operator mul_16s_5ns_21_1_1_U10/tmp_product is absorbed into DSP tmp_37_reg_78405_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_21ns_21_1_1_U200/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register mac_muladd_16s_5ns_21ns_21_1_1_U200/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U200/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U200/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U200/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_5ns_21ns_21_1_1_U200/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_5ns_21ns_21_1_1_U200/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_4ns_21s_21_1_1_U380/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U380/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U380/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: register mac_muladd_16s_4ns_21s_21_1_1_U380/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U380/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U380/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U380/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_4ns_21s_21_1_1_U380/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_4ns_21s_21_1_1_U380/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mul_12s_5ns_17_1_1_U738/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_12s_5ns_17_1_1_U738/tmp_product is absorbed into DSP mul_12s_5ns_17_1_1_U738/tmp_product.
DSP Report: Generating DSP mul_12s_5ns_17_1_1_U735/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_12s_5ns_17_1_1_U735/tmp_product is absorbed into DSP mul_12s_5ns_17_1_1_U735/tmp_product.
DSP Report: Generating DSP mul_12s_5ns_17_1_1_U736/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_12s_5ns_17_1_1_U736/tmp_product is absorbed into DSP mul_12s_5ns_17_1_1_U736/tmp_product.
DSP Report: Generating DSP mul_12s_5ns_17_1_1_U737/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_12s_5ns_17_1_1_U737/tmp_product is absorbed into DSP mul_12s_5ns_17_1_1_U737/tmp_product.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_U0/ap_done_reg_reg)
WARNING: [Synth 8-3917] design model_test__GCB1 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port if_fifo_cap[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O175[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O175[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O175[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O177[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O177[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O177[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O179[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O179[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O179[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O181[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O181[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O181[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O183[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O183[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O183[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O185[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O185[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O185[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O187[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O187[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O187[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O189[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O189[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O189[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O191[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O191[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O191[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O193[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O193[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O193[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O195[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O195[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O195[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O197[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O197[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O197[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O199[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O199[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O199[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O201[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O201[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O201[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O203[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O203[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O203[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O205[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O205[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O205[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O207[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O207[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O207[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O209[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O209[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O209[0] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O211[2] driven by constant 0
WARNING: [Synth 8-3917] design model_test__GCB1 has port O211[1] driven by constant 1
WARNING: [Synth 8-3917] design model_test__GCB1 has port O211[0] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_U0/\zext_ln242_reg_4880_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_U0/ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:02:38 . Memory (MB): peak = 4250.363 ; gain = 1810.312 ; free physical = 117218 ; free virtual = 277205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                      | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B       | 16     | 6      | 21     | -      | 21     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B        | 16     | 5      | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 6      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'       | 16     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B2       | 16     | 6      | 21     | -      | 21     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B2      | 16     | 5      | 21     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_mul_12s_5ns_17_1_1                                                    | A*(B:0xd)    | 12     | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_test_mul_12s_5ns_17_1_1                                                    | A*(B:0xb)    | 12     | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_test_mul_12s_5ns_17_1_1                                                    | A*(B:0xd)    | 12     | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|model_test_mul_12s_5ns_17_1_1                                                    | A*(B:0xb)    | 12     | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:02:49 . Memory (MB): peak = 4250.363 ; gain = 1810.312 ; free physical = 117037 ; free virtual = 277097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_U0/agg_tmp_i13_i13_i13_i_i139_i_i_1_reg_24782_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_U0/agg_tmp_i13_i13_i13_i_i139_i_i_1_reg_24782_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_U0/agg_tmp2_i14_i14_i14_i_i140_i_i_1_reg_24792_reg[2] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:02:57 . Memory (MB): peak = 4278.266 ; gain = 1838.215 ; free physical = 116941 ; free virtual = 277021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:59 ; elapsed = 00:03:12 . Memory (MB): peak = 4396.781 ; gain = 1956.730 ; free physical = 116771 ; free virtual = 276907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:59 ; elapsed = 00:03:13 . Memory (MB): peak = 4396.781 ; gain = 1956.730 ; free physical = 116768 ; free virtual = 276905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:03:20 . Memory (MB): peak = 4396.781 ; gain = 1956.730 ; free physical = 116694 ; free virtual = 276831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:07 ; elapsed = 00:03:21 . Memory (MB): peak = 4396.781 ; gain = 1956.730 ; free physical = 116693 ; free virtual = 276830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:16 ; elapsed = 00:03:30 . Memory (MB): peak = 4396.781 ; gain = 1956.730 ; free physical = 116647 ; free virtual = 276784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:16 ; elapsed = 00:03:30 . Memory (MB): peak = 4396.781 ; gain = 1956.730 ; free physical = 116656 ; free virtual = 276793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 5      | 5          | 5      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|model_test_mul_12s_5ns_17_1_1                                                    | (A*B)'      | 30     | 4      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_mul_12s_5ns_17_1_1                                                    | (A*B)'      | 30     | 4      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_mul_12s_5ns_17_1_1                                                    | (A*B)'      | 30     | 4      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_mul_12s_5ns_17_1_1                                                    | (A*B)'      | 30     | 4      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | (A*B)'      | 30     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                 | C+A*B       | 30     | 4      | 48     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 4      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C+A*B'      | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB1 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | (C'+A*B')'  | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s__GB0 | C'+A*B'     | 30     | 5      | 48     | -      | 21     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
+---------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   665|
|3     |DSP48E2         |     4|
|4     |DSP_ALU         |   550|
|5     |DSP_A_B_DATA    |   550|
|6     |DSP_C_DATA      |   550|
|7     |DSP_MULTIPLIER  |   550|
|8     |DSP_M_DATA      |   550|
|9     |DSP_OUTPUT      |   550|
|10    |DSP_PREADD      |   550|
|11    |DSP_PREADD_DATA |   550|
|12    |LUT1            |   292|
|13    |LUT2            |  2784|
|14    |LUT3            |  4092|
|15    |LUT4            | 18550|
|16    |LUT5            | 14028|
|17    |LUT6            | 14320|
|18    |MUXF7           |  8778|
|19    |MUXF8           |  4352|
|20    |SRL16E          |   100|
|21    |FDRE            | 19931|
|22    |FDSE            |   644|
|23    |IBUF            | 19204|
|24    |OBUF            |    23|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                               |Module                                                                                                                                                                   |Cells  |
+------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                    |                                                                                                                                                                         | 112168|
|2     |  flatten_out_U                                                        |model_test_fifo_w12_d2_S_46                                                                                                                                              |     45|
|3     |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1048                                                                                                                                   |     36|
|4     |  flatten_out_24_U                                                     |model_test_fifo_w12_d2_S_14                                                                                                                                              |     45|
|5     |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1080                                                                                                                                   |     36|
|6     |  flatten_out_28_U                                                     |model_test_fifo_w12_d2_S_18                                                                                                                                              |     45|
|7     |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1076                                                                                                                                   |     36|
|8     |  flatten_out_32_U                                                     |model_test_fifo_w12_d2_S_23                                                                                                                                              |     45|
|9     |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1071                                                                                                                                   |     36|
|10    |  flatten_out_34_U                                                     |model_test_fifo_w12_d2_S_25                                                                                                                                              |     45|
|11    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1069                                                                                                                                   |     36|
|12    |  flatten_out_39_U                                                     |model_test_fifo_w12_d2_S_30                                                                                                                                              |     45|
|13    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1064                                                                                                                                   |     36|
|14    |  dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_U0     |model_test_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_19_8_5_3_0_config7_s                                                                                               |    943|
|15    |    mul_12s_5ns_17_1_1_U735                                            |model_test_mul_12s_5ns_17_1_1                                                                                                                                            |     31|
|16    |    mul_12s_5ns_17_1_1_U736                                            |model_test_mul_12s_5ns_17_1_1_1096                                                                                                                                       |      3|
|17    |    mul_12s_5ns_17_1_1_U737                                            |model_test_mul_12s_5ns_17_1_1_1097                                                                                                                                       |     84|
|18    |    mul_12s_5ns_17_1_1_U738                                            |model_test_mul_12s_5ns_17_1_1_1098                                                                                                                                       |      1|
|19    |  flatten_out_10_U                                                     |model_test_fifo_w12_d2_S                                                                                                                                                 |     51|
|20    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1095                                                                                                                                   |     41|
|21    |  flatten_out_11_U                                                     |model_test_fifo_w12_d2_S_0                                                                                                                                               |     46|
|22    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1094                                                                                                                                   |     36|
|23    |  flatten_out_12_U                                                     |model_test_fifo_w12_d2_S_1                                                                                                                                               |     56|
|24    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1093                                                                                                                                   |     46|
|25    |  flatten_out_13_U                                                     |model_test_fifo_w12_d2_S_2                                                                                                                                               |     64|
|26    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1092                                                                                                                                   |     55|
|27    |  flatten_out_14_U                                                     |model_test_fifo_w12_d2_S_3                                                                                                                                               |     47|
|28    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1091                                                                                                                                   |     36|
|29    |  flatten_out_15_U                                                     |model_test_fifo_w12_d2_S_4                                                                                                                                               |     76|
|30    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1090                                                                                                                                   |     67|
|31    |  flatten_out_16_U                                                     |model_test_fifo_w12_d2_S_5                                                                                                                                               |     55|
|32    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1089                                                                                                                                   |     45|
|33    |  flatten_out_17_U                                                     |model_test_fifo_w12_d2_S_6                                                                                                                                               |     63|
|34    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1088                                                                                                                                   |     52|
|35    |  flatten_out_18_U                                                     |model_test_fifo_w12_d2_S_7                                                                                                                                               |     54|
|36    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1087                                                                                                                                   |     44|
|37    |  flatten_out_19_U                                                     |model_test_fifo_w12_d2_S_8                                                                                                                                               |     59|
|38    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1086                                                                                                                                   |     45|
|39    |  flatten_out_1_U                                                      |model_test_fifo_w12_d2_S_9                                                                                                                                               |     64|
|40    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1085                                                                                                                                   |     54|
|41    |  flatten_out_20_U                                                     |model_test_fifo_w12_d2_S_10                                                                                                                                              |     42|
|42    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1084                                                                                                                                   |     33|
|43    |  flatten_out_21_U                                                     |model_test_fifo_w12_d2_S_11                                                                                                                                              |     64|
|44    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1083                                                                                                                                   |     53|
|45    |  flatten_out_22_U                                                     |model_test_fifo_w12_d2_S_12                                                                                                                                              |     69|
|46    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1082                                                                                                                                   |     59|
|47    |  flatten_out_23_U                                                     |model_test_fifo_w12_d2_S_13                                                                                                                                              |     61|
|48    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1081                                                                                                                                   |     51|
|49    |  flatten_out_25_U                                                     |model_test_fifo_w12_d2_S_15                                                                                                                                              |     57|
|50    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1079                                                                                                                                   |     45|
|51    |  flatten_out_26_U                                                     |model_test_fifo_w12_d2_S_16                                                                                                                                              |     58|
|52    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1078                                                                                                                                   |     47|
|53    |  flatten_out_27_U                                                     |model_test_fifo_w12_d2_S_17                                                                                                                                              |     73|
|54    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1077                                                                                                                                   |     63|
|55    |  flatten_out_29_U                                                     |model_test_fifo_w12_d2_S_19                                                                                                                                              |     60|
|56    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1075                                                                                                                                   |     49|
|57    |  flatten_out_2_U                                                      |model_test_fifo_w12_d2_S_20                                                                                                                                              |     42|
|58    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1074                                                                                                                                   |     33|
|59    |  flatten_out_30_U                                                     |model_test_fifo_w12_d2_S_21                                                                                                                                              |     33|
|60    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1073                                                                                                                                   |     22|
|61    |  flatten_out_31_U                                                     |model_test_fifo_w12_d2_S_22                                                                                                                                              |     53|
|62    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1072                                                                                                                                   |     43|
|63    |  flatten_out_33_U                                                     |model_test_fifo_w12_d2_S_24                                                                                                                                              |     62|
|64    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1070                                                                                                                                   |     51|
|65    |  flatten_out_35_U                                                     |model_test_fifo_w12_d2_S_26                                                                                                                                              |     62|
|66    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1068                                                                                                                                   |     53|
|67    |  flatten_out_36_U                                                     |model_test_fifo_w12_d2_S_27                                                                                                                                              |     57|
|68    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1067                                                                                                                                   |     46|
|69    |  flatten_out_37_U                                                     |model_test_fifo_w12_d2_S_28                                                                                                                                              |     65|
|70    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1066                                                                                                                                   |     55|
|71    |  flatten_out_38_U                                                     |model_test_fifo_w12_d2_S_29                                                                                                                                              |     56|
|72    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1065                                                                                                                                   |     45|
|73    |  flatten_out_3_U                                                      |model_test_fifo_w12_d2_S_31                                                                                                                                              |     66|
|74    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1063                                                                                                                                   |     57|
|75    |  flatten_out_40_U                                                     |model_test_fifo_w12_d2_S_32                                                                                                                                              |     55|
|76    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1062                                                                                                                                   |     45|
|77    |  flatten_out_41_U                                                     |model_test_fifo_w12_d2_S_33                                                                                                                                              |     75|
|78    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1061                                                                                                                                   |     65|
|79    |  flatten_out_42_U                                                     |model_test_fifo_w12_d2_S_34                                                                                                                                              |     44|
|80    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1060                                                                                                                                   |     34|
|81    |  flatten_out_43_U                                                     |model_test_fifo_w12_d2_S_35                                                                                                                                              |     62|
|82    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1059                                                                                                                                   |     52|
|83    |  flatten_out_44_U                                                     |model_test_fifo_w12_d2_S_36                                                                                                                                              |     59|
|84    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1058                                                                                                                                   |     49|
|85    |  flatten_out_45_U                                                     |model_test_fifo_w12_d2_S_37                                                                                                                                              |     75|
|86    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1057                                                                                                                                   |     64|
|87    |  flatten_out_46_U                                                     |model_test_fifo_w12_d2_S_38                                                                                                                                              |     59|
|88    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1056                                                                                                                                   |     49|
|89    |  flatten_out_47_U                                                     |model_test_fifo_w12_d2_S_39                                                                                                                                              |     59|
|90    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1055                                                                                                                                   |     49|
|91    |  flatten_out_4_U                                                      |model_test_fifo_w12_d2_S_40                                                                                                                                              |     40|
|92    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1054                                                                                                                                   |     30|
|93    |  flatten_out_5_U                                                      |model_test_fifo_w12_d2_S_41                                                                                                                                              |     76|
|94    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1053                                                                                                                                   |     67|
|95    |  flatten_out_6_U                                                      |model_test_fifo_w12_d2_S_42                                                                                                                                              |     67|
|96    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1052                                                                                                                                   |     57|
|97    |  flatten_out_7_U                                                      |model_test_fifo_w12_d2_S_43                                                                                                                                              |     49|
|98    |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1051                                                                                                                                   |     39|
|99    |  flatten_out_8_U                                                      |model_test_fifo_w12_d2_S_44                                                                                                                                              |     63|
|100   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1050                                                                                                                                   |     53|
|101   |  flatten_out_9_U                                                      |model_test_fifo_w12_d2_S_45                                                                                                                                              |     47|
|102   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1049                                                                                                                                   |     36|
|103   |  sparse_arr_feat_act1_out_10_U                                        |model_test_fifo_w15_d2_S                                                                                                                                                 |    101|
|104   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1047                                                                                                                                   |     91|
|105   |  sparse_arr_feat_act1_out_11_U                                        |model_test_fifo_w15_d2_S_47                                                                                                                                              |     96|
|106   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1046                                                                                                                                   |     84|
|107   |  sparse_arr_feat_act1_out_12_U                                        |model_test_fifo_w15_d2_S_48                                                                                                                                              |    101|
|108   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1045                                                                                                                                   |     91|
|109   |  sparse_arr_feat_act1_out_13_U                                        |model_test_fifo_w15_d2_S_49                                                                                                                                              |    101|
|110   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1044                                                                                                                                   |     90|
|111   |  sparse_arr_feat_act1_out_14_U                                        |model_test_fifo_w15_d2_S_50                                                                                                                                              |     98|
|112   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1043                                                                                                                                   |     87|
|113   |  sparse_arr_feat_act1_out_15_U                                        |model_test_fifo_w15_d2_S_51                                                                                                                                              |    106|
|114   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1042                                                                                                                                   |     95|
|115   |  sparse_arr_feat_act1_out_16_U                                        |model_test_fifo_w15_d2_S_52                                                                                                                                              |     85|
|116   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1041                                                                                                                                   |     75|
|117   |  sparse_arr_feat_act1_out_17_U                                        |model_test_fifo_w15_d2_S_53                                                                                                                                              |     84|
|118   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1040                                                                                                                                   |     75|
|119   |  sparse_arr_feat_act1_out_18_U                                        |model_test_fifo_w15_d2_S_54                                                                                                                                              |     85|
|120   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1039                                                                                                                                   |     75|
|121   |  sparse_arr_feat_act1_out_19_U                                        |model_test_fifo_w15_d2_S_55                                                                                                                                              |     86|
|122   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1038                                                                                                                                   |     75|
|123   |  sparse_arr_feat_act1_out_1_U                                         |model_test_fifo_w15_d2_S_56                                                                                                                                              |     58|
|124   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1037                                                                                                                                   |     46|
|125   |  sparse_arr_feat_act1_out_2_U                                         |model_test_fifo_w15_d2_S_57                                                                                                                                              |    133|
|126   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1036                                                                                                                                   |    122|
|127   |  sparse_arr_feat_act1_out_3_U                                         |model_test_fifo_w15_d2_S_58                                                                                                                                              |    135|
|128   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1035                                                                                                                                   |    122|
|129   |  sparse_arr_feat_act1_out_4_U                                         |model_test_fifo_w15_d2_S_59                                                                                                                                              |     87|
|130   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1034                                                                                                                                   |     77|
|131   |  sparse_arr_feat_act1_out_5_U                                         |model_test_fifo_w15_d2_S_60                                                                                                                                              |     89|
|132   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1033                                                                                                                                   |     77|
|133   |  sparse_arr_feat_act1_out_6_U                                         |model_test_fifo_w15_d2_S_61                                                                                                                                              |     88|
|134   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1032                                                                                                                                   |     78|
|135   |  sparse_arr_feat_act1_out_7_U                                         |model_test_fifo_w15_d2_S_62                                                                                                                                              |     89|
|136   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1031                                                                                                                                   |     78|
|137   |  sparse_arr_feat_act1_out_8_U                                         |model_test_fifo_w15_d2_S_63                                                                                                                                              |    104|
|138   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1030                                                                                                                                   |     94|
|139   |  sparse_arr_feat_act1_out_9_U                                         |model_test_fifo_w15_d2_S_64                                                                                                                                              |    105|
|140   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg_1029                                                                                                                                   |     94|
|141   |  sparse_arr_feat_act1_out_U                                           |model_test_fifo_w15_d2_S_65                                                                                                                                              |     55|
|142   |    U_model_test_fifo_w15_d2_S_ShiftReg                                |model_test_fifo_w15_d2_S_ShiftReg                                                                                                                                        |     45|
|143   |  sparse_arr_feat_conv1_out_10_U                                       |model_test_fifo_w16_d2_S                                                                                                                                                 |     89|
|144   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1028                                                                                                                                   |     79|
|145   |  sparse_arr_feat_conv1_out_11_U                                       |model_test_fifo_w16_d2_S_66                                                                                                                                              |     91|
|146   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1027                                                                                                                                   |     79|
|147   |  sparse_arr_feat_conv1_out_12_U                                       |model_test_fifo_w16_d2_S_67                                                                                                                                              |     88|
|148   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1026                                                                                                                                   |     79|
|149   |  sparse_arr_feat_conv1_out_13_U                                       |model_test_fifo_w16_d2_S_68                                                                                                                                              |     89|
|150   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1025                                                                                                                                   |     79|
|151   |  sparse_arr_feat_conv1_out_14_U                                       |model_test_fifo_w16_d2_S_69                                                                                                                                              |     88|
|152   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1024                                                                                                                                   |     79|
|153   |  sparse_arr_feat_conv1_out_15_U                                       |model_test_fifo_w16_d2_S_70                                                                                                                                              |     89|
|154   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1023                                                                                                                                   |     79|
|155   |  sparse_arr_feat_conv1_out_16_U                                       |model_test_fifo_w16_d2_S_71                                                                                                                                              |     92|
|156   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1022                                                                                                                                   |     79|
|157   |  sparse_arr_feat_conv1_out_17_U                                       |model_test_fifo_w16_d2_S_72                                                                                                                                              |     88|
|158   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1021                                                                                                                                   |     79|
|159   |  sparse_arr_feat_conv1_out_18_U                                       |model_test_fifo_w16_d2_S_73                                                                                                                                              |     89|
|160   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1020                                                                                                                                   |     79|
|161   |  sparse_arr_feat_conv1_out_19_U                                       |model_test_fifo_w16_d2_S_74                                                                                                                                              |     89|
|162   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1019                                                                                                                                   |     79|
|163   |  sparse_arr_feat_conv1_out_1_U                                        |model_test_fifo_w16_d2_S_75                                                                                                                                              |     91|
|164   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1018                                                                                                                                   |     79|
|165   |  sparse_arr_feat_conv1_out_2_U                                        |model_test_fifo_w16_d2_S_76                                                                                                                                              |    111|
|166   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1017                                                                                                                                   |     79|
|167   |  sparse_arr_feat_conv1_out_3_U                                        |model_test_fifo_w16_d2_S_77                                                                                                                                              |     92|
|168   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1016                                                                                                                                   |     79|
|169   |  sparse_arr_feat_conv1_out_4_U                                        |model_test_fifo_w16_d2_S_78                                                                                                                                              |     89|
|170   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1015                                                                                                                                   |     79|
|171   |  sparse_arr_feat_conv1_out_5_U                                        |model_test_fifo_w16_d2_S_79                                                                                                                                              |     89|
|172   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1014                                                                                                                                   |     79|
|173   |  sparse_arr_feat_conv1_out_6_U                                        |model_test_fifo_w16_d2_S_80                                                                                                                                              |     88|
|174   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1013                                                                                                                                   |     79|
|175   |  sparse_arr_feat_conv1_out_7_U                                        |model_test_fifo_w16_d2_S_81                                                                                                                                              |     89|
|176   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1012                                                                                                                                   |     79|
|177   |  sparse_arr_feat_conv1_out_8_U                                        |model_test_fifo_w16_d2_S_82                                                                                                                                              |    138|
|178   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1011                                                                                                                                   |     79|
|179   |  sparse_arr_feat_conv1_out_9_U                                        |model_test_fifo_w16_d2_S_83                                                                                                                                              |     88|
|180   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1010                                                                                                                                   |     79|
|181   |  sparse_arr_feat_conv1_out_U                                          |model_test_fifo_w16_d2_S_84                                                                                                                                              |     90|
|182   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_1009                                                                                                                                   |     79|
|183   |  sparse_arr_feat_pool1_out_10_U                                       |model_test_fifo_w12_d2_S_85                                                                                                                                              |     82|
|184   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1008                                                                                                                                   |     72|
|185   |  sparse_arr_feat_pool1_out_11_U                                       |model_test_fifo_w12_d2_S_86                                                                                                                                              |    125|
|186   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1007                                                                                                                                   |    113|
|187   |  sparse_arr_feat_pool1_out_12_U                                       |model_test_fifo_w12_d2_S_87                                                                                                                                              |    300|
|188   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1006                                                                                                                                   |    290|
|189   |  sparse_arr_feat_pool1_out_13_U                                       |model_test_fifo_w12_d2_S_88                                                                                                                                              |    204|
|190   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1005                                                                                                                                   |    193|
|191   |  sparse_arr_feat_pool1_out_14_U                                       |model_test_fifo_w12_d2_S_89                                                                                                                                              |    292|
|192   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1004                                                                                                                                   |    278|
|193   |  sparse_arr_feat_pool1_out_15_U                                       |model_test_fifo_w12_d2_S_90                                                                                                                                              |    302|
|194   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1003                                                                                                                                   |    287|
|195   |  sparse_arr_feat_pool1_out_16_U                                       |model_test_fifo_w12_d2_S_91                                                                                                                                              |    228|
|196   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1002                                                                                                                                   |    219|
|197   |  sparse_arr_feat_pool1_out_17_U                                       |model_test_fifo_w12_d2_S_92                                                                                                                                              |    229|
|198   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_1001                                                                                                                                   |    217|
|199   |  sparse_arr_feat_pool1_out_18_U                                       |model_test_fifo_w11_d2_S                                                                                                                                                 |    189|
|200   |    U_model_test_fifo_w11_d2_S_ShiftReg                                |model_test_fifo_w11_d2_S_ShiftReg_1000                                                                                                                                   |    180|
|201   |  sparse_arr_feat_pool1_out_19_U                                       |model_test_fifo_w11_d2_S_93                                                                                                                                              |    178|
|202   |    U_model_test_fifo_w11_d2_S_ShiftReg                                |model_test_fifo_w11_d2_S_ShiftReg                                                                                                                                        |    167|
|203   |  sparse_arr_feat_pool1_out_1_U                                        |model_test_fifo_w12_d2_S_94                                                                                                                                              |     54|
|204   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_999                                                                                                                                    |     42|
|205   |  sparse_arr_feat_pool1_out_2_U                                        |model_test_fifo_w12_d2_S_95                                                                                                                                              |    316|
|206   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_998                                                                                                                                    |    306|
|207   |  sparse_arr_feat_pool1_out_3_U                                        |model_test_fifo_w12_d2_S_96                                                                                                                                              |    336|
|208   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_997                                                                                                                                    |    324|
|209   |  sparse_arr_feat_pool1_out_4_U                                        |model_test_fifo_w12_d2_S_97                                                                                                                                              |     50|
|210   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_996                                                                                                                                    |     40|
|211   |  sparse_arr_feat_pool1_out_5_U                                        |model_test_fifo_w12_d2_S_98                                                                                                                                              |    124|
|212   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_995                                                                                                                                    |    114|
|213   |  sparse_arr_feat_pool1_out_6_U                                        |model_test_fifo_w12_d2_S_99                                                                                                                                              |    278|
|214   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_994                                                                                                                                    |    267|
|215   |  sparse_arr_feat_pool1_out_7_U                                        |model_test_fifo_w12_d2_S_100                                                                                                                                             |    102|
|216   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_993                                                                                                                                    |     91|
|217   |  sparse_arr_feat_pool1_out_8_U                                        |model_test_fifo_w12_d2_S_101                                                                                                                                             |    310|
|218   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_992                                                                                                                                    |    297|
|219   |  sparse_arr_feat_pool1_out_9_U                                        |model_test_fifo_w12_d2_S_102                                                                                                                                             |    326|
|220   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg_991                                                                                                                                    |    315|
|221   |  sparse_arr_feat_pool1_out_U                                          |model_test_fifo_w12_d2_S_103                                                                                                                                             |     62|
|222   |    U_model_test_fifo_w12_d2_S_ShiftReg                                |model_test_fifo_w12_d2_S_ShiftReg                                                                                                                                        |     52|
|223   |  sparse_arr_feat_reduce_out_10_U                                      |model_test_fifo_w16_d2_S_104                                                                                                                                             |    106|
|224   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_990                                                                                                                                    |     97|
|225   |  sparse_arr_feat_reduce_out_11_U                                      |model_test_fifo_w16_d2_S_105                                                                                                                                             |    139|
|226   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_989                                                                                                                                    |    127|
|227   |  sparse_arr_feat_reduce_out_12_U                                      |model_test_fifo_w16_d2_S_106                                                                                                                                             |     58|
|228   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_988                                                                                                                                    |     49|
|229   |  sparse_arr_feat_reduce_out_13_U                                      |model_test_fifo_w16_d2_S_107                                                                                                                                             |    106|
|230   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_987                                                                                                                                    |     97|
|231   |  sparse_arr_feat_reduce_out_14_U                                      |model_test_fifo_w16_d2_S_108                                                                                                                                             |    136|
|232   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_986                                                                                                                                    |    127|
|233   |  sparse_arr_feat_reduce_out_15_U                                      |model_test_fifo_w16_d2_S_109                                                                                                                                             |     59|
|234   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_985                                                                                                                                    |     49|
|235   |  sparse_arr_feat_reduce_out_16_U                                      |model_test_fifo_w16_d2_S_110                                                                                                                                             |    110|
|236   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_984                                                                                                                                    |     97|
|237   |  sparse_arr_feat_reduce_out_17_U                                      |model_test_fifo_w16_d2_S_111                                                                                                                                             |    136|
|238   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_983                                                                                                                                    |    127|
|239   |  sparse_arr_feat_reduce_out_18_U                                      |model_test_fifo_w16_d2_S_112                                                                                                                                             |     58|
|240   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_982                                                                                                                                    |     49|
|241   |  sparse_arr_feat_reduce_out_19_U                                      |model_test_fifo_w16_d2_S_113                                                                                                                                             |    108|
|242   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_981                                                                                                                                    |     97|
|243   |  sparse_arr_feat_reduce_out_1_U                                       |model_test_fifo_w16_d2_S_114                                                                                                                                             |    106|
|244   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_980                                                                                                                                    |     97|
|245   |  sparse_arr_feat_reduce_out_20_U                                      |model_test_fifo_w16_d2_S_115                                                                                                                                             |    137|
|246   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_979                                                                                                                                    |    127|
|247   |  sparse_arr_feat_reduce_out_21_U                                      |model_test_fifo_w16_d2_S_116                                                                                                                                             |     58|
|248   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_978                                                                                                                                    |     49|
|249   |  sparse_arr_feat_reduce_out_22_U                                      |model_test_fifo_w16_d2_S_117                                                                                                                                             |    107|
|250   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_977                                                                                                                                    |     97|
|251   |  sparse_arr_feat_reduce_out_23_U                                      |model_test_fifo_w16_d2_S_118                                                                                                                                             |    137|
|252   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_976                                                                                                                                    |    127|
|253   |  sparse_arr_feat_reduce_out_24_U                                      |model_test_fifo_w16_d2_S_119                                                                                                                                             |     58|
|254   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_975                                                                                                                                    |     49|
|255   |  sparse_arr_feat_reduce_out_25_U                                      |model_test_fifo_w16_d2_S_120                                                                                                                                             |    106|
|256   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_974                                                                                                                                    |     97|
|257   |  sparse_arr_feat_reduce_out_26_U                                      |model_test_fifo_w16_d2_S_121                                                                                                                                             |    137|
|258   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_973                                                                                                                                    |    127|
|259   |  sparse_arr_feat_reduce_out_27_U                                      |model_test_fifo_w16_d2_S_122                                                                                                                                             |     61|
|260   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_972                                                                                                                                    |     49|
|261   |  sparse_arr_feat_reduce_out_28_U                                      |model_test_fifo_w16_d2_S_123                                                                                                                                             |    106|
|262   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_971                                                                                                                                    |     97|
|263   |  sparse_arr_feat_reduce_out_29_U                                      |model_test_fifo_w16_d2_S_124                                                                                                                                             |    136|
|264   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_970                                                                                                                                    |    127|
|265   |  sparse_arr_feat_reduce_out_2_U                                       |model_test_fifo_w16_d2_S_125                                                                                                                                             |    137|
|266   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_969                                                                                                                                    |    128|
|267   |  sparse_arr_feat_reduce_out_3_U                                       |model_test_fifo_w16_d2_S_126                                                                                                                                             |     62|
|268   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_968                                                                                                                                    |     49|
|269   |  sparse_arr_feat_reduce_out_4_U                                       |model_test_fifo_w16_d2_S_127                                                                                                                                             |    106|
|270   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_967                                                                                                                                    |     97|
|271   |  sparse_arr_feat_reduce_out_5_U                                       |model_test_fifo_w16_d2_S_128                                                                                                                                             |    136|
|272   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_966                                                                                                                                    |    127|
|273   |  sparse_arr_feat_reduce_out_6_U                                       |model_test_fifo_w16_d2_S_129                                                                                                                                             |     58|
|274   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_965                                                                                                                                    |     49|
|275   |  sparse_arr_feat_reduce_out_7_U                                       |model_test_fifo_w16_d2_S_130                                                                                                                                             |    107|
|276   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_964                                                                                                                                    |     97|
|277   |  sparse_arr_feat_reduce_out_8_U                                       |model_test_fifo_w16_d2_S_131                                                                                                                                             |    137|
|278   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_963                                                                                                                                    |    127|
|279   |  sparse_arr_feat_reduce_out_9_U                                       |model_test_fifo_w16_d2_S_132                                                                                                                                             |     58|
|280   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg_962                                                                                                                                    |     49|
|281   |  sparse_arr_feat_reduce_out_U                                         |model_test_fifo_w16_d2_S_133                                                                                                                                             |     58|
|282   |    U_model_test_fifo_w16_d2_S_ShiftReg                                |model_test_fifo_w16_d2_S_ShiftReg                                                                                                                                        |     49|
|283   |  sparse_arr_hash_pool1_out_10_U                                       |model_test_fifo_w4_d2_S                                                                                                                                                  |     60|
|284   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_961                                                                                                                                     |     50|
|285   |  sparse_arr_hash_pool1_out_11_U                                       |model_test_fifo_w4_d2_S_134                                                                                                                                              |     49|
|286   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_960                                                                                                                                     |     40|
|287   |  sparse_arr_hash_pool1_out_12_U                                       |model_test_fifo_w4_d2_S_135                                                                                                                                              |     32|
|288   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_959                                                                                                                                     |     23|
|289   |  sparse_arr_hash_pool1_out_13_U                                       |model_test_fifo_w4_d2_S_136                                                                                                                                              |     89|
|290   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_958                                                                                                                                     |     76|
|291   |  sparse_arr_hash_pool1_out_14_U                                       |model_test_fifo_w4_d2_S_137                                                                                                                                              |     22|
|292   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_957                                                                                                                                     |     13|
|293   |  sparse_arr_hash_pool1_out_15_U                                       |model_test_fifo_w4_d2_S_138                                                                                                                                              |     19|
|294   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_956                                                                                                                                     |      9|
|295   |  sparse_arr_hash_pool1_out_16_U                                       |model_test_fifo_w4_d2_S_139                                                                                                                                              |     73|
|296   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_955                                                                                                                                     |     64|
|297   |  sparse_arr_hash_pool1_out_17_U                                       |model_test_fifo_w4_d2_S_140                                                                                                                                              |     55|
|298   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_954                                                                                                                                     |     44|
|299   |  sparse_arr_hash_pool1_out_18_U                                       |model_test_fifo_w4_d2_S_141                                                                                                                                              |     26|
|300   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_953                                                                                                                                     |     15|
|301   |  sparse_arr_hash_pool1_out_19_U                                       |model_test_fifo_w4_d2_S_142                                                                                                                                              |    156|
|302   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_952                                                                                                                                     |    146|
|303   |  sparse_arr_hash_pool1_out_1_U                                        |model_test_fifo_w4_d2_S_143                                                                                                                                              |     34|
|304   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_951                                                                                                                                     |     24|
|305   |  sparse_arr_hash_pool1_out_2_U                                        |model_test_fifo_w4_d2_S_144                                                                                                                                              |     23|
|306   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_950                                                                                                                                     |     13|
|307   |  sparse_arr_hash_pool1_out_3_U                                        |model_test_fifo_w4_d2_S_145                                                                                                                                              |     20|
|308   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_949                                                                                                                                     |      9|
|309   |  sparse_arr_hash_pool1_out_4_U                                        |model_test_fifo_w4_d2_S_146                                                                                                                                              |     73|
|310   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_948                                                                                                                                     |     63|
|311   |  sparse_arr_hash_pool1_out_5_U                                        |model_test_fifo_w4_d2_S_147                                                                                                                                              |     60|
|312   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_947                                                                                                                                     |     49|
|313   |  sparse_arr_hash_pool1_out_6_U                                        |model_test_fifo_w4_d2_S_148                                                                                                                                              |     47|
|314   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_946                                                                                                                                     |     38|
|315   |  sparse_arr_hash_pool1_out_7_U                                        |model_test_fifo_w4_d2_S_149                                                                                                                                              |     68|
|316   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_945                                                                                                                                     |     57|
|317   |  sparse_arr_hash_pool1_out_8_U                                        |model_test_fifo_w4_d2_S_150                                                                                                                                              |     22|
|318   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_944                                                                                                                                     |     13|
|319   |  sparse_arr_hash_pool1_out_9_U                                        |model_test_fifo_w4_d2_S_151                                                                                                                                              |     18|
|320   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg_943                                                                                                                                     |      9|
|321   |  sparse_arr_hash_pool1_out_U                                          |model_test_fifo_w4_d2_S_152                                                                                                                                              |     26|
|322   |    U_model_test_fifo_w4_d2_S_ShiftReg                                 |model_test_fifo_w4_d2_S_ShiftReg                                                                                                                                         |     17|
|323   |  sparse_arr_hash_reduce_out_10_c29_channel_U                          |model_test_fifo_w5_d2_S                                                                                                                                                  |     99|
|324   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_942                                                                                                                                     |     89|
|325   |  sparse_arr_hash_reduce_out_10_c_U                                    |model_test_fifo_w5_d3_S                                                                                                                                                  |     24|
|326   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_941                                                                                                                                     |     12|
|327   |  sparse_arr_hash_reduce_out_11_c30_channel_U                          |model_test_fifo_w5_d2_S_153                                                                                                                                              |    107|
|328   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_940                                                                                                                                     |     97|
|329   |  sparse_arr_hash_reduce_out_11_c_U                                    |model_test_fifo_w5_d3_S_154                                                                                                                                              |     24|
|330   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_939                                                                                                                                     |     12|
|331   |  sparse_arr_hash_reduce_out_12_c31_channel_U                          |model_test_fifo_w5_d2_S_155                                                                                                                                              |    100|
|332   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_938                                                                                                                                     |     91|
|333   |  sparse_arr_hash_reduce_out_12_c_U                                    |model_test_fifo_w5_d3_S_156                                                                                                                                              |     26|
|334   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_937                                                                                                                                     |     12|
|335   |  sparse_arr_hash_reduce_out_13_c32_channel_U                          |model_test_fifo_w5_d2_S_157                                                                                                                                              |    111|
|336   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_936                                                                                                                                     |    100|
|337   |  sparse_arr_hash_reduce_out_13_c_U                                    |model_test_fifo_w5_d3_S_158                                                                                                                                              |     24|
|338   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_935                                                                                                                                     |     12|
|339   |  sparse_arr_hash_reduce_out_14_c33_channel_U                          |model_test_fifo_w5_d2_S_159                                                                                                                                              |    102|
|340   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_934                                                                                                                                     |     93|
|341   |  sparse_arr_hash_reduce_out_14_c_U                                    |model_test_fifo_w5_d3_S_160                                                                                                                                              |     24|
|342   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_933                                                                                                                                     |     12|
|343   |  sparse_arr_hash_reduce_out_15_c34_channel_U                          |model_test_fifo_w5_d2_S_161                                                                                                                                              |    113|
|344   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_932                                                                                                                                     |    102|
|345   |  sparse_arr_hash_reduce_out_15_c_U                                    |model_test_fifo_w5_d3_S_162                                                                                                                                              |     25|
|346   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_931                                                                                                                                     |     12|
|347   |  sparse_arr_hash_reduce_out_16_c35_channel_U                          |model_test_fifo_w5_d2_S_163                                                                                                                                              |    104|
|348   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_930                                                                                                                                     |     95|
|349   |  sparse_arr_hash_reduce_out_16_c_U                                    |model_test_fifo_w5_d3_S_164                                                                                                                                              |     25|
|350   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_929                                                                                                                                     |     12|
|351   |  sparse_arr_hash_reduce_out_17_c36_channel_U                          |model_test_fifo_w5_d2_S_165                                                                                                                                              |    113|
|352   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_928                                                                                                                                     |    104|
|353   |  sparse_arr_hash_reduce_out_17_c_U                                    |model_test_fifo_w5_d3_S_166                                                                                                                                              |     25|
|354   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_927                                                                                                                                     |     12|
|355   |  sparse_arr_hash_reduce_out_18_c37_channel_U                          |model_test_fifo_w5_d2_S_167                                                                                                                                              |    109|
|356   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_926                                                                                                                                     |     97|
|357   |  sparse_arr_hash_reduce_out_18_c_U                                    |model_test_fifo_w5_d3_S_168                                                                                                                                              |     24|
|358   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_925                                                                                                                                     |     12|
|359   |  sparse_arr_hash_reduce_out_19_c38_channel_U                          |model_test_fifo_w5_d2_S_169                                                                                                                                              |    116|
|360   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_924                                                                                                                                     |    106|
|361   |  sparse_arr_hash_reduce_out_19_c_U                                    |model_test_fifo_w5_d3_S_170                                                                                                                                              |     24|
|362   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_923                                                                                                                                     |     12|
|363   |  sparse_arr_hash_reduce_out_1_c20_channel_U                           |model_test_fifo_w5_d2_S_171                                                                                                                                              |     97|
|364   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_922                                                                                                                                     |     88|
|365   |  sparse_arr_hash_reduce_out_1_c_U                                     |model_test_fifo_w5_d3_S_172                                                                                                                                              |     25|
|366   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_921                                                                                                                                     |     12|
|367   |  sparse_arr_hash_reduce_out_2_c21_channel_U                           |model_test_fifo_w5_d2_S_173                                                                                                                                              |    100|
|368   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_920                                                                                                                                     |     90|
|369   |  sparse_arr_hash_reduce_out_2_c_U                                     |model_test_fifo_w5_d3_S_174                                                                                                                                              |     28|
|370   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_919                                                                                                                                     |     16|
|371   |  sparse_arr_hash_reduce_out_3_c22_channel_U                           |model_test_fifo_w5_d2_S_175                                                                                                                                              |    108|
|372   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_918                                                                                                                                     |     99|
|373   |  sparse_arr_hash_reduce_out_3_c_U                                     |model_test_fifo_w5_d3_S_176                                                                                                                                              |     28|
|374   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_917                                                                                                                                     |     16|
|375   |  sparse_arr_hash_reduce_out_4_c23_channel_U                           |model_test_fifo_w5_d2_S_177                                                                                                                                              |    103|
|376   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_916                                                                                                                                     |     91|
|377   |  sparse_arr_hash_reduce_out_4_c_U                                     |model_test_fifo_w5_d3_S_178                                                                                                                                              |     32|
|378   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_915                                                                                                                                     |     16|
|379   |  sparse_arr_hash_reduce_out_5_c24_channel_U                           |model_test_fifo_w5_d2_S_179                                                                                                                                              |    111|
|380   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_914                                                                                                                                     |    101|
|381   |  sparse_arr_hash_reduce_out_5_c_U                                     |model_test_fifo_w5_d3_S_180                                                                                                                                              |     29|
|382   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_913                                                                                                                                     |     16|
|383   |  sparse_arr_hash_reduce_out_6_c25_channel_U                           |model_test_fifo_w5_d2_S_181                                                                                                                                              |    103|
|384   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_912                                                                                                                                     |     94|
|385   |  sparse_arr_hash_reduce_out_6_c_U                                     |model_test_fifo_w5_d3_S_182                                                                                                                                              |     24|
|386   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_911                                                                                                                                     |     12|
|387   |  sparse_arr_hash_reduce_out_7_c26_channel_U                           |model_test_fifo_w5_d2_S_183                                                                                                                                              |    112|
|388   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_910                                                                                                                                     |    102|
|389   |  sparse_arr_hash_reduce_out_7_c_U                                     |model_test_fifo_w5_d3_S_184                                                                                                                                              |     24|
|390   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_909                                                                                                                                     |     12|
|391   |  sparse_arr_hash_reduce_out_8_c27_channel_U                           |model_test_fifo_w5_d2_S_185                                                                                                                                              |    100|
|392   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_908                                                                                                                                     |     90|
|393   |  sparse_arr_hash_reduce_out_8_c_U                                     |model_test_fifo_w5_d3_S_186                                                                                                                                              |     24|
|394   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_907                                                                                                                                     |     12|
|395   |  sparse_arr_hash_reduce_out_9_c28_channel_U                           |model_test_fifo_w5_d2_S_187                                                                                                                                              |    108|
|396   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg_906                                                                                                                                     |     99|
|397   |  sparse_arr_hash_reduce_out_9_c_U                                     |model_test_fifo_w5_d3_S_188                                                                                                                                              |     24|
|398   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg_905                                                                                                                                     |     12|
|399   |  sparse_arr_hash_reduce_out_c19_channel_U                             |model_test_fifo_w5_d2_S_189                                                                                                                                              |     89|
|400   |    U_model_test_fifo_w5_d2_S_ShiftReg                                 |model_test_fifo_w5_d2_S_ShiftReg                                                                                                                                         |     79|
|401   |  sparse_arr_hash_reduce_out_c_U                                       |model_test_fifo_w5_d3_S_190                                                                                                                                              |     24|
|402   |    U_model_test_fifo_w5_d3_S_ShiftReg                                 |model_test_fifo_w5_d3_S_ShiftReg                                                                                                                                         |     12|
|403   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0    |model_test_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_s                                                                                              |  13131|
|404   |    tmp_45_reg_78465_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__61                                                                      |      8|
|405   |    tmp_49_reg_78495_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__85                                                                      |      8|
|406   |    tmp_47_reg_78480_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__10                                                                      |      8|
|407   |    tmp_51_reg_78510_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__58                                                                      |      8|
|408   |    tmp_53_reg_78525_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__86                                                                      |      8|
|409   |    tmp_55_reg_78530_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__25                                                                      |      8|
|410   |    acc_8_reg_78605_reg                                                |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__22                                                                      |      8|
|411   |    acc_12_reg_78635_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__9                                                                       |      8|
|412   |    acc_10_reg_78620_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__122                                                                     |      8|
|413   |    acc_14_reg_78650_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__73                                                                      |      8|
|414   |    acc_16_reg_78665_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__63                                                                      |      8|
|415   |    tmp_77_reg_78685_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__31                                                                      |      8|
|416   |    tmp_85_reg_78745_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__20                                                                      |      8|
|417   |    tmp_89_reg_78775_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__47                                                                      |      8|
|418   |    tmp_87_reg_78760_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__67                                                                      |      8|
|419   |    tmp_91_reg_78790_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__40                                                                      |      8|
|420   |    tmp_93_reg_78805_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__64                                                                      |      8|
|421   |    acc_29_reg_78825_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__91                                                                      |      8|
|422   |    acc_37_reg_78885_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__26                                                                      |      8|
|423   |    acc_41_reg_78915_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__14                                                                      |      8|
|424   |    acc_39_reg_78900_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__75                                                                      |      8|
|425   |    acc_43_reg_78930_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__6                                                                       |      8|
|426   |    acc_45_reg_78945_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__121                                                                     |      8|
|427   |    tmp_117_reg_78965_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__44                                                                      |      8|
|428   |    tmp_125_reg_79025_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__27                                                                      |      8|
|429   |    tmp_129_reg_79055_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__117                                                                     |      8|
|430   |    tmp_127_reg_79040_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__79                                                                      |      8|
|431   |    tmp_131_reg_79070_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__1                                                                       |      8|
|432   |    tmp_133_reg_79085_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__92                                                                      |      8|
|433   |    acc_58_reg_79105_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__116                                                                     |      8|
|434   |    acc_66_reg_79165_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__24                                                                      |      8|
|435   |    acc_70_reg_79195_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__11                                                                      |      8|
|436   |    acc_68_reg_79180_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__49                                                                      |      8|
|437   |    acc_72_reg_79210_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__2                                                                       |      8|
|438   |    acc_74_reg_79225_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__112                                                                     |      8|
|439   |    tmp_157_reg_79245_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__37                                                                      |      8|
|440   |    tmp_165_reg_79305_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__93                                                                      |      8|
|441   |    tmp_169_reg_79335_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__55                                                                      |      8|
|442   |    tmp_167_reg_79320_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__18                                                                      |      8|
|443   |    tmp_163_reg_79290_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__78                                                                      |      8|
|444   |    tmp_171_reg_79350_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__72                                                                      |      8|
|445   |    tmp_173_reg_79365_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__41                                                                      |      8|
|446   |    acc_87_reg_79385_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__62                                                                      |      8|
|447   |    acc_95_reg_79445_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__7                                                                       |      8|
|448   |    acc_99_reg_79475_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__84                                                                      |      8|
|449   |    acc_97_reg_79460_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__69                                                                      |      8|
|450   |    acc_101_reg_79490_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__19                                                                      |      8|
|451   |    acc_103_reg_79505_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__8                                                                       |      8|
|452   |    tmp_197_reg_79525_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__54                                                                      |      8|
|453   |    tmp_205_reg_79585_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__56                                                                      |      8|
|454   |    tmp_209_reg_79615_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__16                                                                      |      8|
|455   |    tmp_207_reg_79600_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__109                                                                     |      8|
|456   |    tmp_211_reg_79630_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__118                                                                     |      8|
|457   |    tmp_213_reg_79645_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__81                                                                      |      8|
|458   |    acc_116_reg_79665_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__38                                                                      |      8|
|459   |    tmp_215_reg_79650_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__21                                                                      |      8|
|460   |    acc_124_reg_79725_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__74                                                                      |      8|
|461   |    acc_128_reg_79755_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__43                                                                      |      8|
|462   |    acc_126_reg_79740_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__30                                                                      |      8|
|463   |    acc_130_reg_79770_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__108                                                                     |      8|
|464   |    acc_132_reg_79785_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__98                                                                      |      8|
|465   |    tmp_237_reg_79805_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__51                                                                      |      8|
|466   |    tmp_245_reg_79865_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__65                                                                      |      8|
|467   |    tmp_249_reg_79895_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__34                                                                      |      8|
|468   |    tmp_247_reg_79880_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__123                                                                     |      8|
|469   |    tmp_251_reg_79910_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__87                                                                      |      8|
|470   |    tmp_253_reg_79925_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__50                                                                      |      8|
|471   |    acc_145_reg_79945_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__95                                                                      |      8|
|472   |    tmp_255_reg_79930_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__80                                                                      |      8|
|473   |    acc_153_reg_80005_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__106                                                                     |      8|
|474   |    acc_157_reg_80035_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__94                                                                      |      8|
|475   |    acc_155_reg_80020_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__77                                                                      |      8|
|476   |    acc_159_reg_80050_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__60                                                                      |      8|
|477   |    acc_161_reg_80065_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__48                                                                      |      8|
|478   |    tmp_277_reg_80085_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__101                                                                     |      8|
|479   |    tmp_285_reg_80145_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel                                                                          |      8|
|480   |    tmp_289_reg_80175_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__90                                                                      |      8|
|481   |    tmp_287_reg_80160_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__52                                                                      |      8|
|482   |    tmp_291_reg_80190_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__12                                                                      |      8|
|483   |    tmp_293_reg_80205_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__100                                                                     |      8|
|484   |    acc_174_reg_80225_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__4                                                                       |      8|
|485   |    tmp_295_reg_80210_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__120                                                                     |      8|
|486   |    acc_193_reg_80285_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__57                                                                      |      8|
|487   |    acc_197_reg_80315_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__46                                                                      |      8|
|488   |    acc_195_reg_80300_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__35                                                                      |      8|
|489   |    acc_199_reg_80330_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__104                                                                     |      8|
|490   |    acc_201_reg_80345_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__96                                                                      |      8|
|491   |    tmp_317_reg_80365_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__33                                                                      |      8|
|492   |    tmp_325_reg_80425_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__45                                                                      |      8|
|493   |    tmp_329_reg_80455_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__5                                                                       |      8|
|494   |    tmp_327_reg_80440_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__32                                                                      |      8|
|495   |    tmp_331_reg_80470_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__17                                                                      |      8|
|496   |    tmp_333_reg_80485_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__110                                                                     |      8|
|497   |    acc_214_reg_80505_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__125                                                                     |      8|
|498   |    tmp_335_reg_80490_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__111                                                                     |      8|
|499   |    acc_222_reg_80565_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__89                                                                      |      8|
|500   |    acc_226_reg_80595_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__70                                                                      |      8|
|501   |    acc_224_reg_80580_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__59                                                                      |      8|
|502   |    acc_228_reg_80610_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__107                                                                     |      8|
|503   |    acc_230_reg_80625_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__97                                                                      |      8|
|504   |    tmp_357_reg_80645_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__115                                                                     |      8|
|505   |    tmp_365_reg_80705_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__53                                                                      |      8|
|506   |    tmp_369_reg_80735_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__36                                                                      |      8|
|507   |    tmp_367_reg_80720_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__124                                                                     |      8|
|508   |    tmp_371_reg_80750_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__113                                                                     |      8|
|509   |    tmp_373_reg_80765_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__76                                                                      |      8|
|510   |    acc_243_reg_80785_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__42                                                                      |      8|
|511   |    tmp_375_reg_80770_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__29                                                                      |      8|
|512   |    acc_251_reg_80845_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__28                                                                      |      8|
|513   |    acc_255_reg_80875_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__15                                                                      |      8|
|514   |    acc_253_reg_80860_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__13                                                                      |      8|
|515   |    acc_257_reg_80890_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__23                                                                      |      8|
|516   |    acc_259_reg_80905_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__119                                                                     |      8|
|517   |    tmp_397_reg_80925_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__39                                                                      |      8|
|518   |    tmp_405_reg_80985_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__82                                                                      |      8|
|519   |    tmp_409_reg_81015_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__102                                                                     |      8|
|520   |    tmp_407_reg_81000_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__66                                                                      |      8|
|521   |    tmp_411_reg_81030_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__105                                                                     |      8|
|522   |    tmp_413_reg_81045_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__71                                                                      |      8|
|523   |    acc_272_reg_81065_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__99                                                                      |      8|
|524   |    tmp_415_reg_81050_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__83                                                                      |      8|
|525   |    acc_280_reg_81125_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__88                                                                      |      8|
|526   |    acc_284_reg_81155_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__68                                                                      |      8|
|527   |    acc_282_reg_81140_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__103                                                                     |      8|
|528   |    acc_286_reg_81170_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__3                                                                       |      8|
|529   |    acc_288_reg_81185_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_285_reg_80145_reg_funnel__114                                                                     |      8|
|530   |    acc_278_reg_81110_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__42                                                                      |      8|
|531   |    acc_274_reg_81080_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__23                                                                      |      8|
|532   |    acc_276_reg_81095_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__51                                                                      |      8|
|533   |    tmp_403_reg_80970_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__36                                                                      |      8|
|534   |    tmp_399_reg_80940_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__2                                                                       |      8|
|535   |    tmp_401_reg_80955_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__62                                                                      |      8|
|536   |    acc_249_reg_80830_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__22                                                                      |      8|
|537   |    acc_245_reg_80800_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__34                                                                      |      8|
|538   |    acc_247_reg_80815_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__27                                                                      |      8|
|539   |    tmp_363_reg_80690_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__46                                                                      |      8|
|540   |    tmp_359_reg_80660_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__6                                                                       |      8|
|541   |    tmp_361_reg_80675_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__61                                                                      |      8|
|542   |    acc_220_reg_80550_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__4                                                                       |      8|
|543   |    acc_216_reg_80520_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__38                                                                      |      8|
|544   |    acc_218_reg_80535_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__17                                                                      |      8|
|545   |    tmp_323_reg_80410_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__63                                                                      |      8|
|546   |    tmp_319_reg_80380_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__10                                                                      |      8|
|547   |    tmp_321_reg_80395_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__40                                                                      |      8|
|548   |    acc_191_reg_80270_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__26                                                                      |      8|
|549   |    acc_176_reg_80240_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__8                                                                       |      8|
|550   |    acc_189_reg_80255_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__59                                                                      |      8|
|551   |    tmp_283_reg_80130_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__5                                                                       |      8|
|552   |    tmp_279_reg_80100_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__53                                                                      |      8|
|553   |    tmp_281_reg_80115_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__1                                                                       |      8|
|554   |    acc_151_reg_79990_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__44                                                                      |      8|
|555   |    acc_147_reg_79960_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__14                                                                      |      8|
|556   |    acc_149_reg_79975_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__41                                                                      |      8|
|557   |    tmp_243_reg_79850_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__52                                                                      |      8|
|558   |    tmp_239_reg_79820_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__37                                                                      |      8|
|559   |    tmp_241_reg_79835_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel                                                                          |      8|
|560   |    acc_122_reg_79710_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__55                                                                      |      8|
|561   |    acc_118_reg_79680_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__57                                                                      |      8|
|562   |    acc_120_reg_79695_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__7                                                                       |      8|
|563   |    tmp_203_reg_79570_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__24                                                                      |      8|
|564   |    tmp_199_reg_79540_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__3                                                                       |      8|
|565   |    tmp_201_reg_79555_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__21                                                                      |      8|
|566   |    acc_93_reg_79430_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__54                                                                      |      8|
|567   |    acc_89_reg_79400_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__33                                                                      |      8|
|568   |    acc_91_reg_79415_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__50                                                                      |      8|
|569   |    tmp_175_reg_79370_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__58                                                                      |      8|
|570   |    acc_64_reg_79150_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__60                                                                      |      8|
|571   |    acc_60_reg_79120_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__18                                                                      |      8|
|572   |    acc_62_reg_79135_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__43                                                                      |      8|
|573   |    tmp_135_reg_79090_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__31                                                                      |      8|
|574   |    tmp_123_reg_79010_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__48                                                                      |      8|
|575   |    tmp_119_reg_78980_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__15                                                                      |      8|
|576   |    tmp_121_reg_78995_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__11                                                                      |      8|
|577   |    acc_35_reg_78870_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__29                                                                      |      8|
|578   |    acc_31_reg_78840_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__9                                                                       |      8|
|579   |    acc_33_reg_78855_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__30                                                                      |      8|
|580   |    tmp_95_reg_78810_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__35                                                                      |      8|
|581   |    tmp_83_reg_78730_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__45                                                                      |      8|
|582   |    tmp_79_reg_78700_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__25                                                                      |      8|
|583   |    tmp_81_reg_78715_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__12                                                                      |      8|
|584   |    acc_6_reg_78590_reg                                                |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__20                                                                      |      8|
|585   |    acc_2_reg_78560_reg                                                |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__47                                                                      |      8|
|586   |    acc_4_reg_78575_reg                                                |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__13                                                                      |      8|
|587   |    tmp_43_reg_78450_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__19                                                                      |      8|
|588   |    tmp_39_reg_78420_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__49                                                                      |      8|
|589   |    tmp_41_reg_78435_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__32                                                                      |      8|
|590   |    tmp_161_reg_79275_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__28                                                                      |      8|
|591   |    tmp_159_reg_79260_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__56                                                                      |      8|
|592   |    acc_329_reg_78545_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__16                                                                      |      8|
|593   |    tmp_37_reg_78405_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/tmp_241_reg_79835_reg_funnel__39                                                                      |      8|
|594   |    mac_muladd_16s_4ns_20s_21_1_1_U209                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1                                                                                                                                 |      8|
|595   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_904                                                                                                                     |      8|
|596   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__11    |      8|
|597   |    mac_muladd_16s_4ns_20s_21_1_1_U210                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_191                                                                                                                             |      8|
|598   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_903                                                                                                                     |      8|
|599   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__13    |      8|
|600   |    mac_muladd_16s_4ns_20s_21_1_1_U211                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_192                                                                                                                             |      8|
|601   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_902                                                                                                                     |      8|
|602   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__22    |      8|
|603   |    mac_muladd_16s_4ns_20s_21_1_1_U212                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_193                                                                                                                             |      8|
|604   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_901                                                                                                                     |      8|
|605   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__9     |      8|
|606   |    mac_muladd_16s_4ns_20s_21_1_1_U213                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_194                                                                                                                             |      8|
|607   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_900                                                                                                                     |      8|
|608   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__42    |      8|
|609   |    mac_muladd_16s_4ns_20s_21_1_1_U214                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_195                                                                                                                             |      8|
|610   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_899                                                                                                                     |      8|
|611   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__28    |      8|
|612   |    mac_muladd_16s_4ns_20s_21_1_1_U215                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_196                                                                                                                             |      8|
|613   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_898                                                                                                                     |      8|
|614   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__38    |      8|
|615   |    mac_muladd_16s_4ns_20s_21_1_1_U216                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_197                                                                                                                             |      8|
|616   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_897                                                                                                                     |      8|
|617   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__2     |      8|
|618   |    mac_muladd_16s_4ns_20s_21_1_1_U217                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_198                                                                                                                             |      8|
|619   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_896                                                                                                                     |      8|
|620   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__21    |      8|
|621   |    mac_muladd_16s_4ns_20s_21_1_1_U227                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_199                                                                                                                             |      8|
|622   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_895                                                                                                                     |      8|
|623   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__8     |      8|
|624   |    mac_muladd_16s_4ns_20s_21_1_1_U228                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_200                                                                                                                             |      8|
|625   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_894                                                                                                                     |      8|
|626   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__1     |      8|
|627   |    mac_muladd_16s_4ns_20s_21_1_1_U229                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_201                                                                                                                             |      8|
|628   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_893                                                                                                                     |      8|
|629   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__29    |      8|
|630   |    mac_muladd_16s_4ns_20s_21_1_1_U230                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_202                                                                                                                             |      8|
|631   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_892                                                                                                                     |      8|
|632   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__25    |      8|
|633   |    mac_muladd_16s_4ns_20s_21_1_1_U231                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_203                                                                                                                             |      8|
|634   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_891                                                                                                                     |      8|
|635   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__44    |      8|
|636   |    mac_muladd_16s_4ns_20s_21_1_1_U232                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_204                                                                                                                             |      8|
|637   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_890                                                                                                                     |      8|
|638   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__3     |      8|
|639   |    mac_muladd_16s_4ns_20s_21_1_1_U233                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_205                                                                                                                             |      8|
|640   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_889                                                                                                                     |      8|
|641   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__9     |      8|
|642   |    mac_muladd_16s_4ns_20s_21_1_1_U234                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_206                                                                                                                             |      8|
|643   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_888                                                                                                                     |      8|
|644   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__34    |      8|
|645   |    mac_muladd_16s_4ns_20s_21_1_1_U235                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_207                                                                                                                             |      8|
|646   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_887                                                                                                                     |      8|
|647   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__27    |      8|
|648   |    mac_muladd_16s_4ns_20s_21_1_1_U245                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_208                                                                                                                             |      8|
|649   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_886                                                                                                                     |      8|
|650   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__37    |      8|
|651   |    mac_muladd_16s_4ns_20s_21_1_1_U246                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_209                                                                                                                             |      8|
|652   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_885                                                                                                                     |      8|
|653   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__7     |      8|
|654   |    mac_muladd_16s_4ns_20s_21_1_1_U247                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_210                                                                                                                             |      8|
|655   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_884                                                                                                                     |      8|
|656   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__28    |      8|
|657   |    mac_muladd_16s_4ns_20s_21_1_1_U248                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_211                                                                                                                             |      8|
|658   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_883                                                                                                                     |      8|
|659   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__15    |      8|
|660   |    mac_muladd_16s_4ns_20s_21_1_1_U249                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_212                                                                                                                             |      8|
|661   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_882                                                                                                                     |      8|
|662   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__43    |      8|
|663   |    mac_muladd_16s_4ns_20s_21_1_1_U250                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_213                                                                                                                             |      8|
|664   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_881                                                                                                                     |      8|
|665   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__53    |      8|
|666   |    mac_muladd_16s_4ns_20s_21_1_1_U251                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_214                                                                                                                             |      8|
|667   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_880                                                                                                                     |      8|
|668   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__57    |      8|
|669   |    mac_muladd_16s_4ns_20s_21_1_1_U252                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_215                                                                                                                             |      8|
|670   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_879                                                                                                                     |      8|
|671   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__30    |      8|
|672   |    mac_muladd_16s_4ns_20s_21_1_1_U253                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_216                                                                                                                             |      8|
|673   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_878                                                                                                                     |      8|
|674   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__22    |      8|
|675   |    mac_muladd_16s_4ns_20s_21_1_1_U263                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_217                                                                                                                             |      8|
|676   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_877                                                                                                                     |      8|
|677   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__25    |      8|
|678   |    mac_muladd_16s_4ns_20s_21_1_1_U264                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_218                                                                                                                             |      8|
|679   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_876                                                                                                                     |      8|
|680   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__10    |      8|
|681   |    mac_muladd_16s_4ns_20s_21_1_1_U265                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_219                                                                                                                             |      8|
|682   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_875                                                                                                                     |      8|
|683   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__4     |      8|
|684   |    mac_muladd_16s_4ns_20s_21_1_1_U266                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_220                                                                                                                             |      8|
|685   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_874                                                                                                                     |      8|
|686   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__5     |      8|
|687   |    mac_muladd_16s_4ns_20s_21_1_1_U267                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_221                                                                                                                             |      8|
|688   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_873                                                                                                                     |      8|
|689   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__35    |      8|
|690   |    mac_muladd_16s_4ns_20s_21_1_1_U268                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_222                                                                                                                             |      8|
|691   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_872                                                                                                                     |      8|
|692   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel        |      8|
|693   |    mac_muladd_16s_4ns_20s_21_1_1_U269                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_223                                                                                                                             |      8|
|694   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_871                                                                                                                     |      8|
|695   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__5     |      8|
|696   |    mac_muladd_16s_4ns_20s_21_1_1_U270                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_224                                                                                                                             |      8|
|697   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_870                                                                                                                     |      8|
|698   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__41    |      8|
|699   |    mac_muladd_16s_4ns_20s_21_1_1_U271                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_225                                                                                                                             |      8|
|700   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_869                                                                                                                     |      8|
|701   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__36    |      8|
|702   |    mac_muladd_16s_4ns_20s_21_1_1_U281                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_226                                                                                                                             |      8|
|703   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_868                                                                                                                     |      8|
|704   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__48    |      8|
|705   |    mac_muladd_16s_4ns_20s_21_1_1_U282                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_227                                                                                                                             |      8|
|706   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_867                                                                                                                     |      8|
|707   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__6     |      8|
|708   |    mac_muladd_16s_4ns_20s_21_1_1_U283                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_228                                                                                                                             |      8|
|709   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_866                                                                                                                     |      8|
|710   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__20    |      8|
|711   |    mac_muladd_16s_4ns_20s_21_1_1_U284                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_229                                                                                                                             |      8|
|712   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_865                                                                                                                     |      8|
|713   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__17    |      8|
|714   |    mac_muladd_16s_4ns_20s_21_1_1_U285                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_230                                                                                                                             |      8|
|715   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_864                                                                                                                     |      8|
|716   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__54    |      8|
|717   |    mac_muladd_16s_4ns_20s_21_1_1_U286                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_231                                                                                                                             |      8|
|718   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_863                                                                                                                     |      8|
|719   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__46    |      8|
|720   |    mac_muladd_16s_4ns_20s_21_1_1_U287                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_232                                                                                                                             |      8|
|721   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_862                                                                                                                     |      8|
|722   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__50    |      8|
|723   |    mac_muladd_16s_4ns_20s_21_1_1_U288                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_233                                                                                                                             |      8|
|724   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_861                                                                                                                     |      8|
|725   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__19    |      8|
|726   |    mac_muladd_16s_4ns_20s_21_1_1_U289                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_234                                                                                                                             |      8|
|727   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_860                                                                                                                     |      8|
|728   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__13    |      8|
|729   |    mac_muladd_16s_4ns_20s_21_1_1_U299                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_235                                                                                                                             |      8|
|730   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_859                                                                                                                     |      8|
|731   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__11    |      8|
|732   |    mac_muladd_16s_4ns_20s_21_1_1_U300                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_236                                                                                                                             |      8|
|733   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_858                                                                                                                     |      8|
|734   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__27    |      8|
|735   |    mac_muladd_16s_4ns_20s_21_1_1_U301                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_237                                                                                                                             |      8|
|736   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_857                                                                                                                     |      8|
|737   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__26    |      8|
|738   |    mac_muladd_16s_4ns_20s_21_1_1_U302                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_238                                                                                                                             |      8|
|739   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_856                                                                                                                     |      8|
|740   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__19    |      8|
|741   |    mac_muladd_16s_4ns_20s_21_1_1_U303                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_239                                                                                                                             |      8|
|742   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_855                                                                                                                     |      8|
|743   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__17    |      8|
|744   |    mac_muladd_16s_4ns_20s_21_1_1_U304                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_240                                                                                                                             |      8|
|745   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_854                                                                                                                     |      8|
|746   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__4     |      8|
|747   |    mac_muladd_16s_4ns_20s_21_1_1_U305                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_241                                                                                                                             |      8|
|748   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_853                                                                                                                     |      8|
|749   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__10    |      8|
|750   |    mac_muladd_16s_4ns_20s_21_1_1_U306                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_242                                                                                                                             |      8|
|751   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_852                                                                                                                     |      8|
|752   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__56    |      8|
|753   |    mac_muladd_16s_4ns_20s_21_1_1_U307                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_243                                                                                                                             |      8|
|754   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_851                                                                                                                     |      8|
|755   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__52    |      8|
|756   |    mac_muladd_16s_4ns_20s_21_1_1_U317                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_244                                                                                                                             |      8|
|757   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_850                                                                                                                     |      8|
|758   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__33    |      8|
|759   |    mac_muladd_16s_4ns_20s_21_1_1_U318                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_245                                                                                                                             |      8|
|760   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_849                                                                                                                     |      8|
|761   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__3     |      8|
|762   |    mac_muladd_16s_4ns_20s_21_1_1_U319                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_246                                                                                                                             |      8|
|763   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_848                                                                                                                     |      8|
|764   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__16    |      8|
|765   |    mac_muladd_16s_4ns_20s_21_1_1_U320                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_247                                                                                                                             |      8|
|766   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_847                                                                                                                     |      8|
|767   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__21    |      8|
|768   |    mac_muladd_16s_4ns_20s_21_1_1_U321                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_248                                                                                                                             |      8|
|769   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_846                                                                                                                     |      8|
|770   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__55    |      8|
|771   |    mac_muladd_16s_4ns_20s_21_1_1_U322                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_249                                                                                                                             |      8|
|772   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_845                                                                                                                     |      8|
|773   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__47    |      8|
|774   |    mac_muladd_16s_4ns_20s_21_1_1_U323                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_250                                                                                                                             |      8|
|775   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_844                                                                                                                     |      8|
|776   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__51    |      8|
|777   |    mac_muladd_16s_4ns_20s_21_1_1_U324                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_251                                                                                                                             |      8|
|778   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_843                                                                                                                     |      8|
|779   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__16    |      8|
|780   |    mac_muladd_16s_4ns_20s_21_1_1_U325                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_252                                                                                                                             |      8|
|781   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_842                                                                                                                     |      8|
|782   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__20    |      8|
|783   |    mac_muladd_16s_4ns_20s_21_1_1_U335                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_253                                                                                                                             |      8|
|784   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_841                                                                                                                     |      8|
|785   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__29    |      8|
|786   |    mac_muladd_16s_4ns_20s_21_1_1_U336                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_254                                                                                                                             |      8|
|787   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_840                                                                                                                     |      8|
|788   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel        |      8|
|789   |    mac_muladd_16s_4ns_20s_21_1_1_U337                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_255                                                                                                                             |      8|
|790   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_839                                                                                                                     |      8|
|791   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__18    |      8|
|792   |    mac_muladd_16s_4ns_20s_21_1_1_U338                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_256                                                                                                                             |      8|
|793   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_838                                                                                                                     |      8|
|794   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__12    |      8|
|795   |    mac_muladd_16s_4ns_20s_21_1_1_U339                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_257                                                                                                                             |      8|
|796   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_837                                                                                                                     |      8|
|797   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__7     |      8|
|798   |    mac_muladd_16s_4ns_20s_21_1_1_U340                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_258                                                                                                                             |      8|
|799   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_836                                                                                                                     |      8|
|800   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__12    |      8|
|801   |    mac_muladd_16s_4ns_20s_21_1_1_U341                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_259                                                                                                                             |      8|
|802   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_835                                                                                                                     |      8|
|803   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__1     |      8|
|804   |    mac_muladd_16s_4ns_20s_21_1_1_U342                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_260                                                                                                                             |      8|
|805   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_834                                                                                                                     |      8|
|806   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__18    |      8|
|807   |    mac_muladd_16s_4ns_20s_21_1_1_U343                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_261                                                                                                                             |      8|
|808   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_833                                                                                                                     |      8|
|809   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__58    |      8|
|810   |    mac_muladd_16s_4ns_20s_21_1_1_U353                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_262                                                                                                                             |      8|
|811   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_832                                                                                                                     |      8|
|812   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__49    |      8|
|813   |    mac_muladd_16s_4ns_20s_21_1_1_U354                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_263                                                                                                                             |      8|
|814   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_831                                                                                                                     |      8|
|815   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__24    |      8|
|816   |    mac_muladd_16s_4ns_20s_21_1_1_U355                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_264                                                                                                                             |      8|
|817   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_830                                                                                                                     |      8|
|818   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__2     |      8|
|819   |    mac_muladd_16s_4ns_20s_21_1_1_U356                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_265                                                                                                                             |      8|
|820   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_829                                                                                                                     |      8|
|821   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__14    |      8|
|822   |    mac_muladd_16s_4ns_20s_21_1_1_U357                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_266                                                                                                                             |      8|
|823   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_828                                                                                                                     |      8|
|824   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__45    |      8|
|825   |    mac_muladd_16s_4ns_20s_21_1_1_U358                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_267                                                                                                                             |      8|
|826   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_827                                                                                                                     |      8|
|827   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__39    |      8|
|828   |    mac_muladd_16s_4ns_20s_21_1_1_U359                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_268                                                                                                                             |      8|
|829   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_826                                                                                                                     |      8|
|830   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__40    |      8|
|831   |    mac_muladd_16s_4ns_20s_21_1_1_U360                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_269                                                                                                                             |      8|
|832   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_825                                                                                                                     |      8|
|833   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__32    |      8|
|834   |    mac_muladd_16s_4ns_20s_21_1_1_U361                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_270                                                                                                                             |      8|
|835   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_824                                                                                                                     |      8|
|836   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__24    |      8|
|837   |    mac_muladd_16s_4ns_20s_21_1_1_U371                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_271                                                                                                                             |      8|
|838   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_823                                                                                                                     |      8|
|839   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__14    |      8|
|840   |    mac_muladd_16s_4ns_20s_21_1_1_U372                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_272                                                                                                                             |      8|
|841   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_822                                                                                                                     |      8|
|842   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__30    |      8|
|843   |    mac_muladd_16s_4ns_20s_21_1_1_U373                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_273                                                                                                                             |      8|
|844   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_821                                                                                                                     |      8|
|845   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__8     |      8|
|846   |    mac_muladd_16s_4ns_20s_21_1_1_U374                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_274                                                                                                                             |      8|
|847   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_820                                                                                                                     |      8|
|848   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U336/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__23    |      8|
|849   |    mac_muladd_16s_4ns_20s_21_1_1_U375                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_275                                                                                                                             |      8|
|850   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_819                                                                                                                     |      8|
|851   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__6     |      8|
|852   |    mac_muladd_16s_4ns_20s_21_1_1_U376                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_276                                                                                                                             |      8|
|853   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_818                                                                                                                     |      8|
|854   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__15    |      8|
|855   |    mac_muladd_16s_4ns_20s_21_1_1_U377                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_277                                                                                                                             |      8|
|856   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_817                                                                                                                     |      8|
|857   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__26    |      8|
|858   |    mac_muladd_16s_4ns_20s_21_1_1_U378                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_278                                                                                                                             |      8|
|859   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_816                                                                                                                     |      8|
|860   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__31    |      8|
|861   |    mac_muladd_16s_4ns_20s_21_1_1_U379                                 |model_test_mac_muladd_16s_4ns_20s_21_1_1_279                                                                                                                             |      8|
|862   |      model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U               |model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1                                                                                                                         |      8|
|863   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_20s_21_1_1_U268/model_test_mac_muladd_16s_4ns_20s_21_1_1_DSP48_1_U/p_funnel__23    |      8|
|864   |    mac_muladd_16s_4ns_21s_21_1_1_U380                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1                                                                                                                                 |     18|
|865   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_815                                                                                                                     |     18|
|866   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__25    |      8|
|867   |    mac_muladd_16s_4ns_21s_21_1_1_U381                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_280                                                                                                                             |     18|
|868   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_814                                                                                                                     |     18|
|869   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel        |      8|
|870   |    mac_muladd_16s_4ns_21s_21_1_1_U382                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_281                                                                                                                             |     19|
|871   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_813                                                                                                                     |     19|
|872   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__36    |      8|
|873   |    mac_muladd_16s_4ns_21s_21_1_1_U383                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_282                                                                                                                             |     49|
|874   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_812                                                                                                                     |     49|
|875   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__59    |      8|
|876   |    mac_muladd_16s_4ns_21s_21_1_1_U384                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_283                                                                                                                             |     44|
|877   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_811                                                                                                                     |     44|
|878   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__19    |      8|
|879   |    mac_muladd_16s_4ns_21s_21_1_1_U385                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_284                                                                                                                             |     30|
|880   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_810                                                                                                                     |     30|
|881   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__53    |      8|
|882   |    mac_muladd_16s_4ns_21s_21_1_1_U386                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_285                                                                                                                             |     12|
|883   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_809                                                                                                                     |     12|
|884   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__30    |      8|
|885   |    mac_muladd_16s_4ns_21s_21_1_1_U387                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_286                                                                                                                             |     22|
|886   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_808                                                                                                                     |     22|
|887   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__96    |      8|
|888   |    mac_muladd_16s_4ns_21s_21_1_1_U388                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_287                                                                                                                             |     28|
|889   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_807                                                                                                                     |     28|
|890   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__15    |      8|
|891   |    mac_muladd_16s_4ns_21s_21_1_1_U398                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_288                                                                                                                             |     12|
|892   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_806                                                                                                                     |     12|
|893   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__70    |      8|
|894   |    mac_muladd_16s_4ns_21s_21_1_1_U399                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_289                                                                                                                             |     12|
|895   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_805                                                                                                                     |     12|
|896   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__55    |      8|
|897   |    mac_muladd_16s_4ns_21s_21_1_1_U400                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_290                                                                                                                             |     13|
|898   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_804                                                                                                                     |     13|
|899   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__13    |      8|
|900   |    mac_muladd_16s_4ns_21s_21_1_1_U401                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_291                                                                                                                             |     43|
|901   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_803                                                                                                                     |     43|
|902   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__37    |      8|
|903   |    mac_muladd_16s_4ns_21s_21_1_1_U402                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_292                                                                                                                             |     44|
|904   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_802                                                                                                                     |     44|
|905   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__9     |      8|
|906   |    mac_muladd_16s_4ns_21s_21_1_1_U403                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_293                                                                                                                             |     30|
|907   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_801                                                                                                                     |     30|
|908   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__4     |      8|
|909   |    mac_muladd_16s_4ns_21s_21_1_1_U404                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_294                                                                                                                             |     12|
|910   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_800                                                                                                                     |     12|
|911   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__87    |      8|
|912   |    mac_muladd_16s_4ns_21s_21_1_1_U405                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_295                                                                                                                             |     22|
|913   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_799                                                                                                                     |     22|
|914   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__83    |      8|
|915   |    mac_muladd_16s_4ns_21s_21_1_1_U406                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_296                                                                                                                             |     28|
|916   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_798                                                                                                                     |     28|
|917   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel        |      8|
|918   |    mac_muladd_16s_4ns_21s_21_1_1_U416                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_297                                                                                                                             |     12|
|919   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_797                                                                                                                     |     12|
|920   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__85    |      8|
|921   |    mac_muladd_16s_4ns_21s_21_1_1_U417                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_298                                                                                                                             |     12|
|922   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_796                                                                                                                     |     12|
|923   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__16    |      8|
|924   |    mac_muladd_16s_4ns_21s_21_1_1_U418                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_299                                                                                                                             |     13|
|925   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_795                                                                                                                     |     13|
|926   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__1     |      8|
|927   |    mac_muladd_16s_4ns_21s_21_1_1_U419                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_300                                                                                                                             |     43|
|928   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_794                                                                                                                     |     43|
|929   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__43    |      8|
|930   |    mac_muladd_16s_4ns_21s_21_1_1_U420                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_301                                                                                                                             |     44|
|931   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_793                                                                                                                     |     44|
|932   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__10    |      8|
|933   |    mac_muladd_16s_4ns_21s_21_1_1_U421                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_302                                                                                                                             |     30|
|934   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_792                                                                                                                     |     30|
|935   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__10    |      8|
|936   |    mac_muladd_16s_4ns_21s_21_1_1_U422                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_303                                                                                                                             |     12|
|937   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_791                                                                                                                     |     12|
|938   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__38    |      8|
|939   |    mac_muladd_16s_4ns_21s_21_1_1_U423                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_304                                                                                                                             |     22|
|940   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_790                                                                                                                     |     22|
|941   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__46    |      8|
|942   |    mac_muladd_16s_4ns_21s_21_1_1_U424                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_305                                                                                                                             |     28|
|943   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_789                                                                                                                     |     28|
|944   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__19    |      8|
|945   |    mac_muladd_16s_4ns_21s_21_1_1_U434                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_306                                                                                                                             |     12|
|946   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_788                                                                                                                     |     12|
|947   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__80    |      8|
|948   |    mac_muladd_16s_4ns_21s_21_1_1_U435                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_307                                                                                                                             |     12|
|949   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_787                                                                                                                     |     12|
|950   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__3     |      8|
|951   |    mac_muladd_16s_4ns_21s_21_1_1_U436                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_308                                                                                                                             |     13|
|952   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_786                                                                                                                     |     13|
|953   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__42    |      8|
|954   |    mac_muladd_16s_4ns_21s_21_1_1_U437                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_309                                                                                                                             |     43|
|955   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_785                                                                                                                     |     43|
|956   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__9     |      8|
|957   |    mac_muladd_16s_4ns_21s_21_1_1_U438                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_310                                                                                                                             |     44|
|958   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_784                                                                                                                     |     44|
|959   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__4     |      8|
|960   |    mac_muladd_16s_4ns_21s_21_1_1_U439                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_311                                                                                                                             |     30|
|961   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_783                                                                                                                     |     30|
|962   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__64    |      8|
|963   |    mac_muladd_16s_4ns_21s_21_1_1_U440                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_312                                                                                                                             |     12|
|964   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_782                                                                                                                     |     12|
|965   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__94    |      8|
|966   |    mac_muladd_16s_4ns_21s_21_1_1_U441                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_313                                                                                                                             |     22|
|967   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_781                                                                                                                     |     22|
|968   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__7     |      8|
|969   |    mac_muladd_16s_4ns_21s_21_1_1_U442                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_314                                                                                                                             |     28|
|970   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_780                                                                                                                     |     28|
|971   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__84    |      8|
|972   |    mac_muladd_16s_4ns_21s_21_1_1_U452                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_315                                                                                                                             |     12|
|973   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_779                                                                                                                     |     12|
|974   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__93    |      8|
|975   |    mac_muladd_16s_4ns_21s_21_1_1_U453                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_316                                                                                                                             |     12|
|976   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_778                                                                                                                     |     12|
|977   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__40    |      8|
|978   |    mac_muladd_16s_4ns_21s_21_1_1_U454                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_317                                                                                                                             |     13|
|979   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_777                                                                                                                     |     13|
|980   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__29    |      8|
|981   |    mac_muladd_16s_4ns_21s_21_1_1_U455                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_318                                                                                                                             |     49|
|982   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_776                                                                                                                     |     49|
|983   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__27    |      8|
|984   |    mac_muladd_16s_4ns_21s_21_1_1_U456                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_319                                                                                                                             |     44|
|985   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_775                                                                                                                     |     44|
|986   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__18    |      8|
|987   |    mac_muladd_16s_4ns_21s_21_1_1_U457                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_320                                                                                                                             |     30|
|988   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_774                                                                                                                     |     30|
|989   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__31    |      8|
|990   |    mac_muladd_16s_4ns_21s_21_1_1_U458                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_321                                                                                                                             |     12|
|991   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_773                                                                                                                     |     12|
|992   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__62    |      8|
|993   |    mac_muladd_16s_4ns_21s_21_1_1_U459                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_322                                                                                                                             |     22|
|994   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_772                                                                                                                     |     22|
|995   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__41    |      8|
|996   |    mac_muladd_16s_4ns_21s_21_1_1_U460                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_323                                                                                                                             |     28|
|997   |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_771                                                                                                                     |     28|
|998   |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__11    |      8|
|999   |    mac_muladd_16s_4ns_21s_21_1_1_U470                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_324                                                                                                                             |     12|
|1000  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_770                                                                                                                     |     12|
|1001  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__90    |      8|
|1002  |    mac_muladd_16s_4ns_21s_21_1_1_U471                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_325                                                                                                                             |     18|
|1003  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_769                                                                                                                     |     18|
|1004  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__58    |      8|
|1005  |    mac_muladd_16s_4ns_21s_21_1_1_U472                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_326                                                                                                                             |     19|
|1006  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_768                                                                                                                     |     19|
|1007  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__39    |      8|
|1008  |    mac_muladd_16s_4ns_21s_21_1_1_U473                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_327                                                                                                                             |     49|
|1009  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_767                                                                                                                     |     49|
|1010  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__31    |      8|
|1011  |    mac_muladd_16s_4ns_21s_21_1_1_U474                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_328                                                                                                                             |     44|
|1012  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_766                                                                                                                     |     44|
|1013  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel        |      8|
|1014  |    mac_muladd_16s_4ns_21s_21_1_1_U475                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_329                                                                                                                             |     30|
|1015  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_765                                                                                                                     |     30|
|1016  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__44    |      8|
|1017  |    mac_muladd_16s_4ns_21s_21_1_1_U476                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_330                                                                                                                             |     12|
|1018  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_764                                                                                                                     |     12|
|1019  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__77    |      8|
|1020  |    mac_muladd_16s_4ns_21s_21_1_1_U477                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_331                                                                                                                             |     22|
|1021  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_763                                                                                                                     |     22|
|1022  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__16    |      8|
|1023  |    mac_muladd_16s_4ns_21s_21_1_1_U478                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_332                                                                                                                             |     28|
|1024  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_762                                                                                                                     |     28|
|1025  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__89    |      8|
|1026  |    mac_muladd_16s_4ns_21s_21_1_1_U488                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_333                                                                                                                             |     12|
|1027  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_761                                                                                                                     |     12|
|1028  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__26    |      8|
|1029  |    mac_muladd_16s_4ns_21s_21_1_1_U489                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_334                                                                                                                             |     18|
|1030  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_760                                                                                                                     |     18|
|1031  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__23    |      8|
|1032  |    mac_muladd_16s_4ns_21s_21_1_1_U490                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_335                                                                                                                             |     19|
|1033  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_759                                                                                                                     |     19|
|1034  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__10    |      8|
|1035  |    mac_muladd_16s_4ns_21s_21_1_1_U491                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_336                                                                                                                             |     49|
|1036  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_758                                                                                                                     |     49|
|1037  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__38    |      8|
|1038  |    mac_muladd_16s_4ns_21s_21_1_1_U492                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_337                                                                                                                             |     44|
|1039  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_757                                                                                                                     |     44|
|1040  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__7     |      8|
|1041  |    mac_muladd_16s_4ns_21s_21_1_1_U493                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_338                                                                                                                             |     30|
|1042  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_756                                                                                                                     |     30|
|1043  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__91    |      8|
|1044  |    mac_muladd_16s_4ns_21s_21_1_1_U494                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_339                                                                                                                             |     12|
|1045  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_755                                                                                                                     |     12|
|1046  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__17    |      8|
|1047  |    mac_muladd_16s_4ns_21s_21_1_1_U495                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_340                                                                                                                             |     22|
|1048  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_754                                                                                                                     |     22|
|1049  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__55    |      8|
|1050  |    mac_muladd_16s_4ns_21s_21_1_1_U496                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_341                                                                                                                             |     28|
|1051  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_753                                                                                                                     |     28|
|1052  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__23    |      8|
|1053  |    mac_muladd_16s_4ns_21s_21_1_1_U506                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_342                                                                                                                             |     12|
|1054  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_752                                                                                                                     |     12|
|1055  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__73    |      8|
|1056  |    mac_muladd_16s_4ns_21s_21_1_1_U507                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_343                                                                                                                             |     18|
|1057  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_751                                                                                                                     |     18|
|1058  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__54    |      8|
|1059  |    mac_muladd_16s_4ns_21s_21_1_1_U508                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_344                                                                                                                             |     19|
|1060  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_750                                                                                                                     |     19|
|1061  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__32    |      8|
|1062  |    mac_muladd_16s_4ns_21s_21_1_1_U509                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_345                                                                                                                             |     49|
|1063  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_749                                                                                                                     |     49|
|1064  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__46    |      8|
|1065  |    mac_muladd_16s_4ns_21s_21_1_1_U510                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_346                                                                                                                             |     44|
|1066  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_748                                                                                                                     |     44|
|1067  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__12    |      8|
|1068  |    mac_muladd_16s_4ns_21s_21_1_1_U511                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_347                                                                                                                             |     30|
|1069  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_747                                                                                                                     |     30|
|1070  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__71    |      8|
|1071  |    mac_muladd_16s_4ns_21s_21_1_1_U512                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_348                                                                                                                             |     12|
|1072  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_746                                                                                                                     |     12|
|1073  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__51    |      8|
|1074  |    mac_muladd_16s_4ns_21s_21_1_1_U513                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_349                                                                                                                             |     22|
|1075  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_745                                                                                                                     |     22|
|1076  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__63    |      8|
|1077  |    mac_muladd_16s_4ns_21s_21_1_1_U514                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_350                                                                                                                             |     28|
|1078  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_744                                                                                                                     |     28|
|1079  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__32    |      8|
|1080  |    mac_muladd_16s_4ns_21s_21_1_1_U524                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_351                                                                                                                             |     12|
|1081  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_743                                                                                                                     |     12|
|1082  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__37    |      8|
|1083  |    mac_muladd_16s_4ns_21s_21_1_1_U525                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_352                                                                                                                             |     18|
|1084  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_742                                                                                                                     |     18|
|1085  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__20    |      8|
|1086  |    mac_muladd_16s_4ns_21s_21_1_1_U526                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_353                                                                                                                             |     19|
|1087  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_741                                                                                                                     |     19|
|1088  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__12    |      8|
|1089  |    mac_muladd_16s_4ns_21s_21_1_1_U527                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_354                                                                                                                             |     49|
|1090  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_740                                                                                                                     |     49|
|1091  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__9     |      8|
|1092  |    mac_muladd_16s_4ns_21s_21_1_1_U528                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_355                                                                                                                             |     44|
|1093  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_739                                                                                                                     |     44|
|1094  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__17    |      8|
|1095  |    mac_muladd_16s_4ns_21s_21_1_1_U529                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_356                                                                                                                             |     30|
|1096  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_738                                                                                                                     |     30|
|1097  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__45    |      8|
|1098  |    mac_muladd_16s_4ns_21s_21_1_1_U530                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_357                                                                                                                             |     12|
|1099  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_737                                                                                                                     |     12|
|1100  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__78    |      8|
|1101  |    mac_muladd_16s_4ns_21s_21_1_1_U531                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_358                                                                                                                             |     22|
|1102  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_736                                                                                                                     |     22|
|1103  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__35    |      8|
|1104  |    mac_muladd_16s_4ns_21s_21_1_1_U532                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_359                                                                                                                             |     28|
|1105  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_735                                                                                                                     |     28|
|1106  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__8     |      8|
|1107  |    mac_muladd_16s_4ns_21s_21_1_1_U542                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_360                                                                                                                             |     12|
|1108  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_734                                                                                                                     |     12|
|1109  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__82    |      8|
|1110  |    mac_muladd_16s_4ns_21s_21_1_1_U543                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_361                                                                                                                             |     18|
|1111  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_733                                                                                                                     |     18|
|1112  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__34    |      8|
|1113  |    mac_muladd_16s_4ns_21s_21_1_1_U544                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_362                                                                                                                             |     19|
|1114  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_732                                                                                                                     |     19|
|1115  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__11    |      8|
|1116  |    mac_muladd_16s_4ns_21s_21_1_1_U545                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_363                                                                                                                             |     49|
|1117  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_731                                                                                                                     |     49|
|1118  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__56    |      8|
|1119  |    mac_muladd_16s_4ns_21s_21_1_1_U546                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_364                                                                                                                             |     44|
|1120  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_730                                                                                                                     |     44|
|1121  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__3     |      8|
|1122  |    mac_muladd_16s_4ns_21s_21_1_1_U547                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_365                                                                                                                             |     30|
|1123  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_729                                                                                                                     |     30|
|1124  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__3     |      8|
|1125  |    mac_muladd_16s_4ns_21s_21_1_1_U548                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_366                                                                                                                             |     12|
|1126  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_728                                                                                                                     |     12|
|1127  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__27    |      8|
|1128  |    mac_muladd_16s_4ns_21s_21_1_1_U549                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_367                                                                                                                             |     22|
|1129  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_727                                                                                                                     |     22|
|1130  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__29    |      8|
|1131  |    mac_muladd_16s_4ns_21s_21_1_1_U550                                 |model_test_mac_muladd_16s_4ns_21s_21_1_1_368                                                                                                                             |     28|
|1132  |      model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U               |model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2                                                                                                                         |     28|
|1133  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__5     |      8|
|1134  |    mac_muladd_16s_5ns_21ns_21_1_1_U200                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1                                                                                                                                |     18|
|1135  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_726                                                                                                                    |     18|
|1136  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__10  |      8|
|1137  |    mac_muladd_16s_5ns_21ns_21_1_1_U201                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_369                                                                                                                            |     18|
|1138  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_725                                                                                                                    |     18|
|1139  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__15  |      8|
|1140  |    mac_muladd_16s_5ns_21ns_21_1_1_U202                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_370                                                                                                                            |     18|
|1141  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_724                                                                                                                    |     18|
|1142  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__29  |      8|
|1143  |    mac_muladd_16s_5ns_21ns_21_1_1_U203                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_371                                                                                                                            |     18|
|1144  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_723                                                                                                                    |     18|
|1145  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__12  |      8|
|1146  |    mac_muladd_16s_5ns_21ns_21_1_1_U204                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_372                                                                                                                            |     13|
|1147  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_722                                                                                                                    |     13|
|1148  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__42  |      8|
|1149  |    mac_muladd_16s_5ns_21ns_21_1_1_U205                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_373                                                                                                                            |     13|
|1150  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_721                                                                                                                    |     13|
|1151  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__15  |      8|
|1152  |    mac_muladd_16s_5ns_21ns_21_1_1_U206                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_374                                                                                                                            |     13|
|1153  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_720                                                                                                                    |     13|
|1154  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__54  |      8|
|1155  |    mac_muladd_16s_5ns_21ns_21_1_1_U207                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_375                                                                                                                            |     13|
|1156  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_719                                                                                                                    |     13|
|1157  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__41  |      8|
|1158  |    mac_muladd_16s_5ns_21ns_21_1_1_U208                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_376                                                                                                                            |     13|
|1159  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_718                                                                                                                    |     13|
|1160  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__55  |      8|
|1161  |    mac_muladd_16s_5ns_21ns_21_1_1_U218                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_377                                                                                                                            |     13|
|1162  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_717                                                                                                                    |     13|
|1163  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__22  |      8|
|1164  |    mac_muladd_16s_5ns_21ns_21_1_1_U219                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_378                                                                                                                            |     13|
|1165  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_716                                                                                                                    |     13|
|1166  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__11  |      8|
|1167  |    mac_muladd_16s_5ns_21ns_21_1_1_U220                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_379                                                                                                                            |     13|
|1168  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_715                                                                                                                    |     13|
|1169  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__20  |      8|
|1170  |    mac_muladd_16s_5ns_21ns_21_1_1_U221                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_380                                                                                                                            |     13|
|1171  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_714                                                                                                                    |     13|
|1172  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__7   |      8|
|1173  |    mac_muladd_16s_5ns_21ns_21_1_1_U222                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_381                                                                                                                            |     13|
|1174  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_713                                                                                                                    |     13|
|1175  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__20  |      8|
|1176  |    mac_muladd_16s_5ns_21ns_21_1_1_U223                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_382                                                                                                                            |     13|
|1177  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_712                                                                                                                    |     13|
|1178  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__46  |      8|
|1179  |    mac_muladd_16s_5ns_21ns_21_1_1_U224                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_383                                                                                                                            |     13|
|1180  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_711                                                                                                                    |     13|
|1181  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__33  |      8|
|1182  |    mac_muladd_16s_5ns_21ns_21_1_1_U225                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_384                                                                                                                            |     13|
|1183  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_710                                                                                                                    |     13|
|1184  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__29  |      8|
|1185  |    mac_muladd_16s_5ns_21ns_21_1_1_U226                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_385                                                                                                                            |     13|
|1186  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_709                                                                                                                    |     13|
|1187  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__43  |      8|
|1188  |    mac_muladd_16s_5ns_21ns_21_1_1_U236                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_386                                                                                                                            |     13|
|1189  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_708                                                                                                                    |     13|
|1190  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__31  |      8|
|1191  |    mac_muladd_16s_5ns_21ns_21_1_1_U237                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_387                                                                                                                            |     13|
|1192  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_707                                                                                                                    |     13|
|1193  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__21  |      8|
|1194  |    mac_muladd_16s_5ns_21ns_21_1_1_U238                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_388                                                                                                                            |     13|
|1195  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_706                                                                                                                    |     13|
|1196  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__26  |      8|
|1197  |    mac_muladd_16s_5ns_21ns_21_1_1_U239                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_389                                                                                                                            |     13|
|1198  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_705                                                                                                                    |     13|
|1199  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__6   |      8|
|1200  |    mac_muladd_16s_5ns_21ns_21_1_1_U240                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_390                                                                                                                            |     13|
|1201  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_704                                                                                                                    |     13|
|1202  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__21  |      8|
|1203  |    mac_muladd_16s_5ns_21ns_21_1_1_U241                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_391                                                                                                                            |     13|
|1204  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_703                                                                                                                    |     13|
|1205  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__51  |      8|
|1206  |    mac_muladd_16s_5ns_21ns_21_1_1_U242                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_392                                                                                                                            |     13|
|1207  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_702                                                                                                                    |     13|
|1208  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__8   |      8|
|1209  |    mac_muladd_16s_5ns_21ns_21_1_1_U243                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_393                                                                                                                            |     13|
|1210  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_701                                                                                                                    |     13|
|1211  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__13  |      8|
|1212  |    mac_muladd_16s_5ns_21ns_21_1_1_U244                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_394                                                                                                                            |     13|
|1213  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_700                                                                                                                    |     13|
|1214  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__58  |      8|
|1215  |    mac_muladd_16s_5ns_21ns_21_1_1_U254                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_395                                                                                                                            |     13|
|1216  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_699                                                                                                                    |     13|
|1217  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__27  |      8|
|1218  |    mac_muladd_16s_5ns_21ns_21_1_1_U255                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_396                                                                                                                            |     13|
|1219  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_698                                                                                                                    |     13|
|1220  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__19  |      8|
|1221  |    mac_muladd_16s_5ns_21ns_21_1_1_U256                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_397                                                                                                                            |     13|
|1222  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_697                                                                                                                    |     13|
|1223  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel      |      8|
|1224  |    mac_muladd_16s_5ns_21ns_21_1_1_U257                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_398                                                                                                                            |     13|
|1225  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_696                                                                                                                    |     13|
|1226  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__50  |      8|
|1227  |    mac_muladd_16s_5ns_21ns_21_1_1_U258                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_399                                                                                                                            |     13|
|1228  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_695                                                                                                                    |     13|
|1229  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__59  |      8|
|1230  |    mac_muladd_16s_5ns_21ns_21_1_1_U259                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_400                                                                                                                            |     13|
|1231  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_694                                                                                                                    |     13|
|1232  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__19  |      8|
|1233  |    mac_muladd_16s_5ns_21ns_21_1_1_U260                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_401                                                                                                                            |     13|
|1234  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_693                                                                                                                    |     13|
|1235  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__39  |      8|
|1236  |    mac_muladd_16s_5ns_21ns_21_1_1_U261                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_402                                                                                                                            |     13|
|1237  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_692                                                                                                                    |     13|
|1238  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__48  |      8|
|1239  |    mac_muladd_16s_5ns_21ns_21_1_1_U262                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_403                                                                                                                            |     13|
|1240  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_691                                                                                                                    |     13|
|1241  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__30  |      8|
|1242  |    mac_muladd_16s_5ns_21ns_21_1_1_U272                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_404                                                                                                                            |     13|
|1243  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_690                                                                                                                    |     13|
|1244  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__38  |      8|
|1245  |    mac_muladd_16s_5ns_21ns_21_1_1_U273                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_405                                                                                                                            |     13|
|1246  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_689                                                                                                                    |     13|
|1247  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__8   |      8|
|1248  |    mac_muladd_16s_5ns_21ns_21_1_1_U274                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_406                                                                                                                            |     13|
|1249  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_688                                                                                                                    |     13|
|1250  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__14  |      8|
|1251  |    mac_muladd_16s_5ns_21ns_21_1_1_U275                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_407                                                                                                                            |     18|
|1252  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_687                                                                                                                    |     18|
|1253  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__4   |      8|
|1254  |    mac_muladd_16s_5ns_21ns_21_1_1_U276                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_408                                                                                                                            |     13|
|1255  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_686                                                                                                                    |     13|
|1256  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__40  |      8|
|1257  |    mac_muladd_16s_5ns_21ns_21_1_1_U277                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_409                                                                                                                            |     13|
|1258  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_685                                                                                                                    |     13|
|1259  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__4   |      8|
|1260  |    mac_muladd_16s_5ns_21ns_21_1_1_U278                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_410                                                                                                                            |     13|
|1261  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_684                                                                                                                    |     13|
|1262  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__17  |      8|
|1263  |    mac_muladd_16s_5ns_21ns_21_1_1_U279                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_411                                                                                                                            |     13|
|1264  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_683                                                                                                                    |     13|
|1265  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__9   |      8|
|1266  |    mac_muladd_16s_5ns_21ns_21_1_1_U280                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_412                                                                                                                            |     13|
|1267  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_682                                                                                                                    |     13|
|1268  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__52  |      8|
|1269  |    mac_muladd_16s_5ns_21ns_21_1_1_U290                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_413                                                                                                                            |     13|
|1270  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_681                                                                                                                    |     13|
|1271  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__35  |      8|
|1272  |    mac_muladd_16s_5ns_21ns_21_1_1_U291                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_414                                                                                                                            |     18|
|1273  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_680                                                                                                                    |     18|
|1274  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__9   |      8|
|1275  |    mac_muladd_16s_5ns_21ns_21_1_1_U292                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_415                                                                                                                            |     18|
|1276  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_679                                                                                                                    |     18|
|1277  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__16  |      8|
|1278  |    mac_muladd_16s_5ns_21ns_21_1_1_U293                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_416                                                                                                                            |     18|
|1279  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_678                                                                                                                    |     18|
|1280  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__3   |      8|
|1281  |    mac_muladd_16s_5ns_21ns_21_1_1_U294                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_417                                                                                                                            |     13|
|1282  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_677                                                                                                                    |     13|
|1283  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__44  |      8|
|1284  |    mac_muladd_16s_5ns_21ns_21_1_1_U295                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_418                                                                                                                            |     13|
|1285  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_676                                                                                                                    |     13|
|1286  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__10  |      8|
|1287  |    mac_muladd_16s_5ns_21ns_21_1_1_U296                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_419                                                                                                                            |     13|
|1288  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_675                                                                                                                    |     13|
|1289  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__25  |      8|
|1290  |    mac_muladd_16s_5ns_21ns_21_1_1_U297                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_420                                                                                                                            |     13|
|1291  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_674                                                                                                                    |     13|
|1292  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__56  |      8|
|1293  |    mac_muladd_16s_5ns_21ns_21_1_1_U298                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_421                                                                                                                            |     13|
|1294  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_673                                                                                                                    |     13|
|1295  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__34  |      8|
|1296  |    mac_muladd_16s_5ns_21ns_21_1_1_U308                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_422                                                                                                                            |     13|
|1297  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_672                                                                                                                    |     13|
|1298  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__1   |      8|
|1299  |    mac_muladd_16s_5ns_21ns_21_1_1_U309                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_423                                                                                                                            |     18|
|1300  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_671                                                                                                                    |     18|
|1301  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__27  |      8|
|1302  |    mac_muladd_16s_5ns_21ns_21_1_1_U310                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_424                                                                                                                            |     18|
|1303  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_670                                                                                                                    |     18|
|1304  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__13  |      8|
|1305  |    mac_muladd_16s_5ns_21ns_21_1_1_U311                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_425                                                                                                                            |     18|
|1306  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_669                                                                                                                    |     18|
|1307  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__25  |      8|
|1308  |    mac_muladd_16s_5ns_21ns_21_1_1_U312                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_426                                                                                                                            |     13|
|1309  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_668                                                                                                                    |     13|
|1310  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__12  |      8|
|1311  |    mac_muladd_16s_5ns_21ns_21_1_1_U313                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_427                                                                                                                            |     13|
|1312  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_667                                                                                                                    |     13|
|1313  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__36  |      8|
|1314  |    mac_muladd_16s_5ns_21ns_21_1_1_U314                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_428                                                                                                                            |     13|
|1315  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_666                                                                                                                    |     13|
|1316  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__57  |      8|
|1317  |    mac_muladd_16s_5ns_21ns_21_1_1_U315                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_429                                                                                                                            |     13|
|1318  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_665                                                                                                                    |     13|
|1319  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__16  |      8|
|1320  |    mac_muladd_16s_5ns_21ns_21_1_1_U316                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_430                                                                                                                            |     13|
|1321  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_664                                                                                                                    |     13|
|1322  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel      |      8|
|1323  |    mac_muladd_16s_5ns_21ns_21_1_1_U326                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_431                                                                                                                            |     13|
|1324  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_663                                                                                                                    |     13|
|1325  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__24  |      8|
|1326  |    mac_muladd_16s_5ns_21ns_21_1_1_U327                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_432                                                                                                                            |     18|
|1327  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_662                                                                                                                    |     18|
|1328  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__5   |      8|
|1329  |    mac_muladd_16s_5ns_21ns_21_1_1_U328                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_433                                                                                                                            |     18|
|1330  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_661                                                                                                                    |     18|
|1331  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__23  |      8|
|1332  |    mac_muladd_16s_5ns_21ns_21_1_1_U329                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_434                                                                                                                            |     18|
|1333  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_660                                                                                                                    |     18|
|1334  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__18  |      8|
|1335  |    mac_muladd_16s_5ns_21ns_21_1_1_U330                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_435                                                                                                                            |     13|
|1336  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_659                                                                                                                    |     13|
|1337  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__32  |      8|
|1338  |    mac_muladd_16s_5ns_21ns_21_1_1_U331                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_436                                                                                                                            |     13|
|1339  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_658                                                                                                                    |     13|
|1340  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__23  |      8|
|1341  |    mac_muladd_16s_5ns_21ns_21_1_1_U332                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_437                                                                                                                            |     13|
|1342  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_657                                                                                                                    |     13|
|1343  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__14  |      8|
|1344  |    mac_muladd_16s_5ns_21ns_21_1_1_U333                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_438                                                                                                                            |     13|
|1345  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_656                                                                                                                    |     13|
|1346  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__18  |      8|
|1347  |    mac_muladd_16s_5ns_21ns_21_1_1_U334                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_439                                                                                                                            |     13|
|1348  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_655                                                                                                                    |     13|
|1349  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__5   |      8|
|1350  |    mac_muladd_16s_5ns_21ns_21_1_1_U344                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_440                                                                                                                            |     13|
|1351  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_654                                                                                                                    |     13|
|1352  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__7   |      8|
|1353  |    mac_muladd_16s_5ns_21ns_21_1_1_U345                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_441                                                                                                                            |     18|
|1354  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_653                                                                                                                    |     18|
|1355  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__24  |      8|
|1356  |    mac_muladd_16s_5ns_21ns_21_1_1_U346                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_442                                                                                                                            |     18|
|1357  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_652                                                                                                                    |     18|
|1358  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__17  |      8|
|1359  |    mac_muladd_16s_5ns_21ns_21_1_1_U347                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_443                                                                                                                            |     18|
|1360  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_651                                                                                                                    |     18|
|1361  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__2   |      8|
|1362  |    mac_muladd_16s_5ns_21ns_21_1_1_U348                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_444                                                                                                                            |     13|
|1363  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_650                                                                                                                    |     13|
|1364  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__37  |      8|
|1365  |    mac_muladd_16s_5ns_21ns_21_1_1_U349                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_445                                                                                                                            |     13|
|1366  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_649                                                                                                                    |     13|
|1367  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__11  |      8|
|1368  |    mac_muladd_16s_5ns_21ns_21_1_1_U350                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_446                                                                                                                            |     13|
|1369  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_648                                                                                                                    |     13|
|1370  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__26  |      8|
|1371  |    mac_muladd_16s_5ns_21ns_21_1_1_U351                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_447                                                                                                                            |     13|
|1372  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_647                                                                                                                    |     13|
|1373  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__6   |      8|
|1374  |    mac_muladd_16s_5ns_21ns_21_1_1_U352                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_448                                                                                                                            |     13|
|1375  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_646                                                                                                                    |     13|
|1376  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__49  |      8|
|1377  |    mac_muladd_16s_5ns_21ns_21_1_1_U362                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_449                                                                                                                            |     13|
|1378  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_645                                                                                                                    |     13|
|1379  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__28  |      8|
|1380  |    mac_muladd_16s_5ns_21ns_21_1_1_U363                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_450                                                                                                                            |     18|
|1381  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_644                                                                                                                    |     18|
|1382  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__28  |      8|
|1383  |    mac_muladd_16s_5ns_21ns_21_1_1_U364                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_451                                                                                                                            |     18|
|1384  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_643                                                                                                                    |     18|
|1385  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__22  |      8|
|1386  |    mac_muladd_16s_5ns_21ns_21_1_1_U365                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_452                                                                                                                            |     18|
|1387  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_642                                                                                                                    |     18|
|1388  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U256/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__1   |      8|
|1389  |    mac_muladd_16s_5ns_21ns_21_1_1_U366                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_453                                                                                                                            |     13|
|1390  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_641                                                                                                                    |     13|
|1391  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__53  |      8|
|1392  |    mac_muladd_16s_5ns_21ns_21_1_1_U367                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_454                                                                                                                            |     13|
|1393  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_640                                                                                                                    |     13|
|1394  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__45  |      8|
|1395  |    mac_muladd_16s_5ns_21ns_21_1_1_U368                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_455                                                                                                                            |     13|
|1396  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_639                                                                                                                    |     13|
|1397  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__2   |      8|
|1398  |    mac_muladd_16s_5ns_21ns_21_1_1_U369                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_456                                                                                                                            |     13|
|1399  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_638                                                                                                                    |     13|
|1400  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__3   |      8|
|1401  |    mac_muladd_16s_5ns_21ns_21_1_1_U370                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_457                                                                                                                            |     13|
|1402  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_637                                                                                                                    |     13|
|1403  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U316/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__47  |      8|
|1404  |    mac_muladd_16s_5ns_21ns_21_1_1_U389                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_458                                                                                                                            |     34|
|1405  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_636                                                                                                                    |     34|
|1406  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__24    |      8|
|1407  |    mac_muladd_16s_5ns_21ns_21_1_1_U390                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_459                                                                                                                            |     16|
|1408  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_635                                                                                                                    |     16|
|1409  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__26    |      8|
|1410  |    mac_muladd_16s_5ns_21ns_21_1_1_U391                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_460                                                                                                                            |     17|
|1411  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_634                                                                                                                    |     17|
|1412  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__52    |      8|
|1413  |    mac_muladd_16s_5ns_21ns_21_1_1_U392                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_461                                                                                                                            |     47|
|1414  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_633                                                                                                                    |     47|
|1415  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__48    |      8|
|1416  |    mac_muladd_16s_5ns_21ns_21_1_1_U393                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_462                                                                                                                            |     45|
|1417  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_632                                                                                                                    |     45|
|1418  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__13    |      8|
|1419  |    mac_muladd_16s_5ns_21ns_21_1_1_U394                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_463                                                                                                                            |     31|
|1420  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_631                                                                                                                    |     31|
|1421  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__13    |      8|
|1422  |    mac_muladd_16s_5ns_21ns_21_1_1_U395                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_464                                                                                                                            |     13|
|1423  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_630                                                                                                                    |     13|
|1424  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__75    |      8|
|1425  |    mac_muladd_16s_5ns_21ns_21_1_1_U396                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_465                                                                                                                            |     22|
|1426  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_629                                                                                                                    |     22|
|1427  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__22    |      8|
|1428  |    mac_muladd_16s_5ns_21ns_21_1_1_U397                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_466                                                                                                                            |     29|
|1429  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_628                                                                                                                    |     29|
|1430  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__54    |      8|
|1431  |    mac_muladd_16s_5ns_21ns_21_1_1_U407                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_467                                                                                                                            |     31|
|1432  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_627                                                                                                                    |     31|
|1433  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__33    |      8|
|1434  |    mac_muladd_16s_5ns_21ns_21_1_1_U408                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_468                                                                                                                            |     13|
|1435  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_626                                                                                                                    |     13|
|1436  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__53    |      8|
|1437  |    mac_muladd_16s_5ns_21ns_21_1_1_U409                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_469                                                                                                                            |     14|
|1438  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_625                                                                                                                    |     14|
|1439  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__47    |      8|
|1440  |    mac_muladd_16s_5ns_21ns_21_1_1_U410                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_470                                                                                                                            |     44|
|1441  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_624                                                                                                                    |     44|
|1442  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__35    |      8|
|1443  |    mac_muladd_16s_5ns_21ns_21_1_1_U411                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_471                                                                                                                            |     45|
|1444  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_623                                                                                                                    |     45|
|1445  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__15    |      8|
|1446  |    mac_muladd_16s_5ns_21ns_21_1_1_U412                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_472                                                                                                                            |     31|
|1447  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_622                                                                                                                    |     31|
|1448  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__24    |      8|
|1449  |    mac_muladd_16s_5ns_21ns_21_1_1_U413                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_473                                                                                                                            |     13|
|1450  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_621                                                                                                                    |     13|
|1451  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__34    |      8|
|1452  |    mac_muladd_16s_5ns_21ns_21_1_1_U414                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_474                                                                                                                            |     22|
|1453  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_620                                                                                                                    |     22|
|1454  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__72    |      8|
|1455  |    mac_muladd_16s_5ns_21ns_21_1_1_U415                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_475                                                                                                                            |     29|
|1456  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_619                                                                                                                    |     29|
|1457  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__61    |      8|
|1458  |    mac_muladd_16s_5ns_21ns_21_1_1_U425                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_476                                                                                                                            |     31|
|1459  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_618                                                                                                                    |     31|
|1460  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__74    |      8|
|1461  |    mac_muladd_16s_5ns_21ns_21_1_1_U426                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_477                                                                                                                            |     13|
|1462  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_617                                                                                                                    |     13|
|1463  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__21    |      8|
|1464  |    mac_muladd_16s_5ns_21ns_21_1_1_U427                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_478                                                                                                                            |     14|
|1465  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_616                                                                                                                    |     14|
|1466  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__14    |      8|
|1467  |    mac_muladd_16s_5ns_21ns_21_1_1_U428                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_479                                                                                                                            |     44|
|1468  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_615                                                                                                                    |     44|
|1469  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__2     |      8|
|1470  |    mac_muladd_16s_5ns_21ns_21_1_1_U429                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_480                                                                                                                            |     45|
|1471  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_614                                                                                                                    |     45|
|1472  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__14    |      8|
|1473  |    mac_muladd_16s_5ns_21ns_21_1_1_U430                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_481                                                                                                                            |     31|
|1474  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_613                                                                                                                    |     31|
|1475  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__6     |      8|
|1476  |    mac_muladd_16s_5ns_21ns_21_1_1_U431                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_482                                                                                                                            |     13|
|1477  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_612                                                                                                                    |     13|
|1478  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__14    |      8|
|1479  |    mac_muladd_16s_5ns_21ns_21_1_1_U432                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_483                                                                                                                            |     22|
|1480  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_611                                                                                                                    |     22|
|1481  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__66    |      8|
|1482  |    mac_muladd_16s_5ns_21ns_21_1_1_U433                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_484                                                                                                                            |     29|
|1483  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_610                                                                                                                    |     29|
|1484  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__56    |      8|
|1485  |    mac_muladd_16s_5ns_21ns_21_1_1_U443                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_485                                                                                                                            |     31|
|1486  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_609                                                                                                                    |     31|
|1487  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__59    |      8|
|1488  |    mac_muladd_16s_5ns_21ns_21_1_1_U444                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_486                                                                                                                            |     13|
|1489  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_608                                                                                                                    |     13|
|1490  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__41    |      8|
|1491  |    mac_muladd_16s_5ns_21ns_21_1_1_U445                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_487                                                                                                                            |     14|
|1492  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_607                                                                                                                    |     14|
|1493  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__19    |      8|
|1494  |    mac_muladd_16s_5ns_21ns_21_1_1_U446                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_488                                                                                                                            |     44|
|1495  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_606                                                                                                                    |     44|
|1496  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_5ns_21ns_21_1_1_U446/model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U/p_funnel__1   |      8|
|1497  |    mac_muladd_16s_5ns_21ns_21_1_1_U447                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_489                                                                                                                            |     45|
|1498  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_605                                                                                                                    |     45|
|1499  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__11    |      8|
|1500  |    mac_muladd_16s_5ns_21ns_21_1_1_U448                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_490                                                                                                                            |     31|
|1501  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_604                                                                                                                    |     31|
|1502  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__21    |      8|
|1503  |    mac_muladd_16s_5ns_21ns_21_1_1_U449                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_491                                                                                                                            |     13|
|1504  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_603                                                                                                                    |     13|
|1505  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__28    |      8|
|1506  |    mac_muladd_16s_5ns_21ns_21_1_1_U450                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_492                                                                                                                            |     22|
|1507  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_602                                                                                                                    |     22|
|1508  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__86    |      8|
|1509  |    mac_muladd_16s_5ns_21ns_21_1_1_U451                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_493                                                                                                                            |     29|
|1510  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_601                                                                                                                    |     29|
|1511  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__76    |      8|
|1512  |    mac_muladd_16s_5ns_21ns_21_1_1_U461                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_494                                                                                                                            |     31|
|1513  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_600                                                                                                                    |     31|
|1514  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__95    |      8|
|1515  |    mac_muladd_16s_5ns_21ns_21_1_1_U462                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_495                                                                                                                            |     13|
|1516  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_599                                                                                                                    |     13|
|1517  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__17    |      8|
|1518  |    mac_muladd_16s_5ns_21ns_21_1_1_U463                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_496                                                                                                                            |     14|
|1519  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_598                                                                                                                    |     14|
|1520  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__28    |      8|
|1521  |    mac_muladd_16s_5ns_21ns_21_1_1_U464                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_497                                                                                                                            |     47|
|1522  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_597                                                                                                                    |     47|
|1523  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__30    |      8|
|1524  |    mac_muladd_16s_5ns_21ns_21_1_1_U465                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_498                                                                                                                            |     45|
|1525  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_596                                                                                                                    |     45|
|1526  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__1     |      8|
|1527  |    mac_muladd_16s_5ns_21ns_21_1_1_U466                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_499                                                                                                                            |     31|
|1528  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_595                                                                                                                    |     31|
|1529  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__88    |      8|
|1530  |    mac_muladd_16s_5ns_21ns_21_1_1_U467                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_500                                                                                                                            |     13|
|1531  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_594                                                                                                                    |     13|
|1532  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__98    |      8|
|1533  |    mac_muladd_16s_5ns_21ns_21_1_1_U468                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_501                                                                                                                            |     22|
|1534  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_593                                                                                                                    |     22|
|1535  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__50    |      8|
|1536  |    mac_muladd_16s_5ns_21ns_21_1_1_U469                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_502                                                                                                                            |     29|
|1537  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_592                                                                                                                    |     29|
|1538  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__42    |      8|
|1539  |    mac_muladd_16s_5ns_21ns_21_1_1_U479                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_503                                                                                                                            |     31|
|1540  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_591                                                                                                                    |     31|
|1541  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__39    |      8|
|1542  |    mac_muladd_16s_5ns_21ns_21_1_1_U480                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_504                                                                                                                            |     16|
|1543  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_590                                                                                                                    |     16|
|1544  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__33    |      8|
|1545  |    mac_muladd_16s_5ns_21ns_21_1_1_U481                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_505                                                                                                                            |     17|
|1546  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_589                                                                                                                    |     17|
|1547  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__50    |      8|
|1548  |    mac_muladd_16s_5ns_21ns_21_1_1_U482                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_506                                                                                                                            |     47|
|1549  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_588                                                                                                                    |     47|
|1550  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__15    |      8|
|1551  |    mac_muladd_16s_5ns_21ns_21_1_1_U483                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_507                                                                                                                            |     45|
|1552  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_587                                                                                                                    |     45|
|1553  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__8     |      8|
|1554  |    mac_muladd_16s_5ns_21ns_21_1_1_U484                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_508                                                                                                                            |     31|
|1555  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_586                                                                                                                    |     31|
|1556  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__25    |      8|
|1557  |    mac_muladd_16s_5ns_21ns_21_1_1_U485                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_509                                                                                                                            |     13|
|1558  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_585                                                                                                                    |     13|
|1559  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__36    |      8|
|1560  |    mac_muladd_16s_5ns_21ns_21_1_1_U486                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_510                                                                                                                            |     22|
|1561  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_584                                                                                                                    |     22|
|1562  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__12    |      8|
|1563  |    mac_muladd_16s_5ns_21ns_21_1_1_U487                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_511                                                                                                                            |     29|
|1564  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_583                                                                                                                    |     29|
|1565  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__2     |      8|
|1566  |    mac_muladd_16s_5ns_21ns_21_1_1_U497                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_512                                                                                                                            |     31|
|1567  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_582                                                                                                                    |     31|
|1568  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__69    |      8|
|1569  |    mac_muladd_16s_5ns_21ns_21_1_1_U498                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_513                                                                                                                            |     16|
|1570  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_581                                                                                                                    |     16|
|1571  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__51    |      8|
|1572  |    mac_muladd_16s_5ns_21ns_21_1_1_U499                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_514                                                                                                                            |     17|
|1573  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_580                                                                                                                    |     17|
|1574  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__45    |      8|
|1575  |    mac_muladd_16s_5ns_21ns_21_1_1_U500                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_515                                                                                                                            |     47|
|1576  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_579                                                                                                                    |     47|
|1577  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__5     |      8|
|1578  |    mac_muladd_16s_5ns_21ns_21_1_1_U501                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_516                                                                                                                            |     45|
|1579  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_578                                                                                                                    |     45|
|1580  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__2     |      8|
|1581  |    mac_muladd_16s_5ns_21ns_21_1_1_U502                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_517                                                                                                                            |     31|
|1582  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_577                                                                                                                    |     31|
|1583  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__92    |      8|
|1584  |    mac_muladd_16s_5ns_21ns_21_1_1_U503                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_518                                                                                                                            |     13|
|1585  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_576                                                                                                                    |     13|
|1586  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__1     |      8|
|1587  |    mac_muladd_16s_5ns_21ns_21_1_1_U504                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_519                                                                                                                            |     22|
|1588  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_575                                                                                                                    |     22|
|1589  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__48    |      8|
|1590  |    mac_muladd_16s_5ns_21ns_21_1_1_U505                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_520                                                                                                                            |     29|
|1591  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_574                                                                                                                    |     29|
|1592  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__52    |      8|
|1593  |    mac_muladd_16s_5ns_21ns_21_1_1_U515                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_521                                                                                                                            |     31|
|1594  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_573                                                                                                                    |     31|
|1595  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__65    |      8|
|1596  |    mac_muladd_16s_5ns_21ns_21_1_1_U516                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_522                                                                                                                            |     16|
|1597  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_572                                                                                                                    |     16|
|1598  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__6     |      8|
|1599  |    mac_muladd_16s_5ns_21ns_21_1_1_U517                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_523                                                                                                                            |     17|
|1600  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_571                                                                                                                    |     17|
|1601  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__18    |      8|
|1602  |    mac_muladd_16s_5ns_21ns_21_1_1_U518                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_524                                                                                                                            |     47|
|1603  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_570                                                                                                                    |     47|
|1604  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__49    |      8|
|1605  |    mac_muladd_16s_5ns_21ns_21_1_1_U519                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_525                                                                                                                            |     45|
|1606  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_569                                                                                                                    |     45|
|1607  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__6     |      8|
|1608  |    mac_muladd_16s_5ns_21ns_21_1_1_U520                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_526                                                                                                                            |     31|
|1609  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_568                                                                                                                    |     31|
|1610  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__40    |      8|
|1611  |    mac_muladd_16s_5ns_21ns_21_1_1_U521                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_527                                                                                                                            |     13|
|1612  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_567                                                                                                                    |     13|
|1613  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__20    |      8|
|1614  |    mac_muladd_16s_5ns_21ns_21_1_1_U522                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_528                                                                                                                            |     22|
|1615  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_566                                                                                                                    |     22|
|1616  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__49    |      8|
|1617  |    mac_muladd_16s_5ns_21ns_21_1_1_U523                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_529                                                                                                                            |     29|
|1618  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_565                                                                                                                    |     29|
|1619  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__18    |      8|
|1620  |    mac_muladd_16s_5ns_21ns_21_1_1_U533                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_530                                                                                                                            |     31|
|1621  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_564                                                                                                                    |     31|
|1622  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__97    |      8|
|1623  |    mac_muladd_16s_5ns_21ns_21_1_1_U534                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_531                                                                                                                            |     16|
|1624  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_563                                                                                                                    |     16|
|1625  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__8     |      8|
|1626  |    mac_muladd_16s_5ns_21ns_21_1_1_U535                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_532                                                                                                                            |     17|
|1627  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_562                                                                                                                    |     17|
|1628  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__7     |      8|
|1629  |    mac_muladd_16s_5ns_21ns_21_1_1_U536                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_533                                                                                                                            |     47|
|1630  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_561                                                                                                                    |     47|
|1631  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__4     |      8|
|1632  |    mac_muladd_16s_5ns_21ns_21_1_1_U537                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_534                                                                                                                            |     45|
|1633  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_560                                                                                                                    |     45|
|1634  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__16    |      8|
|1635  |    mac_muladd_16s_5ns_21ns_21_1_1_U538                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_535                                                                                                                            |     31|
|1636  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_559                                                                                                                    |     31|
|1637  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__79    |      8|
|1638  |    mac_muladd_16s_5ns_21ns_21_1_1_U539                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_536                                                                                                                            |     13|
|1639  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_558                                                                                                                    |     13|
|1640  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__81    |      8|
|1641  |    mac_muladd_16s_5ns_21ns_21_1_1_U540                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_537                                                                                                                            |     22|
|1642  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_557                                                                                                                    |     22|
|1643  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__68    |      8|
|1644  |    mac_muladd_16s_5ns_21ns_21_1_1_U541                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_538                                                                                                                            |     29|
|1645  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_556                                                                                                                    |     29|
|1646  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__58    |      8|
|1647  |    mac_muladd_16s_5ns_21ns_21_1_1_U551                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_539                                                                                                                            |     31|
|1648  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_555                                                                                                                    |     31|
|1649  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__43    |      8|
|1650  |    mac_muladd_16s_5ns_21ns_21_1_1_U552                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_540                                                                                                                            |     16|
|1651  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_554                                                                                                                    |     16|
|1652  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__22    |      8|
|1653  |    mac_muladd_16s_5ns_21ns_21_1_1_U553                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_541                                                                                                                            |     17|
|1654  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_553                                                                                                                    |     17|
|1655  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__57    |      8|
|1656  |    mac_muladd_16s_5ns_21ns_21_1_1_U554                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_542                                                                                                                            |     47|
|1657  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_552                                                                                                                    |     47|
|1658  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U381/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__44    |      8|
|1659  |    mac_muladd_16s_5ns_21ns_21_1_1_U555                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_543                                                                                                                            |     45|
|1660  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_551                                                                                                                    |     45|
|1661  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U474/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__5     |      8|
|1662  |    mac_muladd_16s_5ns_21ns_21_1_1_U556                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_544                                                                                                                            |     31|
|1663  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_550                                                                                                                    |     31|
|1664  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__47    |      8|
|1665  |    mac_muladd_16s_5ns_21ns_21_1_1_U557                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_545                                                                                                                            |     13|
|1666  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_549                                                                                                                    |     13|
|1667  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__60    |      8|
|1668  |    mac_muladd_16s_5ns_21ns_21_1_1_U558                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_546                                                                                                                            |     22|
|1669  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_548                                                                                                                    |     22|
|1670  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__67    |      8|
|1671  |    mac_muladd_16s_5ns_21ns_21_1_1_U559                                |model_test_mac_muladd_16s_5ns_21ns_21_1_1_547                                                                                                                            |     29|
|1672  |      model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0_U              |model_test_mac_muladd_16s_5ns_21ns_21_1_1_DSP48_0                                                                                                                        |     29|
|1673  |        p                                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_U0/mac_muladd_16s_4ns_21s_21_1_1_U406/model_test_mac_muladd_16s_4ns_21s_21_1_1_DSP48_2_U/p_funnel__57    |      8|
|1674  |  sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_5_2_10_U0            |model_test_sparse_flatten_ap_fixed_16_6_5_3_0_ap_uint_10_5_5_2_10_s                                                                                                      |   3942|
|1675  |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_U0     |model_test_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_20_20_3_10_s                                                                                               |  53723|
|1676  |  sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_U0 |model_test_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_10_2_4_s                                                                                           |   3548|
|1677  |  sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_U0          |model_test_sparse_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_10_2_s                                                                                                    |    322|
+------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:17 ; elapsed = 00:03:34 . Memory (MB): peak = 4396.781 ; gain = 1956.730 ; free physical = 116632 ; free virtual = 276770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 445 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:19 ; elapsed = 00:03:36 . Memory (MB): peak = 4400.691 ; gain = 1960.641 ; free physical = 130455 ; free virtual = 290593
Synthesis Optimization Complete : Time (s): cpu = 00:02:19 ; elapsed = 00:03:36 . Memory (MB): peak = 4400.691 ; gain = 1960.641 ; free physical = 130467 ; free virtual = 290592
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4400.691 ; gain = 0.000 ; free physical = 130406 ; free virtual = 290570
INFO: [Netlist 29-17] Analyzing 33554 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4787.844 ; gain = 0.000 ; free physical = 129851 ; free virtual = 290149
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19759 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 554 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 19204 instances

Synth Design complete | Checksum: df3cf598
INFO: [Common 17-83] Releasing license: Synthesis
206 Infos, 162 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:56 ; elapsed = 00:04:16 . Memory (MB): peak = 4787.844 ; gain = 2371.695 ; free physical = 129823 ; free virtual = 290121
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17559.896; main = 4072.099; forked = 14071.312
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22642.004; main = 4787.848; forked = 18245.219
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4851.875 ; gain = 64.031 ; free physical = 129671 ; free virtual = 290093

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10aade7ec

Time (s): cpu = 00:01:17 ; elapsed = 00:00:25 . Memory (MB): peak = 5175.266 ; gain = 323.391 ; free physical = 128725 ; free virtual = 289703

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 24 inverters resulting in an inversion of 347 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6bddd183

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 5320.219 ; gain = 0.000 ; free physical = 128580 ; free virtual = 289567
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 35 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 58df4ae9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5320.219 ; gain = 0.000 ; free physical = 128577 ; free virtual = 289563
INFO: [Opt 31-389] Phase Constant propagation created 12 cells and removed 22 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 236fb3b1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5320.219 ; gain = 0.000 ; free physical = 128545 ; free virtual = 289532
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 109483939

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 5320.219 ; gain = 0.000 ; free physical = 128532 ; free virtual = 289519
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: ebdf0b67

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 5320.219 ; gain = 0.000 ; free physical = 128521 ; free virtual = 289507
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               9  |              35  |                                              0  |
|  Constant propagation         |              12  |              22  |                                              0  |
|  Sweep                        |               3  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13b6ea139

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 5320.219 ; gain = 0.000 ; free physical = 128521 ; free virtual = 289508

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13b6ea139

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.23 . Memory (MB): peak = 5320.219 ; gain = 0.000 ; free physical = 128520 ; free virtual = 289510

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13b6ea139

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5320.219 ; gain = 0.000 ; free physical = 128520 ; free virtual = 289510

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5320.219 ; gain = 0.000 ; free physical = 128518 ; free virtual = 289509
Ending Netlist Obfuscation Task | Checksum: 13b6ea139

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5320.219 ; gain = 0.000 ; free physical = 128518 ; free virtual = 289509
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:48 ; elapsed = 00:00:46 . Memory (MB): peak = 5320.219 ; gain = 532.375 ; free physical = 128518 ; free virtual = 289509
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Apr  7 20:40:05 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h6m4s *****
INFO: [HLS 200-112] Total CPU user time: 973.33 seconds. Total CPU system time: 46.87 seconds. Total elapsed time: 1020.17 seconds; peak allocated memory: 2.839 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Apr  7 20:40:17 2025...
