/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [11:0] _02_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire [39:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [17:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~((celloutsig_0_5z | celloutsig_0_1z) & (_00_ | celloutsig_0_5z));
  assign celloutsig_1_18z = { celloutsig_1_2z[4:1], celloutsig_1_10z, celloutsig_1_12z } + celloutsig_1_17z[8:3];
  assign celloutsig_1_2z = in_data[139:131] + { in_data[168:161], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z[5:2], celloutsig_1_3z, celloutsig_1_3z } + { in_data[115:112], celloutsig_1_0z, celloutsig_1_0z };
  reg [7:0] _07_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 8'h00;
    else _07_ <= in_data[60:53];
  assign { _01_[7:6], _00_, _01_[4:0] } = _07_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 12'h000;
    else _02_ <= { in_data[155:151], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[25:10] && in_data[80:65];
  assign celloutsig_1_0z = in_data[143:137] && in_data[120:114];
  assign celloutsig_1_8z = { _02_[3:0], celloutsig_1_4z, _02_, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z } && { in_data[125:108], celloutsig_1_0z, _02_, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, _02_ } && { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, _02_ };
  assign celloutsig_1_11z = ! { celloutsig_1_2z[6:3], celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_1_13z = ! _02_[11:5];
  assign celloutsig_0_6z = celloutsig_0_3z & ~(_01_[0]);
  assign celloutsig_1_6z = celloutsig_1_1z[2] & ~(celloutsig_1_0z);
  assign celloutsig_1_12z = celloutsig_1_10z & ~(celloutsig_1_9z[14]);
  assign celloutsig_1_19z = celloutsig_1_17z[4:0] % { 1'h1, celloutsig_1_18z[4], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_0_4z = { _01_[1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, _01_[7:6], _00_, _01_[4:0] } % { 1'h1, in_data[18:6], celloutsig_0_3z };
  assign celloutsig_0_16z = in_data[82:43] % { 1'h1, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_1_1z = { in_data[124:113], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } * in_data[151:137];
  assign celloutsig_1_17z = - { celloutsig_1_4z[2:0], celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_15z = ~ { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_1z = & in_data[61:49];
  assign celloutsig_1_3z = & { celloutsig_1_2z[7:0], celloutsig_1_0z };
  assign celloutsig_1_7z = & { celloutsig_1_2z[5:4], celloutsig_1_1z };
  assign celloutsig_1_16z = & celloutsig_1_9z[16:14];
  assign celloutsig_0_3z = | { in_data[58:56], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, _01_[7:6], _00_, _01_[4:0], celloutsig_0_1z };
  assign celloutsig_0_13z = | in_data[62:54];
  assign celloutsig_0_5z = ~^ { celloutsig_0_4z[13:2], celloutsig_0_3z, _01_[7:6], _00_, _01_[4:0], celloutsig_0_1z };
  assign celloutsig_1_9z = { in_data[125:123], celloutsig_1_2z, celloutsig_1_4z } ~^ { celloutsig_1_2z[2], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_11z = in_data[9:7] ^ { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z };
  assign _01_[5] = _00_;
  assign { out_data[133:128], out_data[100:96], out_data[34:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z[31:0] };
endmodule
