//! **************************************************************************
// Written by: Map P.20131013 on Fri Feb 17 17:41:42 2023
//! **************************************************************************

SCHEMATIC START;
COMP "clk_si_vdspn" LOCATE = SITE "J17" LEVEL 1;
COMP "clk_si_vdspp" LOCATE = SITE "J16" LEVEL 1;
COMP "vd[10]" LOCATE = SITE "L14" LEVEL 1;
COMP "arwen_init_in_n" LOCATE = SITE "U8" LEVEL 1;
COMP "vd[11]" LOCATE = SITE "K14" LEVEL 1;
COMP "arwen_init_in_p" LOCATE = SITE "V8" LEVEL 1;
COMP "vd[20]" LOCATE = SITE "AE13" LEVEL 1;
COMP "vd[12]" LOCATE = SITE "K23" LEVEL 1;
COMP "vd[21]" LOCATE = SITE "AE12" LEVEL 1;
COMP "vd[13]" LOCATE = SITE "K22" LEVEL 1;
COMP "vd[30]" LOCATE = SITE "AF20" LEVEL 1;
COMP "vd[22]" LOCATE = SITE "AF23" LEVEL 1;
COMP "vd[14]" LOCATE = SITE "J12" LEVEL 1;
COMP "vd[31]" LOCATE = SITE "AF21" LEVEL 1;
COMP "vd[23]" LOCATE = SITE "AG23" LEVEL 1;
COMP "vd[15]" LOCATE = SITE "H12" LEVEL 1;
COMP "vd[24]" LOCATE = SITE "AF13" LEVEL 1;
COMP "vd[16]" LOCATE = SITE "G23" LEVEL 1;
COMP "vd[25]" LOCATE = SITE "AG12" LEVEL 1;
COMP "vd[17]" LOCATE = SITE "H23" LEVEL 1;
COMP "vd[26]" LOCATE = SITE "AE22" LEVEL 1;
COMP "vd[18]" LOCATE = SITE "K13" LEVEL 1;
COMP "vd[27]" LOCATE = SITE "AE23" LEVEL 1;
COMP "vd[19]" LOCATE = SITE "K12" LEVEL 1;
COMP "vd[28]" LOCATE = SITE "AE14" LEVEL 1;
COMP "vd[29]" LOCATE = SITE "AF14" LEVEL 1;
COMP "gtpd0_n" LOCATE = SITE "H3" LEVEL 1;
COMP "gtpd0_p" LOCATE = SITE "H4" LEVEL 1;
COMP "va_control" LOCATE = SITE "AF16" LEVEL 1;
COMP "rxn" LOCATE = SITE "H1" LEVEL 1;
COMP "rxp" LOCATE = SITE "G1" LEVEL 1;
COMP "txn" LOCATE = SITE "G2" LEVEL 1;
COMP "txp" LOCATE = SITE "F2" LEVEL 1;
COMP "va_fifofull" LOCATE = SITE "AE21" LEVEL 1;
COMP "arwen_data_a_n[0]" LOCATE = SITE "F19" LEVEL 1;
COMP "arwen_data_a_n[1]" LOCATE = SITE "D19" LEVEL 1;
COMP "arwen_data_a_n[2]" LOCATE = SITE "G18" LEVEL 1;
COMP "arwen_data_a_n[3]" LOCATE = SITE "E16" LEVEL 1;
COMP "arwen_data_a_p[0]" LOCATE = SITE "E19" LEVEL 1;
COMP "arwen_data_a_p[1]" LOCATE = SITE "E18" LEVEL 1;
COMP "arwen_data_a_p[2]" LOCATE = SITE "F18" LEVEL 1;
COMP "arwen_data_a_p[3]" LOCATE = SITE "E17" LEVEL 1;
COMP "arwen_data_b_n[0]" LOCATE = SITE "G5" LEVEL 1;
COMP "arwen_data_b_n[1]" LOCATE = SITE "F6" LEVEL 1;
COMP "arwen_data_b_n[2]" LOCATE = SITE "N9" LEVEL 1;
COMP "arwen_data_b_n[3]" LOCATE = SITE "H8" LEVEL 1;
COMP "arwen_data_b_n[4]" LOCATE = SITE "E7" LEVEL 1;
COMP "arwen_data_b_n[5]" LOCATE = SITE "G7" LEVEL 1;
COMP "arwen_data_b_n[6]" LOCATE = SITE "L9" LEVEL 1;
COMP "arwen_data_b_n[7]" LOCATE = SITE "L8" LEVEL 1;
COMP "arwen_data_b_n[8]" LOCATE = SITE "A25" LEVEL 1;
COMP "arwen_data_b_p[0]" LOCATE = SITE "H5" LEVEL 1;
COMP "arwen_data_b_n[9]" LOCATE = SITE "B28" LEVEL 1;
COMP "arwen_data_b_p[1]" LOCATE = SITE "F5" LEVEL 1;
COMP "arwen_data_b_p[2]" LOCATE = SITE "N10" LEVEL 1;
COMP "arwen_data_b_p[3]" LOCATE = SITE "G8" LEVEL 1;
COMP "arwen_data_b_p[4]" LOCATE = SITE "E6" LEVEL 1;
COMP "arwen_data_b_p[5]" LOCATE = SITE "G6" LEVEL 1;
COMP "arwen_data_b_p[6]" LOCATE = SITE "M10" LEVEL 1;
COMP "arwen_data_b_p[7]" LOCATE = SITE "M8" LEVEL 1;
COMP "arwen_data_c_n[0]" LOCATE = SITE "AA10" LEVEL 1;
COMP "arwen_data_b_p[8]" LOCATE = SITE "B26" LEVEL 1;
COMP "arwen_data_c_n[1]" LOCATE = SITE "AF5" LEVEL 1;
COMP "arwen_data_b_p[9]" LOCATE = SITE "C29" LEVEL 1;
COMP "arwen_data_c_n[2]" LOCATE = SITE "AD9" LEVEL 1;
COMP "arwen_data_c_n[3]" LOCATE = SITE "AA9" LEVEL 1;
COMP "arwen_data_c_n[4]" LOCATE = SITE "AC9" LEVEL 1;
COMP "arwen_data_c_p[0]" LOCATE = SITE "AB10" LEVEL 1;
COMP "arwen_data_c_p[1]" LOCATE = SITE "AG5" LEVEL 1;
COMP "arwen_data_c_p[2]" LOCATE = SITE "AE8" LEVEL 1;
COMP "arwen_data_c_p[3]" LOCATE = SITE "AA8" LEVEL 1;
COMP "arwen_data_c_p[4]" LOCATE = SITE "AC10" LEVEL 1;
COMP "vlff" LOCATE = SITE "AJ27" LEVEL 1;
PIN vlff_pin<0> = BEL "vlff" PINNAME PAD;
PIN "vlff_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "va_spyread" LOCATE = SITE "AF15" LEVEL 1;
COMP "va_fifoempty" LOCATE = SITE "AE16" LEVEL 1;
COMP "mezz_b_dr_n" LOCATE = SITE "L18" LEVEL 1;
COMP "mezz_b_dr_p" LOCATE = SITE "K17" LEVEL 1;
COMP "tcs_clk_n" LOCATE = SITE "AH22" LEVEL 1;
COMP "tcs_clk_p" LOCATE = SITE "AG22" LEVEL 1;
COMP "vxs_a_n[0]" LOCATE = SITE "AP31" LEVEL 1;
COMP "vxs_a_n[1]" LOCATE = SITE "AN29" LEVEL 1;
COMP "vxs_a_n[2]" LOCATE = SITE "AN27" LEVEL 1;
COMP "vxs_a_n[3]" LOCATE = SITE "AP25" LEVEL 1;
COMP "vxs_a_n[4]" LOCATE = SITE "AL31" LEVEL 1;
COMP "vxs_a_p[0]" LOCATE = SITE "AP30" LEVEL 1;
COMP "vxs_a_p[1]" LOCATE = SITE "AP29" LEVEL 1;
COMP "vxs_a_p[2]" LOCATE = SITE "AP27" LEVEL 1;
COMP "vxs_a_p[3]" LOCATE = SITE "AP26" LEVEL 1;
COMP "vxs_a_p[4]" LOCATE = SITE "AM31" LEVEL 1;
COMP "arwen_data_b_n[10]" LOCATE = SITE "C25" LEVEL 1;
COMP "arwen_data_b_n[11]" LOCATE = SITE "A28" LEVEL 1;
COMP "arwen_data_b_n[12]" LOCATE = SITE "D25" LEVEL 1;
COMP "arwen_data_b_n[20]" LOCATE = SITE "U10" LEVEL 1;
COMP "arwen_data_b_n[13]" LOCATE = SITE "A26" LEVEL 1;
COMP "arwen_data_b_n[21]" LOCATE = SITE "T11" LEVEL 1;
COMP "arwen_data_b_n[14]" LOCATE = SITE "A24" LEVEL 1;
COMP "arwen_data_b_n[30]" LOCATE = SITE "AC5" LEVEL 1;
COMP "arwen_data_b_n[22]" LOCATE = SITE "P10" LEVEL 1;
COMP "arwen_data_b_n[31]" LOCATE = SITE "AD7" LEVEL 1;
COMP "arwen_data_b_n[15]" LOCATE = SITE "C27" LEVEL 1;
COMP "arwen_data_b_n[23]" LOCATE = SITE "T6" LEVEL 1;
COMP "arwen_data_b_n[16]" LOCATE = SITE "R8" LEVEL 1;
COMP "arwen_data_b_n[24]" LOCATE = SITE "Y6" LEVEL 1;
COMP "arwen_data_b_n[25]" LOCATE = SITE "AD5" LEVEL 1;
COMP "arwen_data_b_n[17]" LOCATE = SITE "U7" LEVEL 1;
COMP "arwen_data_b_n[18]" LOCATE = SITE "N7" LEVEL 1;
COMP "arwen_data_b_n[26]" LOCATE = SITE "Y7" LEVEL 1;
COMP "arwen_data_b_n[27]" LOCATE = SITE "AB5" LEVEL 1;
COMP "arwen_data_b_n[19]" LOCATE = SITE "P9" LEVEL 1;
COMP "arwen_data_b_n[28]" LOCATE = SITE "AE6" LEVEL 1;
COMP "arwen_data_b_n[29]" LOCATE = SITE "AB7" LEVEL 1;
COMP "arwen_data_b_p[10]" LOCATE = SITE "B25" LEVEL 1;
COMP "arwen_data_b_p[11]" LOCATE = SITE "A29" LEVEL 1;
COMP "arwen_data_b_p[12]" LOCATE = SITE "C24" LEVEL 1;
COMP "arwen_data_b_p[20]" LOCATE = SITE "T9" LEVEL 1;
COMP "arwen_data_b_p[13]" LOCATE = SITE "B27" LEVEL 1;
COMP "arwen_data_b_p[21]" LOCATE = SITE "T10" LEVEL 1;
COMP "arwen_data_b_p[14]" LOCATE = SITE "A23" LEVEL 1;
COMP "arwen_data_b_p[30]" LOCATE = SITE "AC4" LEVEL 1;
COMP "arwen_data_b_p[22]" LOCATE = SITE "R11" LEVEL 1;
COMP "arwen_data_b_p[31]" LOCATE = SITE "AC7" LEVEL 1;
COMP "arwen_data_b_p[15]" LOCATE = SITE "D26" LEVEL 1;
COMP "arwen_data_b_p[23]" LOCATE = SITE "R6" LEVEL 1;
COMP "arwen_data_b_p[16]" LOCATE = SITE "R7" LEVEL 1;
COMP "arwen_data_b_p[24]" LOCATE = SITE "W6" LEVEL 1;
COMP "arwen_data_b_p[25]" LOCATE = SITE "AD4" LEVEL 1;
COMP "arwen_data_b_p[17]" LOCATE = SITE "T8" LEVEL 1;
COMP "arwen_data_b_p[26]" LOCATE = SITE "AA6" LEVEL 1;
COMP "arwen_data_b_p[18]" LOCATE = SITE "N8" LEVEL 1;
COMP "arwen_data_b_p[27]" LOCATE = SITE "AA5" LEVEL 1;
COMP "arwen_data_b_p[19]" LOCATE = SITE "R9" LEVEL 1;
COMP "arwen_data_b_p[28]" LOCATE = SITE "AD6" LEVEL 1;
COMP "arwen_data_b_p[29]" LOCATE = SITE "AB6" LEVEL 1;
COMP "arwen_data_c_n[15]" LOCATE = SITE "J7" LEVEL 1;
COMP "gp[0]" LOCATE = SITE "AH25" LEVEL 1;
COMP "gp[1]" LOCATE = SITE "AG27" LEVEL 1;
COMP "gp[2]" LOCATE = SITE "AK28" LEVEL 1;
COMP "arwen_data_c_p[15]" LOCATE = SITE "H7" LEVEL 1;
COMP "vuclk" LOCATE = SITE "AJ20" LEVEL 1;
COMP "vuwen" LOCATE = SITE "AM17" LEVEL 1;
COMP "vud[10]" LOCATE = SITE "AK19" LEVEL 1;
COMP "vud[11]" LOCATE = SITE "AJ21" LEVEL 1;
COMP "vud[20]" LOCATE = SITE "AL14" LEVEL 1;
COMP "vud[12]" LOCATE = SITE "AL19" LEVEL 1;
COMP "vud[13]" LOCATE = SITE "AJ22" LEVEL 1;
COMP "vud[21]" LOCATE = SITE "AK14" LEVEL 1;
COMP "vud[22]" LOCATE = SITE "AJ14" LEVEL 1;
COMP "vud[14]" LOCATE = SITE "AJ19" LEVEL 1;
COMP "vud[30]" LOCATE = SITE "AK17" LEVEL 1;
COMP "vud[31]" LOCATE = SITE "AL16" LEVEL 1;
COMP "vud[15]" LOCATE = SITE "AL18" LEVEL 1;
COMP "vud[23]" LOCATE = SITE "AM15" LEVEL 1;
COMP "vud[24]" LOCATE = SITE "AJ16" LEVEL 1;
COMP "vud[16]" LOCATE = SITE "AL13" LEVEL 1;
COMP "vud[25]" LOCATE = SITE "AK12" LEVEL 1;
COMP "vud[17]" LOCATE = SITE "AL15" LEVEL 1;
COMP "vud[26]" LOCATE = SITE "AJ17" LEVEL 1;
COMP "vud[18]" LOCATE = SITE "AK13" LEVEL 1;
COMP "vud[27]" LOCATE = SITE "AJ15" LEVEL 1;
COMP "vud[19]" LOCATE = SITE "AK16" LEVEL 1;
COMP "vud[28]" LOCATE = SITE "AJ12" LEVEL 1;
COMP "vud[29]" LOCATE = SITE "AK18" LEVEL 1;
COMP "trg_led[0]" LOCATE = SITE "AG25" LEVEL 1;
COMP "trg_led[1]" LOCATE = SITE "AF24" LEVEL 1;
COMP "vudw[0]" LOCATE = SITE "AP17" LEVEL 1;
COMP "vudw[1]" LOCATE = SITE "AN15" LEVEL 1;
COMP "vsreset" LOCATE = SITE "AE28" LEVEL 1;
COMP "vureset" LOCATE = SITE "AM16" LEVEL 1;
COMP "arwen_cclk_out_n" LOCATE = SITE "V9" LEVEL 1;
COMP "arwen_cclk_out_p" LOCATE = SITE "V10" LEVEL 1;
COMP "vxs_sda" LOCATE = SITE "AK26" LEVEL 1;
COMP "vxs_scl" LOCATE = SITE "AK27" LEVEL 1;
COMP "tcs_data_n" LOCATE = SITE "AG13" LEVEL 1;
COMP "tcs_data_p" LOCATE = SITE "AH12" LEVEL 1;
COMP "vd[0]" LOCATE = SITE "L21" LEVEL 1;
COMP "vd[1]" LOCATE = SITE "L20" LEVEL 1;
COMP "vd[2]" LOCATE = SITE "L15" LEVEL 1;
COMP "vd[3]" LOCATE = SITE "L16" LEVEL 1;
COMP "vd[4]" LOCATE = SITE "J22" LEVEL 1;
COMP "vd[5]" LOCATE = SITE "K21" LEVEL 1;
COMP "vd[6]" LOCATE = SITE "K16" LEVEL 1;
COMP "vd[7]" LOCATE = SITE "J15" LEVEL 1;
COMP "vd[8]" LOCATE = SITE "G22" LEVEL 1;
COMP "vd[9]" LOCATE = SITE "H22" LEVEL 1;
COMP "arwen_d0_n" LOCATE = SITE "W9" LEVEL 1;
COMP "arwen_d0_p" LOCATE = SITE "W10" LEVEL 1;
COMP "clk_40mhz_vdsp" LOCATE = SITE "AH27" LEVEL 1;
COMP "arwen_prog_out_n" LOCATE = SITE "B22" LEVEL 1;
COMP "arwen_prog_out_p" LOCATE = SITE "C22" LEVEL 1;
COMP "va_ublaze" LOCATE = SITE "AD20" LEVEL 1;
COMP "amc_port_n[0][0]" LOCATE = SITE "D32" LEVEL 1;
COMP "amc_port_n[0][1]" LOCATE = SITE "D34" LEVEL 1;
COMP "amc_port_n[0][2]" LOCATE = SITE "E33" LEVEL 1;
COMP "amc_port_n[0][3]" LOCATE = SITE "E34" LEVEL 1;
COMP "amc_port_n[0][4]" LOCATE = SITE "F34" LEVEL 1;
COMP "amc_port_n[0][5]" LOCATE = SITE "H32" LEVEL 1;
COMP "amc_port_n[0][6]" LOCATE = SITE "H33" LEVEL 1;
COMP "amc_port_n[0][7]" LOCATE = SITE "J34" LEVEL 1;
COMP "amc_port_n[1][0]" LOCATE = SITE "F20" LEVEL 1;
COMP "amc_port_n[0][8]" LOCATE = SITE "K32" LEVEL 1;
COMP "amc_port_n[1][1]" LOCATE = SITE "G26" LEVEL 1;
COMP "amc_port_n[0][9]" LOCATE = SITE "K34" LEVEL 1;
COMP "amc_port_n[1][2]" LOCATE = SITE "F26" LEVEL 1;
COMP "amc_port_n[1][3]" LOCATE = SITE "G21" LEVEL 1;
COMP "amc_port_n[1][4]" LOCATE = SITE "D30" LEVEL 1;
COMP "amc_port_n[1][5]" LOCATE = SITE "D29" LEVEL 1;
COMP "amc_port_n[1][6]" LOCATE = SITE "A31" LEVEL 1;
COMP "amc_port_n[1][7]" LOCATE = SITE "B30" LEVEL 1;
COMP "amc_port_n[1][8]" LOCATE = SITE "D27" LEVEL 1;
COMP "amc_port_n[2][0]" LOCATE = SITE "R27" LEVEL 1;
COMP "amc_port_n[1][9]" LOCATE = SITE "E24" LEVEL 1;
COMP "amc_port_n[2][1]" LOCATE = SITE "M26" LEVEL 1;
COMP "amc_port_n[2][2]" LOCATE = SITE "T26" LEVEL 1;
COMP "amc_port_n[2][3]" LOCATE = SITE "P29" LEVEL 1;
COMP "amc_port_n[2][4]" LOCATE = SITE "K29" LEVEL 1;
COMP "amc_port_n[2][5]" LOCATE = SITE "M30" LEVEL 1;
COMP "amc_port_n[2][6]" LOCATE = SITE "L31" LEVEL 1;
COMP "amc_port_n[2][7]" LOCATE = SITE "N30" LEVEL 1;
COMP "amc_port_n[3][0]" LOCATE = SITE "M27" LEVEL 1;
COMP "amc_port_n[2][8]" LOCATE = SITE "P30" LEVEL 1;
COMP "amc_port_n[3][1]" LOCATE = SITE "L28" LEVEL 1;
COMP "amc_port_n[2][9]" LOCATE = SITE "R29" LEVEL 1;
COMP "amc_port_n[3][2]" LOCATE = SITE "K26" LEVEL 1;
COMP "amc_port_n[3][3]" LOCATE = SITE "H27" LEVEL 1;
COMP "amc_port_n[3][4]" LOCATE = SITE "G28" LEVEL 1;
COMP "amc_port_n[3][5]" LOCATE = SITE "F28" LEVEL 1;
COMP "amc_port_n[3][6]" LOCATE = SITE "E27" LEVEL 1;
COMP "amc_port_n[3][7]" LOCATE = SITE "L26" LEVEL 1;
COMP "amc_port_n[4][0]" LOCATE = SITE "AE31" LEVEL 1;
COMP "amc_port_n[3][8]" LOCATE = SITE "J25" LEVEL 1;
COMP "amc_port_n[3][9]" LOCATE = SITE "L24" LEVEL 1;
COMP "amc_port_n[4][1]" LOCATE = SITE "Y34" LEVEL 1;
COMP "amc_port_n[4][2]" LOCATE = SITE "AA33" LEVEL 1;
COMP "amc_port_n[4][3]" LOCATE = SITE "W32" LEVEL 1;
COMP "amc_port_n[4][4]" LOCATE = SITE "T30" LEVEL 1;
COMP "amc_port_n[4][5]" LOCATE = SITE "R31" LEVEL 1;
COMP "amc_port_n[4][6]" LOCATE = SITE "AG30" LEVEL 1;
COMP "amc_port_n[4][7]" LOCATE = SITE "AH30" LEVEL 1;
COMP "amc_port_n[4][8]" LOCATE = SITE "AK32" LEVEL 1;
COMP "amc_port_n[5][0]" LOCATE = SITE "AM32" LEVEL 1;
COMP "amc_port_n[4][9]" LOCATE = SITE "AK31" LEVEL 1;
COMP "amc_port_n[5][1]" LOCATE = SITE "AL33" LEVEL 1;
COMP "amc_port_n[5][2]" LOCATE = SITE "AK33" LEVEL 1;
COMP "amc_port_n[5][3]" LOCATE = SITE "AJ34" LEVEL 1;
COMP "amc_port_n[5][4]" LOCATE = SITE "AH33" LEVEL 1;
COMP "amc_port_n[5][5]" LOCATE = SITE "AH32" LEVEL 1;
COMP "amc_port_n[5][6]" LOCATE = SITE "AE33" LEVEL 1;
COMP "amc_port_n[5][7]" LOCATE = SITE "AE34" LEVEL 1;
COMP "amc_port_n[5][8]" LOCATE = SITE "AE32" LEVEL 1;
COMP "amc_port_n[6][0]" LOCATE = SITE "F30" LEVEL 1;
COMP "amc_port_n[5][9]" LOCATE = SITE "AD34" LEVEL 1;
COMP "amc_port_n[6][1]" LOCATE = SITE "G31" LEVEL 1;
COMP "amc_port_n[6][2]" LOCATE = SITE "J29" LEVEL 1;
COMP "amc_port_n[6][3]" LOCATE = SITE "J31" LEVEL 1;
COMP "amc_port_n[6][4]" LOCATE = SITE "N32" LEVEL 1;
COMP "amc_port_n[6][5]" LOCATE = SITE "N34" LEVEL 1;
COMP "amc_port_n[6][6]" LOCATE = SITE "R32" LEVEL 1;
COMP "amc_port_n[6][7]" LOCATE = SITE "R34" LEVEL 1;
COMP "amc_port_n[7][0]" LOCATE = SITE "AC30" LEVEL 1;
COMP "amc_port_n[6][8]" LOCATE = SITE "T34" LEVEL 1;
COMP "amc_port_n[7][1]" LOCATE = SITE "AA31" LEVEL 1;
COMP "amc_port_n[6][9]" LOCATE = SITE "U31" LEVEL 1;
COMP "amc_port_n[7][2]" LOCATE = SITE "AA30" LEVEL 1;
COMP "amc_port_n[7][3]" LOCATE = SITE "Y31" LEVEL 1;
COMP "amc_port_n[7][4]" LOCATE = SITE "Y29" LEVEL 1;
COMP "amc_port_n[7][5]" LOCATE = SITE "W30" LEVEL 1;
COMP "amc_port_n[7][6]" LOCATE = SITE "V29" LEVEL 1;
COMP "amc_port_n[7][7]" LOCATE = SITE "W27" LEVEL 1;
COMP "amc_port_p[0][0]" LOCATE = SITE "C32" LEVEL 1;
COMP "amc_port_n[7][8]" LOCATE = SITE "V27" LEVEL 1;
COMP "amc_port_p[0][1]" LOCATE = SITE "C34" LEVEL 1;
COMP "amc_port_n[7][9]" LOCATE = SITE "W26" LEVEL 1;
COMP "amc_port_p[0][2]" LOCATE = SITE "E32" LEVEL 1;
COMP "amc_port_p[0][3]" LOCATE = SITE "F33" LEVEL 1;
COMP "amc_port_p[0][4]" LOCATE = SITE "G33" LEVEL 1;
COMP "amc_port_p[0][5]" LOCATE = SITE "G32" LEVEL 1;
COMP "amc_port_p[0][6]" LOCATE = SITE "J32" LEVEL 1;
COMP "amc_port_p[0][7]" LOCATE = SITE "H34" LEVEL 1;
COMP "amc_port_p[1][0]" LOCATE = SITE "G20" LEVEL 1;
COMP "amc_port_p[0][8]" LOCATE = SITE "K33" LEVEL 1;
COMP "amc_port_p[1][1]" LOCATE = SITE "G25" LEVEL 1;
COMP "amc_port_p[0][9]" LOCATE = SITE "L34" LEVEL 1;
COMP "amc_port_p[1][2]" LOCATE = SITE "F25" LEVEL 1;
COMP "amc_port_p[1][3]" LOCATE = SITE "F21" LEVEL 1;
COMP "amc_port_p[1][4]" LOCATE = SITE "D31" LEVEL 1;
COMP "amc_port_p[1][5]" LOCATE = SITE "C30" LEVEL 1;
COMP "amc_port_p[1][6]" LOCATE = SITE "B31" LEVEL 1;
COMP "amc_port_p[1][7]" LOCATE = SITE "A30" LEVEL 1;
COMP "amc_port_p[1][8]" LOCATE = SITE "C28" LEVEL 1;
COMP "amc_port_p[2][0]" LOCATE = SITE "R26" LEVEL 1;
COMP "amc_port_p[1][9]" LOCATE = SITE "F24" LEVEL 1;
COMP "amc_port_p[2][1]" LOCATE = SITE "M25" LEVEL 1;
COMP "amc_port_p[2][2]" LOCATE = SITE "U26" LEVEL 1;
COMP "amc_port_p[2][3]" LOCATE = SITE "N29" LEVEL 1;
COMP "amc_port_p[2][4]" LOCATE = SITE "L29" LEVEL 1;
COMP "amc_port_p[2][5]" LOCATE = SITE "L30" LEVEL 1;
COMP "amc_port_p[2][6]" LOCATE = SITE "K31" LEVEL 1;
COMP "amc_port_p[2][7]" LOCATE = SITE "M31" LEVEL 1;
COMP "amc_port_p[3][0]" LOCATE = SITE "N27" LEVEL 1;
COMP "amc_port_p[2][8]" LOCATE = SITE "P31" LEVEL 1;
COMP "amc_port_p[3][1]" LOCATE = SITE "K28" LEVEL 1;
COMP "amc_port_p[2][9]" LOCATE = SITE "R28" LEVEL 1;
COMP "amc_port_p[3][2]" LOCATE = SITE "K27" LEVEL 1;
COMP "amc_port_p[3][3]" LOCATE = SITE "G27" LEVEL 1;
COMP "amc_port_p[3][4]" LOCATE = SITE "H28" LEVEL 1;
COMP "amc_port_p[3][5]" LOCATE = SITE "E28" LEVEL 1;
COMP "amc_port_p[3][6]" LOCATE = SITE "E26" LEVEL 1;
COMP "amc_port_p[3][7]" LOCATE = SITE "L25" LEVEL 1;
COMP "amc_port_p[4][0]" LOCATE = SITE "AD31" LEVEL 1;
COMP "amc_port_p[3][8]" LOCATE = SITE "J24" LEVEL 1;
COMP "amc_port_p[4][1]" LOCATE = SITE "AA34" LEVEL 1;
COMP "amc_port_p[3][9]" LOCATE = SITE "K24" LEVEL 1;
COMP "amc_port_p[4][2]" LOCATE = SITE "Y33" LEVEL 1;
COMP "amc_port_p[4][3]" LOCATE = SITE "Y32" LEVEL 1;
COMP "amc_port_p[4][4]" LOCATE = SITE "U30" LEVEL 1;
COMP "amc_port_p[4][5]" LOCATE = SITE "T31" LEVEL 1;
COMP "amc_port_p[4][6]" LOCATE = SITE "AH29" LEVEL 1;
COMP "amc_port_p[4][7]" LOCATE = SITE "AJ30" LEVEL 1;
COMP "amc_port_p[4][8]" LOCATE = SITE "AJ32" LEVEL 1;
COMP "amc_port_p[5][0]" LOCATE = SITE "AM33" LEVEL 1;
COMP "amc_port_p[4][9]" LOCATE = SITE "AJ31" LEVEL 1;
COMP "amc_port_p[5][1]" LOCATE = SITE "AL34" LEVEL 1;
COMP "amc_port_p[5][2]" LOCATE = SITE "AK34" LEVEL 1;
COMP "amc_port_p[5][3]" LOCATE = SITE "AH34" LEVEL 1;
COMP "amc_port_p[5][4]" LOCATE = SITE "AG33" LEVEL 1;
COMP "amc_port_p[5][5]" LOCATE = SITE "AG32" LEVEL 1;
COMP "amc_port_p[5][6]" LOCATE = SITE "AF33" LEVEL 1;
COMP "amc_port_p[5][7]" LOCATE = SITE "AF34" LEVEL 1;
COMP "amc_port_p[5][8]" LOCATE = SITE "AD32" LEVEL 1;
COMP "amc_port_p[6][0]" LOCATE = SITE "G30" LEVEL 1;
COMP "amc_port_p[5][9]" LOCATE = SITE "AC34" LEVEL 1;
COMP "amc_port_p[6][1]" LOCATE = SITE "H30" LEVEL 1;
COMP "amc_port_p[6][2]" LOCATE = SITE "H29" LEVEL 1;
COMP "amc_port_p[6][3]" LOCATE = SITE "J30" LEVEL 1;
COMP "amc_port_p[6][4]" LOCATE = SITE "P32" LEVEL 1;
COMP "va_strobe" LOCATE = SITE "AE19" LEVEL 1;
COMP "amc_port_p[6][5]" LOCATE = SITE "P34" LEVEL 1;
COMP "amc_port_p[6][6]" LOCATE = SITE "R33" LEVEL 1;
COMP "amc_port_p[6][7]" LOCATE = SITE "T33" LEVEL 1;
COMP "amc_port_p[7][0]" LOCATE = SITE "AB30" LEVEL 1;
COMP "amc_port_p[6][8]" LOCATE = SITE "U33" LEVEL 1;
COMP "amc_port_p[7][1]" LOCATE = SITE "AB31" LEVEL 1;
COMP "amc_port_p[6][9]" LOCATE = SITE "U32" LEVEL 1;
COMP "amc_port_p[7][2]" LOCATE = SITE "AA29" LEVEL 1;
COMP "amc_port_p[7][3]" LOCATE = SITE "W31" LEVEL 1;
COMP "amc_port_p[7][4]" LOCATE = SITE "Y28" LEVEL 1;
COMP "amc_port_p[7][5]" LOCATE = SITE "V30" LEVEL 1;
COMP "amc_port_p[7][6]" LOCATE = SITE "W29" LEVEL 1;
COMP "amc_port_p[7][7]" LOCATE = SITE "Y27" LEVEL 1;
COMP "amc_port_p[7][8]" LOCATE = SITE "V28" LEVEL 1;
COMP "amc_port_p[7][9]" LOCATE = SITE "Y26" LEVEL 1;
COMP "arwen_data_clk_n" LOCATE = SITE "G16" LEVEL 1;
COMP "arwen_data_clk_p" LOCATE = SITE "G15" LEVEL 1;
COMP "dqa[0]" LOCATE = SITE "AB26" LEVEL 1;
PIN dqa[0]_pin<0> = BEL "dqa[0]" PINNAME PAD;
PIN "dqa[0]_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "dqa[1]" LOCATE = SITE "AB25" LEVEL 1;
PIN dqa[1]_pin<0> = BEL "dqa[1]" PINNAME PAD;
PIN "dqa[1]_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "dqa[2]" LOCATE = SITE "AA24" LEVEL 1;
PIN dqa[2]_pin<0> = BEL "dqa[2]" PINNAME PAD;
PIN "dqa[2]_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "dqa[3]" LOCATE = SITE "Y24" LEVEL 1;
PIN dqa[3]_pin<0> = BEL "dqa[3]" PINNAME PAD;
PIN "dqa[3]_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "dqa[4]" LOCATE = SITE "AC27" LEVEL 1;
PIN dqa[4]_pin<0> = BEL "dqa[4]" PINNAME PAD;
PIN "dqa[4]_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "dqa[5]" LOCATE = SITE "AB27" LEVEL 1;
PIN dqa[5]_pin<0> = BEL "dqa[5]" PINNAME PAD;
PIN "dqa[5]_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "dqa[6]" LOCATE = SITE "AA26" LEVEL 1;
PIN dqa[6]_pin<0> = BEL "dqa[6]" PINNAME PAD;
PIN "dqa[6]_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "dqa[7]" LOCATE = SITE "AA25" LEVEL 1;
PIN dqa[7]_pin<0> = BEL "dqa[7]" PINNAME PAD;
PIN "dqa[7]_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "vud[0]" LOCATE = SITE "AH24" LEVEL 1;
COMP "vud[1]" LOCATE = SITE "AL23" LEVEL 1;
COMP "vud[2]" LOCATE = SITE "AH23" LEVEL 1;
COMP "vud[3]" LOCATE = SITE "AK24" LEVEL 1;
COMP "vud[4]" LOCATE = SITE "AL21" LEVEL 1;
COMP "vud[5]" LOCATE = SITE "AK23" LEVEL 1;
COMP "vud[6]" LOCATE = SITE "AK21" LEVEL 1;
COMP "vud[7]" LOCATE = SITE "AK22" LEVEL 1;
COMP "vud[8]" LOCATE = SITE "AL20" LEVEL 1;
COMP "vud[9]" LOCATE = SITE "AJ24" LEVEL 1;
COMP "vldown" LOCATE = SITE "AN17" LEVEL 1;
PIN vldown_pin<0> = BEL "vldown" PINNAME PAD;
PIN "vldown_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "vuctrl" LOCATE = SITE "AP15" LEVEL 1;
COMP "iic_gp_sda[0]" LOCATE = SITE "AG28" LEVEL 1;
COMP "iic_gp_sda[1]" LOCATE = SITE "AC25" LEVEL 1;
COMP "vutest" LOCATE = SITE "AP16" LEVEL 1;
COMP "iic_gp_scl[0]" LOCATE = SITE "AH28" LEVEL 1;
COMP "iic_gp_scl[1]" LOCATE = SITE "AC24" LEVEL 1;
COMP "si_a_lol" LOCATE = SITE "AC28" LEVEL 1;
COMP "si_a_los" LOCATE = SITE "AD27" LEVEL 1;
COMP "si_b_lol" LOCATE = SITE "AD24" LEVEL 1;
COMP "si_b_los" LOCATE = SITE "AE24" LEVEL 1;
COMP "si_a_rst" LOCATE = SITE "AA28" LEVEL 1;
COMP "si_b_rst" LOCATE = SITE "AD25" LEVEL 1;
COMP "si_g_lol" LOCATE = SITE "AF26" LEVEL 1;
COMP "si_g_los" LOCATE = SITE "AE26" LEVEL 1;
COMP "si_g_rst" LOCATE = SITE "AE27" LEVEL 1;
COMP "va_ready" LOCATE = SITE "AE17" LEVEL 1;
COMP "iic_si_sda" LOCATE = SITE "AB28" LEVEL 1;
COMP "iic_si_scl" LOCATE = SITE "AD26" LEVEL 1;
COMP "va_write" LOCATE = SITE "AD19" LEVEL 1;
COMP "tcs_lock" LOCATE = SITE "AG26" LEVEL 1;
COMP "tcs_rate" LOCATE = SITE "AF25" LEVEL 1;
COMP "amc_port_n[0][10]" LOCATE = SITE "M32" LEVEL 1;
COMP "amc_port_n[0][11]" LOCATE = SITE "M33" LEVEL 1;
COMP "amc_port_n[0][14]" LOCATE = SITE "K19" LEVEL 1;
COMP "amc_port_n[1][10]" LOCATE = SITE "E23" LEVEL 1;
COMP "amc_port_n[1][11]" LOCATE = SITE "F23" LEVEL 1;
COMP "amc_port_n[1][14]" LOCATE = SITE "J21" LEVEL 1;
COMP "amc_port_n[2][10]" LOCATE = SITE "T29" LEVEL 1;
COMP "amc_port_n[2][11]" LOCATE = SITE "U28" LEVEL 1;
COMP "amc_port_n[2][14]" LOCATE = SITE "J19" LEVEL 1;
COMP "amc_port_n[3][10]" LOCATE = SITE "N25" LEVEL 1;
COMP "amc_port_n[3][11]" LOCATE = SITE "P24" LEVEL 1;
COMP "amc_port_n[3][14]" LOCATE = SITE "H18" LEVEL 1;
COMP "amc_port_n[4][10]" LOCATE = SITE "AL30" LEVEL 1;
COMP "amc_port_n[4][11]" LOCATE = SITE "AM30" LEVEL 1;
COMP "amc_port_n[4][14]" LOCATE = SITE "AG20" LEVEL 1;
COMP "amc_port_n[5][10]" LOCATE = SITE "AB32" LEVEL 1;
COMP "amc_port_n[5][11]" LOCATE = SITE "AB33" LEVEL 1;
COMP "amc_port_n[5][14]" LOCATE = SITE "AF19" LEVEL 1;
COMP "amc_port_n[6][10]" LOCATE = SITE "V33" LEVEL 1;
COMP "amc_port_n[6][11]" LOCATE = SITE "V34" LEVEL 1;
COMP "amc_port_n[6][14]" LOCATE = SITE "AH19" LEVEL 1;
COMP "amc_port_n[7][10]" LOCATE = SITE "W25" LEVEL 1;
COMP "amc_port_n[7][11]" LOCATE = SITE "V24" LEVEL 1;
COMP "amc_port_n[7][14]" LOCATE = SITE "H20" LEVEL 1;
COMP "amc_port_p[0][10]" LOCATE = SITE "L33" LEVEL 1;
COMP "amc_port_p[0][11]" LOCATE = SITE "N33" LEVEL 1;
COMP "amc_port_p[0][14]" LOCATE = SITE "L19" LEVEL 1;
COMP "amc_port_p[1][10]" LOCATE = SITE "D24" LEVEL 1;
COMP "amc_port_p[1][11]" LOCATE = SITE "E22" LEVEL 1;
COMP "amc_port_p[1][14]" LOCATE = SITE "J20" LEVEL 1;
COMP "amc_port_p[2][10]" LOCATE = SITE "T28" LEVEL 1;
COMP "amc_port_p[2][11]" LOCATE = SITE "U27" LEVEL 1;
COMP "amc_port_p[2][14]" LOCATE = SITE "K18" LEVEL 1;
COMP "amc_port_p[3][10]" LOCATE = SITE "P25" LEVEL 1;
COMP "amc_port_p[3][11]" LOCATE = SITE "N24" LEVEL 1;
COMP "amc_port_p[3][14]" LOCATE = SITE "H17" LEVEL 1;
COMP "amc_port_p[4][10]" LOCATE = SITE "AL29" LEVEL 1;
COMP "amc_port_p[4][11]" LOCATE = SITE "AN30" LEVEL 1;
COMP "amc_port_p[4][14]" LOCATE = SITE "AG21" LEVEL 1;
COMP "amc_port_p[5][10]" LOCATE = SITE "AC32" LEVEL 1;
COMP "amc_port_p[5][11]" LOCATE = SITE "AC33" LEVEL 1;
COMP "amc_port_p[5][14]" LOCATE = SITE "AG18" LEVEL 1;
COMP "amc_port_p[6][10]" LOCATE = SITE "V32" LEVEL 1;
COMP "amc_port_p[6][11]" LOCATE = SITE "W34" LEVEL 1;
COMP "amc_port_p[6][14]" LOCATE = SITE "AH20" LEVEL 1;
COMP "amc_port_p[7][10]" LOCATE = SITE "V25" LEVEL 1;
COMP "amc_port_p[7][11]" LOCATE = SITE "W24" LEVEL 1;
COMP "amc_port_p[7][14]" LOCATE = SITE "H19" LEVEL 1;
COMP "arwen_done_in_n" LOCATE = SITE "Y9" LEVEL 1;
COMP "arwen_done_in_p" LOCATE = SITE "Y8" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[7][10]" LOCATE = SITE
        "ILOGIC_X0Y114" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[5][10]" LOCATE = SITE
        "ILOGIC_X0Y146" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[6][10]" LOCATE = SITE
        "ILOGIC_X0Y158" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[0][10]" LOCATE = SITE
        "ILOGIC_X0Y172" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[2][10]" LOCATE = SITE
        "ILOGIC_X0Y208" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[3][10]" LOCATE = SITE
        "ILOGIC_X0Y242" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[4][10]" LOCATE = SITE
        "ILOGIC_X0Y38" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[1][10]" LOCATE = SITE
        "ILOGIC_X1Y284" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[7][1]" LOCATE = SITE
        "ILOGIC_X0Y101" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[5][1]" LOCATE = SITE
        "ILOGIC_X0Y127" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[4][1]" LOCATE = SITE
        "ILOGIC_X0Y153" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[0][1]" LOCATE = SITE
        "ILOGIC_X0Y193" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[6][1]" LOCATE = SITE
        "ILOGIC_X0Y229" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[3][1]" LOCATE = SITE
        "ILOGIC_X0Y253" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[1][1]" LOCATE = SITE
        "ILOGIC_X0Y269" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[2][1]" LOCATE = SITE
        "ILOGIC_X0Y273" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[7][6]" LOCATE = SITE
        "ILOGIC_X0Y104" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[5][6]" LOCATE = SITE
        "ILOGIC_X0Y142" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[6][6]" LOCATE = SITE
        "ILOGIC_X0Y164" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[0][6]" LOCATE = SITE
        "ILOGIC_X0Y182" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[2][6]" LOCATE = SITE
        "ILOGIC_X0Y220" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[3][6]" LOCATE = SITE
        "ILOGIC_X0Y256" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[1][6]" LOCATE = SITE
        "ILOGIC_X0Y286" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[4][6]" LOCATE = SITE
        "ILOGIC_X0Y80" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[7][10]" LOCATE = SITE
        "ILOGIC_X0Y115" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[5][10]" LOCATE = SITE
        "ILOGIC_X0Y147" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[6][10]" LOCATE = SITE
        "ILOGIC_X0Y159" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[0][10]" LOCATE = SITE
        "ILOGIC_X0Y173" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[2][10]" LOCATE = SITE
        "ILOGIC_X0Y209" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[3][10]" LOCATE = SITE
        "ILOGIC_X0Y243" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[4][10]" LOCATE = SITE
        "ILOGIC_X0Y39" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[1][10]" LOCATE = SITE
        "ILOGIC_X1Y285" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[7][6]" LOCATE = SITE
        "ILOGIC_X0Y105" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[5][6]" LOCATE = SITE
        "ILOGIC_X0Y143" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[6][6]" LOCATE = SITE
        "ILOGIC_X0Y165" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[0][6]" LOCATE = SITE
        "ILOGIC_X0Y183" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[2][6]" LOCATE = SITE
        "ILOGIC_X0Y221" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[3][6]" LOCATE = SITE
        "ILOGIC_X0Y257" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[1][6]" LOCATE = SITE
        "ILOGIC_X0Y287" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[4][6]" LOCATE = SITE
        "ILOGIC_X0Y81" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[7][8]" LOCATE = SITE
        "ILOGIC_X0Y108" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[4][8]" LOCATE = SITE
        "ILOGIC_X0Y128" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[5][8]" LOCATE = SITE
        "ILOGIC_X0Y136" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[6][8]" LOCATE = SITE
        "ILOGIC_X0Y162" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[0][8]" LOCATE = SITE
        "ILOGIC_X0Y176" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[2][8]" LOCATE = SITE
        "ILOGIC_X0Y218" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[3][8]" LOCATE = SITE
        "ILOGIC_X0Y274" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[1][8]" LOCATE = SITE
        "ILOGIC_X0Y288" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[7][1]" LOCATE = SITE
        "ILOGIC_X0Y100" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[5][1]" LOCATE = SITE
        "ILOGIC_X0Y126" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[4][1]" LOCATE = SITE
        "ILOGIC_X0Y152" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[0][1]" LOCATE = SITE
        "ILOGIC_X0Y192" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[6][1]" LOCATE = SITE
        "ILOGIC_X0Y228" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[3][1]" LOCATE = SITE
        "ILOGIC_X0Y252" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[1][1]" LOCATE = SITE
        "ILOGIC_X0Y268" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[2][1]" LOCATE = SITE
        "ILOGIC_X0Y272" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[5][0]" LOCATE = SITE
        "ILOGIC_X0Y125" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[0][0]" LOCATE = SITE
        "ILOGIC_X0Y195" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[2][0]" LOCATE = SITE
        "ILOGIC_X0Y205" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[6][0]" LOCATE = SITE
        "ILOGIC_X0Y237" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[3][0]" LOCATE = SITE
        "ILOGIC_X0Y255" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[4][0]" LOCATE = SITE
        "ILOGIC_X0Y95" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[7][0]" LOCATE = SITE
        "ILOGIC_X0Y99" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[1][0]" LOCATE = SITE
        "ILOGIC_X1Y303" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[7][5]" LOCATE = SITE
        "ILOGIC_X0Y111" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[5][5]" LOCATE = SITE
        "ILOGIC_X0Y131" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[6][5]" LOCATE = SITE
        "ILOGIC_X0Y171" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[0][5]" LOCATE = SITE
        "ILOGIC_X0Y191" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[4][5]" LOCATE = SITE
        "ILOGIC_X0Y213" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[2][5]" LOCATE = SITE
        "ILOGIC_X0Y225" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[3][5]" LOCATE = SITE
        "ILOGIC_X0Y259" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[1][5]" LOCATE = SITE
        "ILOGIC_X0Y285" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[7][3]" LOCATE = SITE
        "ILOGIC_X0Y106" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[5][3]" LOCATE = SITE
        "ILOGIC_X0Y138" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[4][3]" LOCATE = SITE
        "ILOGIC_X0Y150" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[0][3]" LOCATE = SITE
        "ILOGIC_X0Y188" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[2][3]" LOCATE = SITE
        "ILOGIC_X0Y222" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[6][3]" LOCATE = SITE
        "ILOGIC_X0Y226" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[3][3]" LOCATE = SITE
        "ILOGIC_X0Y262" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[1][3]" LOCATE = SITE
        "ILOGIC_X1Y296" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[7][5]" LOCATE = SITE
        "ILOGIC_X0Y110" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[5][5]" LOCATE = SITE
        "ILOGIC_X0Y130" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[6][5]" LOCATE = SITE
        "ILOGIC_X0Y170" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[0][5]" LOCATE = SITE
        "ILOGIC_X0Y190" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[4][5]" LOCATE = SITE
        "ILOGIC_X0Y212" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[2][5]" LOCATE = SITE
        "ILOGIC_X0Y224" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[3][5]" LOCATE = SITE
        "ILOGIC_X0Y258" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[1][5]" LOCATE = SITE
        "ILOGIC_X0Y284" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[7][4]" LOCATE = SITE
        "ILOGIC_X0Y103" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[5][4]" LOCATE = SITE
        "ILOGIC_X0Y135" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[6][4]" LOCATE = SITE
        "ILOGIC_X0Y169" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[0][4]" LOCATE = SITE
        "ILOGIC_X0Y185" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[4][4]" LOCATE = SITE
        "ILOGIC_X0Y211" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[2][4]" LOCATE = SITE
        "ILOGIC_X0Y231" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[3][4]" LOCATE = SITE
        "ILOGIC_X0Y261" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[1][4]" LOCATE = SITE
        "ILOGIC_X0Y283" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[7][11]" LOCATE = SITE
        "ILOGIC_X0Y118" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[5][11]" LOCATE = SITE
        "ILOGIC_X0Y144" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[6][11]" LOCATE = SITE
        "ILOGIC_X0Y156" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[0][11]" LOCATE = SITE
        "ILOGIC_X0Y174" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[2][11]" LOCATE = SITE
        "ILOGIC_X0Y206" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[3][11]" LOCATE = SITE
        "ILOGIC_X0Y244" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[4][11]" LOCATE = SITE
        "ILOGIC_X0Y34" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[1][11]" LOCATE = SITE
        "ILOGIC_X1Y288" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[7][9]" LOCATE = SITE
        "ILOGIC_X0Y117" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[5][9]" LOCATE = SITE
        "ILOGIC_X0Y149" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[6][9]" LOCATE = SITE
        "ILOGIC_X0Y161" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[0][9]" LOCATE = SITE
        "ILOGIC_X0Y179" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[2][9]" LOCATE = SITE
        "ILOGIC_X0Y215" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[3][9]" LOCATE = SITE
        "ILOGIC_X0Y279" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[4][9]" LOCATE = SITE
        "ILOGIC_X0Y87" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[1][9]" LOCATE = SITE
        "ILOGIC_X1Y281" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[7][7]" LOCATE = SITE
        "ILOGIC_X0Y112" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[5][7]" LOCATE = SITE
        "ILOGIC_X0Y140" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[6][7]" LOCATE = SITE
        "ILOGIC_X0Y166" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[0][7]" LOCATE = SITE
        "ILOGIC_X0Y180" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[2][7]" LOCATE = SITE
        "ILOGIC_X0Y216" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[3][7]" LOCATE = SITE
        "ILOGIC_X0Y276" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[1][7]" LOCATE = SITE
        "ILOGIC_X0Y280" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[4][7]" LOCATE = SITE
        "ILOGIC_X0Y82" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[5][0]" LOCATE = SITE
        "ILOGIC_X0Y124" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[0][0]" LOCATE = SITE
        "ILOGIC_X0Y194" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[2][0]" LOCATE = SITE
        "ILOGIC_X0Y204" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[6][0]" LOCATE = SITE
        "ILOGIC_X0Y236" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[3][0]" LOCATE = SITE
        "ILOGIC_X0Y254" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[4][0]" LOCATE = SITE
        "ILOGIC_X0Y94" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[7][0]" LOCATE = SITE
        "ILOGIC_X0Y98" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[1][0]" LOCATE = SITE
        "ILOGIC_X1Y302" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[7][3]" LOCATE = SITE
        "ILOGIC_X0Y107" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[5][3]" LOCATE = SITE
        "ILOGIC_X0Y139" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[4][3]" LOCATE = SITE
        "ILOGIC_X0Y151" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[0][3]" LOCATE = SITE
        "ILOGIC_X0Y189" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[2][3]" LOCATE = SITE
        "ILOGIC_X0Y223" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[6][3]" LOCATE = SITE
        "ILOGIC_X0Y227" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[3][3]" LOCATE = SITE
        "ILOGIC_X0Y263" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[1][3]" LOCATE = SITE
        "ILOGIC_X1Y297" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[7][9]" LOCATE = SITE
        "ILOGIC_X0Y116" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[5][9]" LOCATE = SITE
        "ILOGIC_X0Y148" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[6][9]" LOCATE = SITE
        "ILOGIC_X0Y160" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[0][9]" LOCATE = SITE
        "ILOGIC_X0Y178" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[2][9]" LOCATE = SITE
        "ILOGIC_X0Y214" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[3][9]" LOCATE = SITE
        "ILOGIC_X0Y278" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[4][9]" LOCATE = SITE
        "ILOGIC_X0Y86" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[1][9]" LOCATE = SITE
        "ILOGIC_X1Y280" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[7][8]" LOCATE = SITE
        "ILOGIC_X0Y109" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[4][8]" LOCATE = SITE
        "ILOGIC_X0Y129" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[5][8]" LOCATE = SITE
        "ILOGIC_X0Y137" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[6][8]" LOCATE = SITE
        "ILOGIC_X0Y163" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[0][8]" LOCATE = SITE
        "ILOGIC_X0Y177" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[2][8]" LOCATE = SITE
        "ILOGIC_X0Y219" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[3][8]" LOCATE = SITE
        "ILOGIC_X0Y275" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[1][8]" LOCATE = SITE
        "ILOGIC_X0Y289" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[5][2]" LOCATE = SITE
        "ILOGIC_X0Y132" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[4][2]" LOCATE = SITE
        "ILOGIC_X0Y154" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[0][2]" LOCATE = SITE
        "ILOGIC_X0Y186" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[2][2]" LOCATE = SITE
        "ILOGIC_X0Y202" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[6][2]" LOCATE = SITE
        "ILOGIC_X0Y234" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[3][2]" LOCATE = SITE
        "ILOGIC_X0Y250" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[1][2]" LOCATE = SITE
        "ILOGIC_X0Y264" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[7][2]" LOCATE = SITE
        "ILOGIC_X0Y96" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[5][2]" LOCATE = SITE
        "ILOGIC_X0Y133" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[4][2]" LOCATE = SITE
        "ILOGIC_X0Y155" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[0][2]" LOCATE = SITE
        "ILOGIC_X0Y187" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[2][2]" LOCATE = SITE
        "ILOGIC_X0Y203" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[6][2]" LOCATE = SITE
        "ILOGIC_X0Y235" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[3][2]" LOCATE = SITE
        "ILOGIC_X0Y251" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[1][2]" LOCATE = SITE
        "ILOGIC_X0Y265" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[7][2]" LOCATE = SITE
        "ILOGIC_X0Y97" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[7][11]" LOCATE = SITE
        "ILOGIC_X0Y119" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[5][11]" LOCATE = SITE
        "ILOGIC_X0Y145" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[6][11]" LOCATE = SITE
        "ILOGIC_X0Y157" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[0][11]" LOCATE = SITE
        "ILOGIC_X0Y175" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[2][11]" LOCATE = SITE
        "ILOGIC_X0Y207" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[3][11]" LOCATE = SITE
        "ILOGIC_X0Y245" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[4][11]" LOCATE = SITE
        "ILOGIC_X0Y35" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[1][11]" LOCATE = SITE
        "ILOGIC_X1Y289" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[7][4]" LOCATE = SITE
        "ILOGIC_X0Y102" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[5][4]" LOCATE = SITE
        "ILOGIC_X0Y134" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[6][4]" LOCATE = SITE
        "ILOGIC_X0Y168" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[0][4]" LOCATE = SITE
        "ILOGIC_X0Y184" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[4][4]" LOCATE = SITE
        "ILOGIC_X0Y210" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[2][4]" LOCATE = SITE
        "ILOGIC_X0Y230" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[3][4]" LOCATE = SITE
        "ILOGIC_X0Y260" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_consist_i_ddr[1][4]" LOCATE = SITE
        "ILOGIC_X0Y282" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[7][7]" LOCATE = SITE
        "ILOGIC_X0Y113" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[5][7]" LOCATE = SITE
        "ILOGIC_X0Y141" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[6][7]" LOCATE = SITE
        "ILOGIC_X0Y167" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[0][7]" LOCATE = SITE
        "ILOGIC_X0Y181" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[2][7]" LOCATE = SITE
        "ILOGIC_X0Y217" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[3][7]" LOCATE = SITE
        "ILOGIC_X0Y277" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[1][7]" LOCATE = SITE
        "ILOGIC_X0Y281" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_i_ddr[4][7]" LOCATE = SITE
        "ILOGIC_X0Y83" LEVEL 1;
COMP "cpld_if/MemoryIn[10]" LOCATE = SITE "ILOGIC_X1Y189" LEVEL 1;
COMP "cpld_if/MemoryIn[11]" LOCATE = SITE "ILOGIC_X1Y188" LEVEL 1;
COMP "cpld_if/MemoryIn[20]" LOCATE = SITE "ILOGIC_X1Y139" LEVEL 1;
COMP "cpld_if/MemoryIn[12]" LOCATE = SITE "ILOGIC_X1Y187" LEVEL 1;
COMP "cpld_if/MemoryIn[21]" LOCATE = SITE "ILOGIC_X1Y138" LEVEL 1;
COMP "cpld_if/MemoryIn[13]" LOCATE = SITE "ILOGIC_X1Y186" LEVEL 1;
COMP "cpld_if/MemoryIn[30]" LOCATE = SITE "ILOGIC_X1Y129" LEVEL 1;
COMP "cpld_if/MemoryIn[22]" LOCATE = SITE "ILOGIC_X1Y137" LEVEL 1;
COMP "cpld_if/MemoryIn[14]" LOCATE = SITE "ILOGIC_X1Y185" LEVEL 1;
COMP "cpld_if/MemoryIn[31]" LOCATE = SITE "ILOGIC_X1Y128" LEVEL 1;
COMP "cpld_if/MemoryIn[23]" LOCATE = SITE "ILOGIC_X1Y136" LEVEL 1;
COMP "cpld_if/MemoryIn[15]" LOCATE = SITE "ILOGIC_X1Y184" LEVEL 1;
COMP "cpld_if/MemoryIn[24]" LOCATE = SITE "ILOGIC_X1Y135" LEVEL 1;
COMP "cpld_if/MemoryIn[16]" LOCATE = SITE "ILOGIC_X1Y183" LEVEL 1;
COMP "cpld_if/MemoryIn[25]" LOCATE = SITE "ILOGIC_X1Y134" LEVEL 1;
COMP "cpld_if/MemoryIn[17]" LOCATE = SITE "ILOGIC_X1Y182" LEVEL 1;
COMP "cpld_if/MemoryIn[26]" LOCATE = SITE "ILOGIC_X1Y133" LEVEL 1;
COMP "cpld_if/MemoryIn[18]" LOCATE = SITE "ILOGIC_X1Y181" LEVEL 1;
COMP "cpld_if/MemoryIn[27]" LOCATE = SITE "ILOGIC_X1Y132" LEVEL 1;
COMP "cpld_if/MemoryIn[19]" LOCATE = SITE "ILOGIC_X1Y180" LEVEL 1;
COMP "cpld_if/MemoryIn[28]" LOCATE = SITE "ILOGIC_X1Y131" LEVEL 1;
COMP "cpld_if/MemoryIn[29]" LOCATE = SITE "ILOGIC_X1Y130" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y114" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y146" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y158" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y172" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y208" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y242" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y38" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X1Y284" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y101" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y127" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y153" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y193" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y229" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y253" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y269" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y273" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y104" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y142" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y164" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y182" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y220" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y256" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y286" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y80" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y115" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y147" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y159" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y173" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y209" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y243" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y39" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        LOCATE = SITE "IODELAY_X1Y285" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y105" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y143" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y165" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y183" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y221" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y257" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y287" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y81" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y108" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y128" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y136" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y162" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y176" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y218" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y274" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y288" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y100" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y126" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y152" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y192" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y228" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y252" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y268" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y272" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y125" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y195" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y205" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y237" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y255" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y95" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y99" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        LOCATE = SITE "IODELAY_X1Y303" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y111" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y131" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y171" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y191" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y213" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y225" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y259" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y285" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y106" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y138" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y150" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y188" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y222" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y226" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y262" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X1Y296" LEVEL 1;
COMP "cpld_if/Inst_clock_pll/PLL_ADV_INST" LOCATE = SITE "PLL_ADV_X0Y0" LEVEL
        1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y110" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y130" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y170" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y190" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y212" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y224" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y258" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y284" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y103" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y135" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y169" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y185" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y211" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y231" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y261" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y283" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y118" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y144" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y156" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y174" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y206" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y244" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y34" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X1Y288" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y117" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y149" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y161" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y179" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y215" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y279" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y87" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        LOCATE = SITE "IODELAY_X1Y281" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y112" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y140" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y166" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y180" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y216" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y276" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y280" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y82" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y124" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y194" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y204" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y236" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y254" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y94" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y98" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X1Y302" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y107" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y139" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y151" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y189" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y223" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y227" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y263" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        LOCATE = SITE "IODELAY_X1Y297" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y116" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y148" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y160" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y178" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y214" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y278" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y86" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X1Y280" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y109" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y129" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y137" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y163" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y177" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y219" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y275" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y289" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y132" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y154" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y186" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y202" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y234" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y250" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y264" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y96" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y133" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y155" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y187" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y203" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y235" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y251" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y265" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y97" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y119" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y145" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y157" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y175" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y207" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y245" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y35" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        LOCATE = SITE "IODELAY_X1Y289" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y102" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y134" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y168" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y184" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y210" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y230" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y260" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        LOCATE = SITE "IODELAY_X0Y282" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y113" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y141" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y167" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y181" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y217" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y277" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y281" LEVEL 1;
COMP
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        LOCATE = SITE "IODELAY_X0Y83" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[4][11]" LOCATE = SITE
        "SLICE_X0Y17" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[4][10]" LOCATE = SITE
        "SLICE_X0Y19" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[4][6]" LOCATE = SITE
        "SLICE_X0Y40" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[4][7]" LOCATE = SITE
        "SLICE_X0Y41" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[4][9]" LOCATE = SITE
        "SLICE_X0Y43" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[4][0]" LOCATE = SITE
        "SLICE_X0Y47" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[7][2]" LOCATE = SITE
        "SLICE_X0Y48" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[7][0]" LOCATE = SITE
        "SLICE_X0Y49" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[7][1]" LOCATE = SITE
        "SLICE_X0Y50" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[7][4]" LOCATE = SITE
        "SLICE_X0Y51" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[7][6]" LOCATE = SITE
        "SLICE_X0Y52" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[7][3]" LOCATE = SITE
        "SLICE_X0Y53" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[7][8]" LOCATE = SITE
        "SLICE_X0Y54" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[7][5]" LOCATE = SITE
        "SLICE_X0Y55" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[7][7]" LOCATE = SITE
        "SLICE_X0Y56" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[7][10]" LOCATE = SITE
        "SLICE_X0Y57" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[7][9]" LOCATE = SITE
        "SLICE_X0Y58" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[7][11]" LOCATE = SITE
        "SLICE_X0Y59" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[5][0]" LOCATE = SITE
        "SLICE_X0Y62" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[5][1]" LOCATE = SITE
        "SLICE_X0Y63" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[4][8]" LOCATE = SITE
        "SLICE_X0Y64" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[5][5]" LOCATE = SITE
        "SLICE_X0Y65" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[5][2]" LOCATE = SITE
        "SLICE_X0Y66" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[5][4]" LOCATE = SITE
        "SLICE_X0Y67" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[5][8]" LOCATE = SITE
        "SLICE_X0Y68" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[5][3]" LOCATE = SITE
        "SLICE_X0Y69" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[5][7]" LOCATE = SITE
        "SLICE_X0Y70" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[5][6]" LOCATE = SITE
        "SLICE_X0Y71" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[5][11]" LOCATE = SITE
        "SLICE_X0Y72" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[5][10]" LOCATE = SITE
        "SLICE_X0Y73" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[5][9]" LOCATE = SITE
        "SLICE_X0Y74" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[4][3]" LOCATE = SITE
        "SLICE_X0Y75" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[4][1]" LOCATE = SITE
        "SLICE_X0Y76" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[4][2]" LOCATE = SITE
        "SLICE_X0Y77" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[6][11]" LOCATE = SITE
        "SLICE_X0Y78" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[6][10]" LOCATE = SITE
        "SLICE_X0Y79" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[6][9]" LOCATE = SITE
        "SLICE_X0Y80" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[6][8]" LOCATE = SITE
        "SLICE_X0Y81" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[6][6]" LOCATE = SITE
        "SLICE_X0Y82" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[6][7]" LOCATE = SITE
        "SLICE_X0Y83" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[6][4]" LOCATE = SITE
        "SLICE_X0Y84" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[6][5]" LOCATE = SITE
        "SLICE_X0Y85" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[0][10]" LOCATE = SITE
        "SLICE_X0Y86" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[0][11]" LOCATE = SITE
        "SLICE_X0Y87" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[0][8]" LOCATE = SITE
        "SLICE_X0Y88" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[0][9]" LOCATE = SITE
        "SLICE_X0Y89" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[0][7]" LOCATE = SITE
        "SLICE_X0Y90" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[0][6]" LOCATE = SITE
        "SLICE_X0Y91" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[0][4]" LOCATE = SITE
        "SLICE_X0Y92" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[0][2]" LOCATE = SITE
        "SLICE_X0Y93" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[0][3]" LOCATE = SITE
        "SLICE_X0Y94" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[0][5]" LOCATE = SITE
        "SLICE_X0Y95" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[0][1]" LOCATE = SITE
        "SLICE_X0Y96" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[0][0]" LOCATE = SITE
        "SLICE_X0Y97" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[2][2]" LOCATE = SITE
        "SLICE_X0Y101" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[2][0]" LOCATE = SITE
        "SLICE_X0Y102" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[2][11]" LOCATE = SITE
        "SLICE_X0Y103" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[2][10]" LOCATE = SITE
        "SLICE_X0Y104" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[4][4]" LOCATE = SITE
        "SLICE_X0Y105" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[4][5]" LOCATE = SITE
        "SLICE_X0Y106" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[2][9]" LOCATE = SITE
        "SLICE_X0Y107" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[2][7]" LOCATE = SITE
        "SLICE_X0Y108" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[2][8]" LOCATE = SITE
        "SLICE_X0Y109" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[2][6]" LOCATE = SITE
        "SLICE_X0Y110" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[2][3]" LOCATE = SITE
        "SLICE_X0Y111" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[2][5]" LOCATE = SITE
        "SLICE_X0Y112" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[6][3]" LOCATE = SITE
        "SLICE_X0Y113" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[6][1]" LOCATE = SITE
        "SLICE_X0Y114" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[2][4]" LOCATE = SITE
        "SLICE_X0Y115" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[6][2]" LOCATE = SITE
        "SLICE_X0Y117" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[6][0]" LOCATE = SITE
        "SLICE_X0Y118" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[3][10]" LOCATE = SITE
        "SLICE_X0Y121" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[3][11]" LOCATE = SITE
        "SLICE_X0Y122" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[3][2]" LOCATE = SITE
        "SLICE_X0Y125" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[3][1]" LOCATE = SITE
        "SLICE_X0Y126" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[3][0]" LOCATE = SITE
        "SLICE_X0Y127" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[3][6]" LOCATE = SITE
        "SLICE_X0Y128" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[3][5]" LOCATE = SITE
        "SLICE_X0Y129" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[3][4]" LOCATE = SITE
        "SLICE_X0Y130" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[3][3]" LOCATE = SITE
        "SLICE_X0Y131" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[1][2]" LOCATE = SITE
        "SLICE_X0Y132" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[1][1]" LOCATE = SITE
        "SLICE_X0Y134" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[2][1]" LOCATE = SITE
        "SLICE_X0Y136" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[3][8]" LOCATE = SITE
        "SLICE_X0Y137" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[3][7]" LOCATE = SITE
        "SLICE_X0Y138" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[3][9]" LOCATE = SITE
        "SLICE_X0Y139" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[1][7]" LOCATE = SITE
        "SLICE_X0Y140" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[1][4]" LOCATE = SITE
        "SLICE_X0Y141" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[1][5]" LOCATE = SITE
        "SLICE_X0Y142" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[1][6]" LOCATE = SITE
        "SLICE_X0Y143" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[1][8]" LOCATE = SITE
        "SLICE_X0Y144" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[1][9]" LOCATE = SITE
        "SLICE_X47Y140" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[1][10]" LOCATE = SITE
        "SLICE_X47Y142" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[1][11]" LOCATE = SITE
        "SLICE_X47Y144" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[1][3]" LOCATE = SITE
        "SLICE_X47Y148" LEVEL 1;
COMP "inst_mcs_amcs.inst_amc_if_MEP/data_latch[1][0]" LOCATE = SITE
        "SLICE_X47Y151" LEVEL 1;
PIN cpld_if/Inst_clock_pll/PLL_ADV_INST_pins<2> = BEL
        "cpld_if/Inst_clock_pll/PLL_ADV_INST" PINNAME CLKIN1;
TIMEGRP clk_40mhz_vdsp = BEL "clk_40mhz_bufr_inst" BEL "clk_40mhz_bufg_inst"
        BEL "cpld_if/LOOP_A_9" BEL "cpld_if/LOOP_A_8" BEL "cpld_if/LOOP_A_7"
        BEL "cpld_if/LOOP_A_6" BEL "cpld_if/LOOP_A_5" BEL "cpld_if/LOOP_A_4"
        BEL "cpld_if/LOOP_A_3" BEL "cpld_if/LOOP_A_2" BEL "cpld_if/LOOP_A_1"
        BEL "cpld_if/LOOP_A_0" BEL "cpld_if/state_FSM_FFd4" BEL
        "cpld_if/RST_Startup_1" PIN
        "cpld_if/Inst_clock_pll/PLL_ADV_INST_pins<2>";
PIN stat_if_1/sys_mon_1/SYSMON_inst_pins<17> = BEL
        "stat_if_1/sys_mon_1/SYSMON_inst" PINNAME DCLK;
PIN
        cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKBL;
PIN
        cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKBU;
PIN
        cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKBL;
PIN
        cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKBU;
PIN
        cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36"
        PINNAME CLKBL;
PIN
        cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36"
        PINNAME CLKBU;
PIN
        cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36"
        PINNAME CLKBL;
PIN
        cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36"
        PINNAME CLKBU;
PIN cpld_if/RAMB36_inst_pins<62> = BEL "cpld_if/RAMB36_inst" PINNAME CLKAL;
PIN cpld_if/RAMB36_inst_pins<63> = BEL "cpld_if/RAMB36_inst" PINNAME CLKAU;
TIMEGRP cpld_if_Inst_clock_pll_CLKOUT0_BUF = BEL
        "inst_si_if/si_load_inst/n_si_0" BEL "inst_si_if/si_load_inst/n_si_1"
        BEL "inst_si_if/si_load_inst/n_si_to_prog_0" BEL
        "inst_si_if/si_load_inst/n_si_to_prog_1" BEL
        "inst_si_if/si_load_inst/n_si_byte_in_word_0" BEL
        "inst_si_if/si_load_inst/n_si_byte_in_word_1" BEL
        "inst_si_if/si_load_inst/cfmem_busy" BEL
        "inst_si_if/si_load_inst/cfmem_wb_addr_i_0" BEL
        "inst_si_if/si_load_inst/cfmem_wb_addr_i_1" BEL
        "inst_si_if/si_load_inst/cfmem_wb_addr_i_2" BEL
        "inst_si_if/si_load_inst/cfmem_wb_addr_i_3" BEL
        "inst_si_if/si_load_inst/cfmem_wb_addr_i_7" BEL
        "inst_si_if/si_load_inst/cfmem_wb_addr_i_8" BEL
        "inst_si_if/si_load_inst/cfmem_wb_addr_i_9" BEL
        "inst_si_if/si_load_inst/stb" BEL "inst_si_if/si_load_inst/cfmem_load"
        BEL "inst_si_if/si_load_inst/cfmem_read_data_sr_0" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_1" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_2" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_3" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_4" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_5" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_6" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_7" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_8" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_9" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_10" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_11" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_12" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_13" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_14" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_15" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_16" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_17" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_18" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_19" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_20" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_21" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_22" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_23" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_24" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_25" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_26" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_27" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_28" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_29" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_30" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_sr_31" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_0" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_1" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_2" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_3" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_4" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_5" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_6" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_7" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_8" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_9" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_10" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_11" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_12" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_13" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_14" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_15" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_16" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_17" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_18" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_19" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_20" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_21" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_22" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_23" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_24" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_25" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_26" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_27" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_28" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_29" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_30" BEL
        "inst_si_if/si_load_inst/cfmem_read_data_31" BEL
        "inst_si_if/si_load_inst/done" BEL
        "inst_si_if/si_load_inst/reg_addr_0" BEL
        "inst_si_if/si_load_inst/reg_addr_1" BEL
        "inst_si_if/si_load_inst/reg_addr_2" BEL
        "inst_si_if/si_load_inst/reg_addr_3" BEL
        "inst_si_if/si_load_inst/reg_addr_4" BEL
        "inst_si_if/si_load_inst/reg_addr_5" BEL
        "inst_si_if/si_load_inst/reg_addr_7" BEL
        "inst_si_if/si_load_inst/write_data_0" BEL
        "inst_si_if/si_load_inst/write_data_1" BEL
        "inst_si_if/si_load_inst/write_data_2" BEL
        "inst_si_if/si_load_inst/write_data_3" BEL
        "inst_si_if/si_load_inst/write_data_4" BEL
        "inst_si_if/si_load_inst/write_data_5" BEL
        "inst_si_if/si_load_inst/write_data_6" BEL
        "inst_si_if/si_load_inst/write_data_7" BEL
        "inst_si_if/si_load_inst/n_si_register_0" BEL
        "inst_si_if/si_load_inst/n_si_register_1" BEL
        "inst_si_if/si_load_inst/n_si_register_2" BEL
        "inst_si_if/si_load_inst/n_si_register_3" BEL
        "inst_si_if/si_load_inst/n_si_register_4" BEL
        "inst_si_if/si_load_inst/n_si_register_5" BEL
        "inst_si_if/si_load_inst/cfmem_was_busy" BEL
        "inst_si_if/si_load_inst/cfmem_addr_helper_0" BEL
        "inst_si_if/si_load_inst/cfmem_addr_helper_1" BEL
        "inst_si_if/si_load_inst/cfmem_addr_helper_2" BEL
        "inst_si_if/si_load_inst/cfmem_addr_helper_3" BEL
        "inst_si_if/si_load_inst/cfmem_addr_helper_7" BEL
        "inst_si_if/si_load_inst/cfmem_addr_helper_8" BEL
        "inst_si_if/si_load_inst/cfmem_addr_helper_9" BEL
        "inst_si_if/si_load_inst/cfmem_wb_cyc_i" BEL
        "inst_si_if/si_load_inst/ctrl_state_FSM_FFd2" BEL
        "inst_si_if/si_load_inst/ctrl_state_FSM_FFd1" BEL
        "inst_si_if/si_load_inst/cfmem_state_FSM_FFd1" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/core_cmd_0" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/core_cmd_1" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/core_cmd_2" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/core_cmd_3" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/dcnt_0" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/dcnt_1" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/dcnt_2" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/ld" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/host_ack" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/sr_0" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/sr_1" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/sr_2" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/sr_3" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/sr_4" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/sr_5" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/sr_6" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/sr_7" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/shift" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/core_txd" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/c_state_FSM_FFd3"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/c_state_FSM_FFd1"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/c_state_FSM_FFd2"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd18"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd17"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd16"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd15"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd14"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd13"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd11"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd10"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd12"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd9"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd8"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd7"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd6"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd5"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd4"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd2"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd1"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state_FSM_FFd3"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_15"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_14"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_13"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_12"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_11"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_10"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_9"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_8"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_7"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_6"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_5"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_4"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_3"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_2"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_1"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cnt_0"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/dscl_oen"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cSDA_1"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cSDA_0"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/fSCL_2"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/fSCL_1"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/fSCL_0"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/isda_oen"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cmd_ack"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/fSDA_2"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/fSDA_1"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/fSDA_0"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/sta_condition"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/filter_cnt_13"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/filter_cnt_12"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/filter_cnt_11"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/filter_cnt_10"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/filter_cnt_9"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/filter_cnt_8"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/filter_cnt_7"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/filter_cnt_6"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/filter_cnt_5"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/filter_cnt_4"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/filter_cnt_3"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/filter_cnt_2"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/filter_cnt_1"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/filter_cnt_0"
        BEL "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/ial"
        BEL "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/dSCL"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/clk_en"
        BEL "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/sSCL"
        BEL "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/dSDA"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/iscl_oen"
        BEL "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/sSDA"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/ibusy"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/slave_wait"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/sda_chk"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/sto_condition"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cSCL_1"
        BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cSCL_0"
        BEL "inst_si_if/si_iic_top_1/i2c_master_top_1/iack_o" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/wb_dat_o_7" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/wb_dat_o_6" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/wb_dat_o_5" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/wb_dat_o_4" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/wb_dat_o_3" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/wb_dat_o_2" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/wb_dat_o_1" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/wb_dat_o_0" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/cr_2" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/cr_1" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/cr_0" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/irq_flag" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_9" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_8" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_7" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_6" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_5" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_4" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_15" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/txr_7" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/txr_6" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/txr_5" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/txr_4" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/txr_3" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/txr_2" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/txr_1" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/txr_0" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_3" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_13" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_2" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_14" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_1" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_12" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_0" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_11" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/prer_10" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/rxack" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/ctr_7" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/ctr_6" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/ctr_5" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/ctr_4" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/ctr_3" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/ctr_2" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/ctr_1" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/ctr_0" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/tip" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/cr_7" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/cr_6" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/al" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/cr_5" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/cr_4" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/wb_dat_i_6" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/wb_adr_i_0" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/wb_we_i" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_6" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/next_state_15" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/wb_dat_i_7" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/wb_dat_i_3" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/wb_dat_i_2" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/wb_dat_i_1" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/wb_dat_i_0" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_20" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_19" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_17" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_16" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_15" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_14" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_13" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_12" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_11" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_10" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_9" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_8" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_7" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_4" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_3" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_2" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_0" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/read_data_7" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/read_data_6" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/read_data_5" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/read_data_4" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/read_data_3" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/read_data_2" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/read_data_1" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/read_data_0" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/next_state_19" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/next_state_16" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/next_state_10" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/next_state_7" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/next_state_5" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/reg_addr_i_7" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/reg_addr_i_5" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/reg_addr_i_4" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/reg_addr_i_3" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/reg_addr_i_2" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/reg_addr_i_1" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/reg_addr_i_0" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/wb_cyc_i" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/write_data_i_7" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/write_data_i_6" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/write_data_i_5" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/write_data_i_4" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/write_data_i_3" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/write_data_i_2" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/write_data_i_1" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/write_data_i_0" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/we_i" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/si_nr_i_1" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/si_nr_i_0" BEL
        "inst_si_if/phase_align_si" BEL "inst_si_if/sweep_si" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_0" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_1" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_2" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_3" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_4" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_5" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_6" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_7" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_8" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_9" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_10" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_11" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_12" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_13" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_14" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_15" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_16" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_17" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_18" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_19" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_20" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_21" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_22" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_23" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_24" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_25" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_26" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_27" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_28" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_29" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_30" BEL
        "inst_si_if/si_sweep_inst/cfmem_value_31" BEL
        "inst_si_if/si_sweep_inst/coarse_rst" BEL
        "inst_si_if/si_sweep_inst/fine_load" BEL
        "inst_si_if/si_sweep_inst/sweep_done" BEL
        "inst_si_if/si_sweep_inst/fine_incr" BEL
        "inst_si_if/si_sweep_inst/fine_value_0" BEL
        "inst_si_if/si_sweep_inst/fine_value_1" BEL
        "inst_si_if/si_sweep_inst/fine_value_2" BEL
        "inst_si_if/si_sweep_inst/fine_value_3" BEL
        "inst_si_if/si_sweep_inst/fine_value_4" BEL
        "inst_si_if/si_sweep_inst/fine_value_5" BEL
        "inst_si_if/si_sweep_inst/fine_value_6" BEL
        "inst_si_if/si_sweep_inst/fine_value_7" BEL
        "inst_si_if/si_sweep_inst/n_si_to_sweep_0" BEL
        "inst_si_if/si_sweep_inst/n_si_to_sweep_1" BEL
        "inst_si_if/si_sweep_inst/coarse_load" BEL
        "inst_si_if/si_sweep_inst/n_coarse_steps_0" BEL
        "inst_si_if/si_sweep_inst/n_coarse_steps_1" BEL
        "inst_si_if/si_sweep_inst/n_coarse_steps_2" BEL
        "inst_si_if/si_sweep_inst/n_coarse_steps_3" BEL
        "inst_si_if/si_sweep_inst/n_coarse_steps_4" BEL
        "inst_si_if/si_sweep_inst/n_coarse_steps_5" BEL
        "inst_si_if/si_sweep_inst/n_coarse_steps_6" BEL
        "inst_si_if/si_sweep_inst/n_coarse_steps_7" BEL
        "inst_si_if/si_sweep_inst/n_fine_step_0" BEL
        "inst_si_if/si_sweep_inst/n_fine_step_1" BEL
        "inst_si_if/si_sweep_inst/n_fine_step_4" BEL
        "inst_si_if/si_sweep_inst/n_coarse_step_0" BEL
        "inst_si_if/si_sweep_inst/n_coarse_step_1" BEL
        "inst_si_if/si_sweep_inst/n_coarse_step_3" BEL
        "inst_si_if/si_sweep_inst/n_coarse_step_4" BEL
        "inst_si_if/si_sweep_inst/n_coarse_step_5" BEL
        "inst_si_if/si_sweep_inst/n_coarse_step_6" BEL
        "inst_si_if/si_sweep_inst/oop_1" BEL "inst_si_if/si_sweep_inst/oop_0"
        BEL "inst_si_if/si_sweep_inst/oop_2" BEL
        "inst_si_if/si_sweep_inst/coarse_value_0" BEL
        "inst_si_if/si_sweep_inst/coarse_value_1" BEL
        "inst_si_if/si_sweep_inst/coarse_value_2" BEL
        "inst_si_if/si_sweep_inst/coarse_value_3" BEL
        "inst_si_if/si_sweep_inst/coarse_value_4" BEL
        "inst_si_if/si_sweep_inst/coarse_value_5" BEL
        "inst_si_if/si_sweep_inst/coarse_value_6" BEL
        "inst_si_if/si_sweep_inst/coarse_value_7" BEL
        "inst_si_if/si_sweep_inst/phase_align_done_i" BEL
        "inst_si_if/si_sweep_inst/n_samples_0" BEL
        "inst_si_if/si_sweep_inst/n_samples_1" BEL
        "inst_si_if/si_sweep_inst/n_samples_2" BEL
        "inst_si_if/si_sweep_inst/n_samples_3" BEL
        "inst_si_if/si_sweep_inst/n_samples_4" BEL
        "inst_si_if/si_sweep_inst/n_samples_5" BEL
        "inst_si_if/si_sweep_inst/n_samples_6" BEL
        "inst_si_if/si_sweep_inst/n_samples_7" BEL
        "inst_si_if/si_sweep_inst/n_samples_8" BEL
        "inst_si_if/si_sweep_inst/n_samples_9" BEL
        "inst_si_if/si_sweep_inst/n_samples_10" BEL
        "inst_si_if/si_sweep_inst/n_samples_11" BEL
        "inst_si_if/si_sweep_inst/n_samples_12" BEL
        "inst_si_if/si_sweep_inst/n_samples_13" BEL
        "inst_si_if/si_sweep_inst/n_samples_14" BEL
        "inst_si_if/si_sweep_inst/n_samples_15" BEL
        "inst_si_if/si_sweep_inst/dont_wait_tcs_rdy" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_0_3" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_1_0" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_1_1" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_1_2" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_1_3" BEL
        "inst_si_if/si_sweep_inst/coarse_incr" BEL
        "inst_si_if/si_sweep_inst/load_ctrl_state_FSM_FFd3" BEL
        "inst_si_if/si_sweep_inst/load_ctrl_state_FSM_FFd1" BEL
        "inst_si_if/si_sweep_inst/load_ctrl_state_FSM_FFd2" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd3" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd1" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd2" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd6" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd4" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd5" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd9" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd8" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd10" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd11" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd15" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd13" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd14" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd18" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd16" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd17" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd21" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd19" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd20" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd22" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd23" BEL
        "inst_si_if/si_sweep_inst/monitor_state_FSM_FFd1" BEL
        "inst_si_if/si_sweep_inst/monitor_state_FSM_FFd2" BEL
        "inst_si_if/si_sweep_inst/cfmem_cyc" BEL
        "inst_si_if/si_sweep_inst/cfmem_addr_2" BEL
        "inst_si_if/si_sweep_inst/cfmem_addr_9" BEL
        "inst_si_if/si_sweep_inst/n_fine_step_2" BEL
        "inst_si_if/si_sweep_inst/n_fine_step_3" BEL
        "inst_si_if/si_sweep_inst/n_fine_step_5" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/state_5" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/state_4" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/state_3" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/state_2" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/state_1" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/state_0" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_14" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_13" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_12" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_11" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_10" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_9" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_8" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_4" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_2" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_state_9" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_state_4" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_state_3" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/reg_addr_4" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/reg_addr_1" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/reg_addr_0" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/write_data_7" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/stb" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_14" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_13" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_12" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_11" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_10" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_9" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_8" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_7" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_6" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_5" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_4" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_3" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_2" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_1" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/n_step_0" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_7" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_6" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_5" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_3" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_0" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_state_0" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/done" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/reg_addr_7" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/reg_addr_4" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/reg_addr_2" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/reg_addr_1" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/reg_addr_0" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/state_cnt_3" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/state_cnt_2" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/state_cnt_1" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/state_cnt_0" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/write_data_7" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/write_data_6" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/write_data_5" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/write_data_4" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/write_data_3" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/write_data_2" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/write_data_1" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/write_data_0" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/n_step_7" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/n_step_6" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/n_step_5" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/n_step_4" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/n_step_3" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/n_step_2" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/n_step_1" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/n_step_0" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/stb" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/state_2" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/inc_dec_reg_6" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/inc_dec_reg_5" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/inc_dec_reg_4" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/inc_dec_reg_3" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/inc_dec_reg_2" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/inc_dec_reg_1" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/inc_dec_reg_0" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/active_sequence_0_1" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/active_sequence_0_0" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/done" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/last_read_data_6" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/last_read_data_5" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/last_read_data_4" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/last_read_data_3" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/last_read_data_2" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/last_read_data_1" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/last_read_data_0" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/active_sequence_8_3" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/active_sequence_8_1" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/active_sequence_8_0" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd7" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_FSM_FFd12" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/state_9" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/state_8" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/state_6" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/state_3" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/state_1" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/state_0" BEL
        "inst_si_if/si_sweep_inst/mon_val_1" BEL
        "inst_si_if/si_sweep_inst/mon_val_2" BEL
        "inst_si_if/si_sweep_inst/cfmem_addr_8" BEL
        "inst_si_if/si_sweep_inst/fine_rst" BEL
        "inst_si_if/si_sweep_inst/n_coarse_step_2" BEL
        "inst_si_if/si_sweep_inst/n_coarse_step_7" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_0_0" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_0_1" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_0_2" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_step_1" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/next_state_5" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/write_data_6" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/write_data_5" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/write_data_4" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/write_data_3" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/write_data_2" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/write_data_1" BEL
        "inst_si_if/si_sweep_inst/fine_phase_shift/write_data_0" BEL
        "inst_si_if/si_sweep_inst/coarse_phase_shift/we" BEL
        "inst_si_if/state_FSM_FFd2" BEL "inst_si_if/state_FSM_FFd1" BEL
        "inst_si_if/sr_load_si_1" BEL "inst_si_if/sr_load_si_0" BEL
        "inst_si_if/sr_sweep_si_1" BEL "inst_si_if/sr_sweep_si_0" BEL
        "inst_si_if/sr_phase_align_si_1" BEL "inst_si_if/sr_phase_align_si_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/core_cmd_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/core_cmd_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/core_cmd_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/core_cmd_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/dcnt_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/dcnt_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/dcnt_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/ld"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/host_ack"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/sr_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/sr_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/sr_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/sr_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/sr_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/sr_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/sr_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/sr_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/shift"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/core_txd"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/c_state_FSM_FFd3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/c_state_FSM_FFd1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/c_state_FSM_FFd2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd18"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd17"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd16"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd15"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd14"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd11"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd10"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd9"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_15"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_14"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_11"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_10"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_9"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cnt_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/dscl_oen"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cSDA_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cSDA_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/fSCL_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/fSCL_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/fSCL_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/isda_oen"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cmd_ack"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/fSDA_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/fSDA_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/fSDA_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/sta_condition"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_11"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_10"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_9"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/ial"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/dSCL"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/clk_en"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/sSCL"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/dSDA"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/iscl_oen"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/sSDA"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/ibusy"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/slave_wait"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/sda_chk"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/sto_condition"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cSCL_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cSCL_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/iack_o"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/wb_dat_o_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/wb_dat_o_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/wb_dat_o_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/wb_dat_o_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/wb_dat_o_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/wb_dat_o_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/wb_dat_o_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/wb_dat_o_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/cr_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/cr_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/cr_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/irq_flag"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_9"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_15"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/txr_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/txr_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/txr_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/txr_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/txr_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/txr_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/txr_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/txr_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_14"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_11"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/prer_10"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/rxack"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/ctr_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/ctr_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/ctr_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/ctr_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/ctr_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/ctr_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/ctr_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/ctr_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/tip"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/cr_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/cr_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/al"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/cr_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/cr_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/core_cmd_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/core_cmd_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/core_cmd_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/core_cmd_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/dcnt_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/dcnt_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/dcnt_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/ld"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/host_ack"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/sr_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/sr_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/sr_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/sr_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/sr_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/sr_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/sr_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/sr_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/shift"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/core_txd"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/c_state_FSM_FFd3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/c_state_FSM_FFd1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/c_state_FSM_FFd2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd18"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd17"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd16"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd15"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd14"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd11"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd10"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd9"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_FFd3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_15"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_14"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_11"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_10"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_9"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cnt_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/dscl_oen"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cSDA_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cSDA_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/fSCL_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/fSCL_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/fSCL_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/isda_oen"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cmd_ack"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/fSDA_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/fSDA_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/fSDA_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/sta_condition"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_11"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_10"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_9"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/filter_cnt_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/ial"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/dSCL"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/clk_en"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/sSCL"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/dSDA"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/iscl_oen"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/sSDA"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/ibusy"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/slave_wait"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/sda_chk"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/sto_condition"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cSCL_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cSCL_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/iack_o"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/wb_dat_o_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/wb_dat_o_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/wb_dat_o_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/wb_dat_o_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/wb_dat_o_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/wb_dat_o_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/wb_dat_o_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/wb_dat_o_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/cr_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/cr_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/cr_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/irq_flag"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_9"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_15"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/txr_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/txr_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/txr_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/txr_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/txr_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/txr_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/txr_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/txr_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_14"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_11"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/prer_10"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/rxack"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/ctr_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/ctr_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/ctr_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/ctr_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/ctr_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/ctr_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/ctr_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/ctr_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/tip"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/cr_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/cr_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/al"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/cr_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/cr_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/wb_adr_i_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/wb_adr_i_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/err"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_9"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_31"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_30"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_29"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_28"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_27"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_26"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_25"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_24"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_23"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_22"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_21"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_20"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_19"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_18"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_17"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_16"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_15"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_14"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_11"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_10"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_9"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/next_state_32"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/next_state_23"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/next_state_22"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/next_state_21"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/next_state_20"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/next_state_19"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/next_state_17"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/next_state_16"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/next_state_15"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/next_state_14"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/next_state_13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/next_state_12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/next_state_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_29"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_28"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_27"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_29"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_26"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_31"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_28"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_25"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/reg_addr_i_8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/reg_addr_i_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/reg_addr_i_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/reg_addr_i_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/reg_addr_i_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/reg_addr_i_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/reg_addr_i_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/reg_addr_i_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/reg_addr_i_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_30"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_27"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_24"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_26"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_19"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_31"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_18"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/wb_cyc_i"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_23"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_25"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_30"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_17"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_22"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_19"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_24"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_21"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_18"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_16"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_23"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/data_format_i_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/data_format_i_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_20"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_17"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_15"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_22"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_14"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_21"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_16"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/we_i"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_9"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_20"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_15"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_14"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_11"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/read_data_10"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_10"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/write_data_i_11"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/wb_adr_i_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/wb_adr_i_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/err"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_9"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_31"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_30"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_29"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_28"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_27"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_26"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_25"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_24"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_23"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_22"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_21"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_20"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_19"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_18"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_17"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_16"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_15"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_14"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_11"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_10"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_9"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/next_state_32"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/next_state_23"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/next_state_22"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/next_state_21"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/next_state_20"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/next_state_19"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/next_state_17"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/next_state_16"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/next_state_15"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/next_state_14"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/next_state_13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/next_state_12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/next_state_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_29"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_28"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_27"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_29"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_26"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_31"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_28"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_25"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/reg_addr_i_8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/reg_addr_i_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/reg_addr_i_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/reg_addr_i_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/reg_addr_i_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/reg_addr_i_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/reg_addr_i_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/reg_addr_i_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/reg_addr_i_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_30"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_27"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_24"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_26"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_19"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_31"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_18"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/wb_cyc_i"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_23"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_25"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_30"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_17"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_22"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_19"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_24"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_21"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_18"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_16"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_23"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/data_format_i_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/data_format_i_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_20"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_17"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_15"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_22"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_14"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_21"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_16"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/we_i"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_9"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_20"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_15"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_8"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_14"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_11"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/read_data_10"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_13"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_12"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_10"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/write_data_i_11"
        BEL "gp_if/counter_0" BEL "gp_if/counter_3" BEL "gp_if/state_FSM_FFd9"
        BEL "gp_if/upper_iic_on" BEL "gp_if/data_format_0" BEL
        "gp_if/write_data_6" BEL "gp_if/write_data_5" BEL "gp_if/write_data_0"
        BEL "gp_if/we" BEL "gp_if/reg_addr_5" BEL "gp_if/reg_addr_4" BEL
        "gp_if/reg_addr_3" BEL "gp_if/stb" BEL "gp_if/reg_counter_5" BEL
        "gp_if/reg_counter_4" BEL "gp_if/reg_counter_0" BEL
        "gp_if/cfmem_wb_we_3" BEL "gp_if/cfmem_wb_we_1" BEL "gp_if/wr_part_1"
        BEL "gp_if/wr_part_0" BEL "gp_if/slave_addr_3" BEL
        "gp_if/ack_polling_counter_5" BEL "gp_if/ack_polling_counter_4" BEL
        "gp_if/ack_polling_counter_3" BEL "gp_if/ack_polling_counter_2" BEL
        "gp_if/ack_polling_counter_1" BEL "gp_if/ack_polling_counter_0" BEL
        "gp_if/state_FSM_FFd8" BEL "gp_if/state_FSM_FFd7" BEL
        "gp_if/state_FSM_FFd6" BEL "gp_if/state_FSM_FFd4" BEL
        "gp_if/state_FSM_FFd2" BEL "gp_if/state_FSM_FFd1" BEL
        "gp_if/state_FSM_FFd3" BEL "gp_if/cfmem_wb_dout_31" BEL
        "gp_if/cfmem_wb_dout_30" BEL "gp_if/cfmem_wb_dout_29" BEL
        "gp_if/cfmem_wb_dout_28" BEL "gp_if/cfmem_wb_dout_27" BEL
        "gp_if/cfmem_wb_dout_26" BEL "gp_if/cfmem_wb_dout_25" BEL
        "gp_if/cfmem_wb_dout_24" BEL "gp_if/cfmem_wb_dout_23" BEL
        "gp_if/cfmem_wb_dout_22" BEL "gp_if/cfmem_wb_dout_21" BEL
        "gp_if/cfmem_wb_dout_20" BEL "gp_if/cfmem_wb_dout_19" BEL
        "gp_if/cfmem_wb_dout_18" BEL "gp_if/cfmem_wb_dout_17" BEL
        "gp_if/cfmem_wb_dout_16" BEL "gp_if/cfmem_wb_dout_15" BEL
        "gp_if/cfmem_wb_dout_14" BEL "gp_if/cfmem_wb_dout_13" BEL
        "gp_if/cfmem_wb_dout_12" BEL "gp_if/cfmem_wb_dout_11" BEL
        "gp_if/cfmem_wb_dout_10" BEL "gp_if/cfmem_wb_dout_9" BEL
        "gp_if/cfmem_wb_dout_8" BEL "gp_if/cfmem_wb_dout_7" BEL
        "gp_if/cfmem_wb_dout_6" BEL "gp_if/cfmem_wb_dout_5" BEL
        "gp_if/cfmem_wb_dout_4" BEL "gp_if/cfmem_wb_dout_3" BEL
        "gp_if/cfmem_wb_dout_2" BEL "gp_if/cfmem_wb_dout_1" BEL
        "gp_if/cfmem_wb_dout_0" BEL "gp_if/data_format_1" BEL
        "gp_if/write_data_31" BEL "gp_if/write_data_30" BEL
        "gp_if/write_data_29" BEL "gp_if/write_data_28" BEL
        "gp_if/write_data_27" BEL "gp_if/write_data_26" BEL
        "gp_if/write_data_25" BEL "gp_if/write_data_24" BEL
        "gp_if/write_data_23" BEL "gp_if/write_data_22" BEL
        "gp_if/write_data_21" BEL "gp_if/write_data_20" BEL
        "gp_if/write_data_19" BEL "gp_if/write_data_18" BEL
        "gp_if/write_data_17" BEL "gp_if/write_data_16" BEL
        "gp_if/write_data_15" BEL "gp_if/write_data_14" BEL
        "gp_if/write_data_13" BEL "gp_if/write_data_12" BEL
        "gp_if/write_data_11" BEL "gp_if/write_data_10" BEL
        "gp_if/write_data_9" BEL "gp_if/write_data_8" BEL "gp_if/write_data_7"
        BEL "gp_if/write_data_4" BEL "gp_if/write_data_3" BEL
        "gp_if/write_data_2" BEL "gp_if/write_data_1" BEL "gp_if/reg_addr_6"
        BEL "gp_if/reg_counter_2" BEL "gp_if/reg_counter_1" BEL
        "gp_if/read_part" BEL "gp_if/shift_reg_6_1" BEL "gp_if/shift_reg_6_0"
        BEL "gp_if/shift_reg_5_1" BEL "gp_if/shift_reg_5_0" BEL
        "gp_if/shift_reg_4_1" BEL "gp_if/shift_reg_4_0" BEL "gp_if/INIT_GP_i"
        BEL "gp_if/shift_reg_2_1" BEL "gp_if/shift_reg_2_0" BEL
        "gp_if/shift_reg_3_1" BEL "gp_if/shift_reg_3_0" BEL "gp_if/wr_part_3"
        BEL "gp_if/shift_reg_1_1" BEL "gp_if/shift_reg_1_0" BEL
        "gp_if/shift_reg_0_1" BEL "gp_if/shift_reg_0_0" BEL
        "gp_if/slave_addr_0" BEL "gp_if/cfmem_wb_addr_6" BEL
        "gp_if/cfmem_wb_addr_3" BEL "gp_if/cfmem_wb_addr_2" BEL
        "gp_if/read_data_i_31" BEL "gp_if/read_data_i_30" BEL
        "gp_if/read_data_i_29" BEL "gp_if/read_data_i_28" BEL
        "gp_if/read_data_i_27" BEL "gp_if/read_data_i_26" BEL
        "gp_if/read_data_i_25" BEL "gp_if/read_data_i_24" BEL
        "gp_if/read_data_i_23" BEL "gp_if/read_data_i_22" BEL
        "gp_if/read_data_i_21" BEL "gp_if/read_data_i_20" BEL
        "gp_if/read_data_i_19" BEL "gp_if/read_data_i_18" BEL
        "gp_if/read_data_i_17" BEL "gp_if/read_data_i_16" BEL
        "gp_if/read_data_i_15" BEL "gp_if/read_data_i_14" BEL
        "gp_if/read_data_i_13" BEL "gp_if/read_data_i_12" BEL
        "gp_if/read_data_i_11" BEL "gp_if/read_data_i_10" BEL
        "gp_if/read_data_i_9" BEL "gp_if/read_data_i_8" BEL
        "gp_if/read_data_i_7" BEL "gp_if/read_data_i_6" BEL
        "gp_if/read_data_i_5" BEL "gp_if/read_data_i_4" BEL
        "gp_if/read_data_i_3" BEL "gp_if/read_data_i_2" BEL
        "gp_if/read_data_i_1" BEL "gp_if/read_data_i_0" BEL
        "tranceiver_main_1/realign_reset_cnt_10" BEL
        "tranceiver_main_1/realign_reset_cnt_9" BEL
        "tranceiver_main_1/realign_reset_cnt_8" BEL
        "tranceiver_main_1/realign_reset_cnt_7" BEL
        "tranceiver_main_1/realign_reset_cnt_6" BEL
        "tranceiver_main_1/realign_reset_cnt_5" BEL
        "tranceiver_main_1/realign_reset_cnt_4" BEL
        "tranceiver_main_1/realign_reset_cnt_3" BEL
        "tranceiver_main_1/realign_reset_cnt_2" BEL
        "tranceiver_main_1/realign_reset_cnt_1" BEL
        "tranceiver_main_1/realign_reset_cnt_0" BEL
        "cpld_if/Inst_clock_pll/CLKOUT0_BUFG_INST" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_addr_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_addr_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_addr_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_addr_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_addr_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_addr_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_logic_FSM_FFd2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_logic_FSM_FFd1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_logic_FSM_FFd3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_dout_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_dout_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_dout_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_dout_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_dout_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_dout_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_dout_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_dout_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_dout_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_dout_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_dout_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_dout_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_31" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_30" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_29" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_28" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_27" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_26" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_25" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_24" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/timestamp_base_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_0_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_2_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_3_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_1_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_4_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_5_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_6_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_7_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_8_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_9_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_11_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_settings_10_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_addr_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_addr_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_addr_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_load_cnt_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_load_cnt_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_load_cnt_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_load_cnt_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_load_cnt_0" BEL
        "stat_if_1/sys_mon_1/DADDR_0" BEL "stat_if_1/sys_mon_1/DADDR_1" BEL
        "stat_if_1/sys_mon_1/DADDR_2" BEL "stat_if_1/sys_mon_1/DADDR_3" BEL
        "stat_if_1/sys_mon_1/DADDR_4" BEL "stat_if_1/sys_mon_1/DADDR_5" BEL
        "stat_if_1/sys_mon_1/TEMP_0_0" BEL "stat_if_1/sys_mon_1/TEMP_0_1" BEL
        "stat_if_1/sys_mon_1/TEMP_0_2" BEL "stat_if_1/sys_mon_1/TEMP_0_3" BEL
        "stat_if_1/sys_mon_1/TEMP_0_4" BEL "stat_if_1/sys_mon_1/TEMP_0_5" BEL
        "stat_if_1/sys_mon_1/TEMP_0_6" BEL "stat_if_1/sys_mon_1/TEMP_0_7" BEL
        "stat_if_1/sys_mon_1/TEMP_0_8" BEL "stat_if_1/sys_mon_1/TEMP_0_9" BEL
        "stat_if_1/sys_mon_1/VCCAUX_1_0" BEL "stat_if_1/sys_mon_1/VCCAUX_1_1"
        BEL "stat_if_1/sys_mon_1/VCCAUX_1_2" BEL
        "stat_if_1/sys_mon_1/VCCAUX_1_3" BEL "stat_if_1/sys_mon_1/VCCAUX_1_4"
        BEL "stat_if_1/sys_mon_1/VCCAUX_1_5" BEL
        "stat_if_1/sys_mon_1/VCCAUX_1_6" BEL "stat_if_1/sys_mon_1/VCCAUX_1_7"
        BEL "stat_if_1/sys_mon_1/VCCAUX_1_8" BEL
        "stat_if_1/sys_mon_1/VCCAUX_1_9" BEL "stat_if_1/sys_mon_1/VCCAUX_0_0"
        BEL "stat_if_1/sys_mon_1/VCCAUX_0_1" BEL
        "stat_if_1/sys_mon_1/VCCAUX_0_2" BEL "stat_if_1/sys_mon_1/VCCAUX_0_3"
        BEL "stat_if_1/sys_mon_1/VCCAUX_0_4" BEL
        "stat_if_1/sys_mon_1/VCCAUX_0_5" BEL "stat_if_1/sys_mon_1/VCCAUX_0_6"
        BEL "stat_if_1/sys_mon_1/VCCAUX_0_7" BEL
        "stat_if_1/sys_mon_1/VCCAUX_0_8" BEL "stat_if_1/sys_mon_1/VCCAUX_0_9"
        BEL "stat_if_1/sys_mon_1/TEMP_1_0" BEL "stat_if_1/sys_mon_1/TEMP_1_1"
        BEL "stat_if_1/sys_mon_1/TEMP_1_2" BEL "stat_if_1/sys_mon_1/TEMP_1_3"
        BEL "stat_if_1/sys_mon_1/TEMP_1_4" BEL "stat_if_1/sys_mon_1/TEMP_1_5"
        BEL "stat_if_1/sys_mon_1/TEMP_1_6" BEL "stat_if_1/sys_mon_1/TEMP_1_7"
        BEL "stat_if_1/sys_mon_1/TEMP_1_8" BEL "stat_if_1/sys_mon_1/TEMP_1_9"
        BEL "stat_if_1/sys_mon_1/VCCINT_0_0" BEL
        "stat_if_1/sys_mon_1/VCCINT_0_1" BEL "stat_if_1/sys_mon_1/VCCINT_0_2"
        BEL "stat_if_1/sys_mon_1/VCCINT_0_3" BEL
        "stat_if_1/sys_mon_1/VCCINT_0_4" BEL "stat_if_1/sys_mon_1/VCCINT_0_5"
        BEL "stat_if_1/sys_mon_1/VCCINT_0_6" BEL
        "stat_if_1/sys_mon_1/VCCINT_0_7" BEL "stat_if_1/sys_mon_1/VCCINT_0_8"
        BEL "stat_if_1/sys_mon_1/VCCINT_0_9" BEL
        "stat_if_1/sys_mon_1/TEMP_2_0" BEL "stat_if_1/sys_mon_1/TEMP_2_1" BEL
        "stat_if_1/sys_mon_1/TEMP_2_2" BEL "stat_if_1/sys_mon_1/TEMP_2_3" BEL
        "stat_if_1/sys_mon_1/TEMP_2_4" BEL "stat_if_1/sys_mon_1/TEMP_2_5" BEL
        "stat_if_1/sys_mon_1/TEMP_2_6" BEL "stat_if_1/sys_mon_1/TEMP_2_7" BEL
        "stat_if_1/sys_mon_1/TEMP_2_8" BEL "stat_if_1/sys_mon_1/TEMP_2_9" BEL
        "stat_if_1/sys_mon_1/VCCAUX_2_0" BEL "stat_if_1/sys_mon_1/VCCAUX_2_1"
        BEL "stat_if_1/sys_mon_1/VCCAUX_2_2" BEL
        "stat_if_1/sys_mon_1/VCCAUX_2_3" BEL "stat_if_1/sys_mon_1/VCCAUX_2_4"
        BEL "stat_if_1/sys_mon_1/VCCAUX_2_5" BEL
        "stat_if_1/sys_mon_1/VCCAUX_2_6" BEL "stat_if_1/sys_mon_1/VCCAUX_2_7"
        BEL "stat_if_1/sys_mon_1/VCCAUX_2_8" BEL
        "stat_if_1/sys_mon_1/VCCAUX_2_9" BEL "stat_if_1/sys_mon_1/VCCINT_1_0"
        BEL "stat_if_1/sys_mon_1/VCCINT_1_1" BEL
        "stat_if_1/sys_mon_1/VCCINT_1_2" BEL "stat_if_1/sys_mon_1/VCCINT_1_3"
        BEL "stat_if_1/sys_mon_1/VCCINT_1_4" BEL
        "stat_if_1/sys_mon_1/VCCINT_1_5" BEL "stat_if_1/sys_mon_1/VCCINT_1_6"
        BEL "stat_if_1/sys_mon_1/VCCINT_1_7" BEL
        "stat_if_1/sys_mon_1/VCCINT_1_8" BEL "stat_if_1/sys_mon_1/VCCINT_1_9"
        BEL "stat_if_1/sys_mon_1/VCCINT_2_0" BEL
        "stat_if_1/sys_mon_1/VCCINT_2_1" BEL "stat_if_1/sys_mon_1/VCCINT_2_2"
        BEL "stat_if_1/sys_mon_1/VCCINT_2_3" BEL
        "stat_if_1/sys_mon_1/VCCINT_2_4" BEL "stat_if_1/sys_mon_1/VCCINT_2_5"
        BEL "stat_if_1/sys_mon_1/VCCINT_2_6" BEL
        "stat_if_1/sys_mon_1/VCCINT_2_7" BEL "stat_if_1/sys_mon_1/VCCINT_2_8"
        BEL "stat_if_1/sys_mon_1/VCCINT_2_9" PIN
        "stat_if_1/sys_mon_1/SYSMON_inst_pins<17>" BEL
        "stat_if_1/sys_mon_1/Counter_FSM_FFd1" BEL
        "stat_if_1/sys_mon_1/Counter_FSM_FFd2" BEL "stat_if_1/state_FSM_FFd2"
        BEL "stat_if_1/state_FSM_FFd1" BEL "stat_if_1/cfmem_wb_dout_28" BEL
        "stat_if_1/cfmem_wb_dout_19" BEL "stat_if_1/cfmem_wb_dout_23" BEL
        "stat_if_1/cfmem_wb_dout_17" BEL "stat_if_1/cfmem_wb_dout_16" BEL
        "stat_if_1/cfmem_wb_dout_11" BEL "stat_if_1/counter_1" BEL
        "stat_if_1/counter_0" BEL "stat_if_1/cfmem_wb_dout_7" BEL
        "stat_if_1/cfmem_wb_cyc" BEL "stat_if_1/cfmem_wb_dout_3" BEL
        "stat_if_1/cfmem_wb_addr_9" BEL "stat_if_1/cfmem_wb_addr_5" BEL
        "stat_if_1/cfmem_wb_addr_3" BEL "stat_if_1/cfmem_wb_dout_29" BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_CR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_POR"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.FF"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[124].U_DQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[123].U_DQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[122].U_DQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[121].U_DQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[120].U_DQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[116].U_DQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[115].U_DQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[114].U_DQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[113].U_DQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[112].U_DQ"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[105].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[92].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[86].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[85].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[84].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[82].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[81].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[80].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[79].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[78].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[77].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[76].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[75].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[74].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[73].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[67].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[66].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[65].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[64].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[63].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[62].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[61].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[60].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[59].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[58].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[57].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[56].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[55].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[54].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[53].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[52].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[51].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[50].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[49].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[48].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[47].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[46].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[45].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[44].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[43].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[42].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[41].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[40].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[39].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[38].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[37].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[36].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[35].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[34].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[33].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[32].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[31].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[30].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[29].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[28].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[27].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[26].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[25].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[24].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[23].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[22].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[21].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[20].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[19].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[18].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[17].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[16].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[15].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[14].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[13].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[12].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[11].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[10].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[9].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[8].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[7].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[6].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[5].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[4].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[3].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[2].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[1].U_DQ"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[0].U_DQ"
        BEL "cfmem_wb/lock_FSM_FFd5" BEL "cfmem_wb/lock_FSM_FFd4" BEL
        "cfmem_wb/lock_FSM_FFd6" BEL "cfmem_wb/lock_FSM_FFd2" BEL
        "cfmem_wb/lock_FSM_FFd1" BEL "cfmem_wb/lock_FSM_FFd3" BEL
        "cfmem_wb/d_31" BEL "cfmem_wb/d_30" BEL "cfmem_wb/d_29" BEL
        "cfmem_wb/d_28" BEL "cfmem_wb/d_27" BEL "cfmem_wb/d_26" BEL
        "cfmem_wb/d_25" BEL "cfmem_wb/d_24" BEL "cfmem_wb/d_23" BEL
        "cfmem_wb/d_22" BEL "cfmem_wb/d_21" BEL "cfmem_wb/d_20" BEL
        "cfmem_wb/d_19" BEL "cfmem_wb/d_18" BEL "cfmem_wb/d_17" BEL
        "cfmem_wb/d_16" BEL "cfmem_wb/d_15" BEL "cfmem_wb/d_14" BEL
        "cfmem_wb/d_13" BEL "cfmem_wb/d_12" BEL "cfmem_wb/d_11" BEL
        "cfmem_wb/d_10" BEL "cfmem_wb/d_9" BEL "cfmem_wb/d_8" BEL
        "cfmem_wb/d_7" BEL "cfmem_wb/d_6" BEL "cfmem_wb/d_5" BEL
        "cfmem_wb/d_4" BEL "cfmem_wb/d_3" BEL "cfmem_wb/d_2" BEL
        "cfmem_wb/d_1" BEL "cfmem_wb/d_0" BEL "cfmem_wb/a_9" BEL
        "cfmem_wb/a_8" BEL "cfmem_wb/a_7" BEL "cfmem_wb/a_6" BEL
        "cfmem_wb/a_5" BEL "cfmem_wb/a_4" BEL "cfmem_wb/a_3" BEL
        "cfmem_wb/a_2" BEL "cfmem_wb/a_1" BEL "cfmem_wb/a_0" BEL
        "cfmem_wb/we_3" BEL "cfmem_wb/we_2" BEL "cfmem_wb/we_1" BEL
        "cfmem_wb/we_0" BEL "cfmem_wb/ack_r_4" BEL "cfmem_wb/ack_r_3" BEL
        "cfmem_wb/ack_r_2" BEL "cfmem_wb/ack_r_1" BEL "cfmem_wb/ack_4" BEL
        "cfmem_wb/ack_3" BEL "cfmem_wb/ack_r_0" BEL "cfmem_wb/ack_2" BEL
        "cfmem_wb/ack_1" BEL "cfmem_wb/ack_0" BEL "slink_if/UCLK_ODDR" BEL
        "slink_if/UWEN_ODDR" BEL "slink_if/UCTRL_ODDR" BEL
        "slink_if/udw_oddrs[1].UDW_ODDR" BEL "slink_if/udw_oddrs[0].UDW_ODDR"
        BEL "slink_if/UTEST_ODDR" BEL "slink_if/URESET_ODDR" BEL
        "slink_if/ud_oddrs[31].UD_ODDR" BEL "slink_if/ud_oddrs[30].UD_ODDR"
        BEL "slink_if/ud_oddrs[29].UD_ODDR" BEL
        "slink_if/ud_oddrs[28].UD_ODDR" BEL "slink_if/ud_oddrs[27].UD_ODDR"
        BEL "slink_if/ud_oddrs[26].UD_ODDR" BEL
        "slink_if/ud_oddrs[25].UD_ODDR" BEL "slink_if/ud_oddrs[24].UD_ODDR"
        BEL "slink_if/ud_oddrs[23].UD_ODDR" BEL
        "slink_if/ud_oddrs[22].UD_ODDR" BEL "slink_if/ud_oddrs[21].UD_ODDR"
        BEL "slink_if/ud_oddrs[20].UD_ODDR" BEL
        "slink_if/ud_oddrs[19].UD_ODDR" BEL "slink_if/ud_oddrs[18].UD_ODDR"
        BEL "slink_if/ud_oddrs[17].UD_ODDR" BEL
        "slink_if/ud_oddrs[16].UD_ODDR" BEL "slink_if/ud_oddrs[15].UD_ODDR"
        BEL "slink_if/ud_oddrs[14].UD_ODDR" BEL
        "slink_if/ud_oddrs[13].UD_ODDR" BEL "slink_if/ud_oddrs[12].UD_ODDR"
        BEL "slink_if/ud_oddrs[11].UD_ODDR" BEL
        "slink_if/ud_oddrs[10].UD_ODDR" BEL "slink_if/ud_oddrs[9].UD_ODDR" BEL
        "slink_if/ud_oddrs[8].UD_ODDR" BEL "slink_if/ud_oddrs[7].UD_ODDR" BEL
        "slink_if/ud_oddrs[6].UD_ODDR" BEL "slink_if/ud_oddrs[5].UD_ODDR" BEL
        "slink_if/ud_oddrs[4].UD_ODDR" BEL "slink_if/ud_oddrs[3].UD_ODDR" BEL
        "slink_if/ud_oddrs[2].UD_ODDR" BEL "slink_if/ud_oddrs[1].UD_ODDR" BEL
        "slink_if/ud_oddrs[0].UD_ODDR" BEL "inst_trigger_led/COUNT_A_19" BEL
        "inst_trigger_led/COUNT_A_18" BEL "inst_trigger_led/COUNT_A_17" BEL
        "inst_trigger_led/COUNT_A_16" BEL "inst_trigger_led/COUNT_A_15" BEL
        "inst_trigger_led/COUNT_A_14" BEL "inst_trigger_led/COUNT_A_13" BEL
        "inst_trigger_led/COUNT_A_12" BEL "inst_trigger_led/COUNT_A_11" BEL
        "inst_trigger_led/COUNT_A_10" BEL "inst_trigger_led/COUNT_A_9" BEL
        "inst_trigger_led/COUNT_A_8" BEL "inst_trigger_led/COUNT_A_7" BEL
        "inst_trigger_led/COUNT_A_5" BEL "inst_trigger_led/COUNT_A_4" BEL
        "inst_trigger_led/COUNT_A_2" BEL "inst_trigger_led/COUNT_A_24" BEL
        "inst_trigger_led/COUNT_A_23" BEL "inst_trigger_led/COUNT_A_22" BEL
        "inst_trigger_led/COUNT_A_21" BEL "inst_trigger_led/COUNT_A_20" BEL
        "inst_trigger_led/COUNT_A_6" BEL "inst_trigger_led/COUNT_A_3" BEL
        "inst_trigger_led/COUNT_A_1" BEL "inst_trigger_led/COUNT_A_0" BEL
        "inst_trigger_led/state_FSM_FFd2" BEL "inst_trigger_led/LED_1" BEL
        "inst_trigger_led/LED_0" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/ack_out" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/dout" BEL
        "inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cmd_stop"
        BEL "inst_si_if/si_iic_top_1/i2c_master_top_1/cr_3" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/wb_dat_i_5" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/wb_dat_i_4" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/wb_adr_i_1" BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/ack_out"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/dout"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cmd_stop"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/cr_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/ack_out"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/dout"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cmd_stop"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/cr_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/wb_we_i"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/wb_dat_i_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/wb_dat_i_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/wb_dat_i_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/wb_dat_i_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/wb_dat_i_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/wb_dat_i_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/wb_dat_i_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/wb_dat_i_0"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/wb_we_i"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/wb_dat_i_7"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/wb_dat_i_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/wb_dat_i_5"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/wb_dat_i_4"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/wb_dat_i_3"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/wb_dat_i_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/wb_dat_i_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/wb_dat_i_0"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR"
        BEL "inst_trigger_led/state_FSM_FFd1" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_18" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_5" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/state_1" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/ack" BEL
        "inst_si_if/si_iic_top_1/si_iic_wrapper_1/wb_adr_i_2" BEL
        "inst_si_if/load_si" BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/ack"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_33"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_32"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/state_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/arst_i"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].gp_iic_wrapper/wb_adr_i_2"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/ack"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_33"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_32"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_6"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/state_1"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/arst_i"
        BEL
        "gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].gp_iic_wrapper/wb_adr_i_2"
        BEL "gp_if/state_FSM_FFd5" BEL "gp_if/reg_addr_8" BEL
        "gp_if/reg_addr_7" BEL "gp_if/reg_addr_2" BEL "gp_if/reg_addr_1" BEL
        "gp_if/reg_addr_0" BEL "gp_if/counter_2" BEL "gp_if/counter_1" BEL
        "gp_if/reg_counter_6" BEL "gp_if/reg_counter_3" BEL
        "gp_if/cfmem_wb_cyc" BEL "gp_if/reg_16_bit" BEL "gp_if/slave_addr_6"
        BEL "gp_if/slave_addr_2" BEL "gp_if/slave_addr_1" BEL
        "gp_if/cfmem_wb_addr_8" BEL "gp_if/cfmem_wb_addr_5" BEL
        "gp_if/cfmem_wb_addr_4" BEL "gp_if/cfmem_wb_addr_1" BEL
        "gp_if/cfmem_wb_addr_0" BEL "gp_if/ack_polling_counter_6" BEL
        "gp_if/rd_temps_i" BEL "gp_if/rd_stats_i" BEL
        "gp_if/write_cfmem_to_eeprom_i" BEL "gp_if/set_IPs_i" BEL
        "gp_if/set_DACs_i" BEL "gp_if/write_eeprom_to_cfmem_i" BEL
        "tranceiver_main_1/realign_reset" BEL
        "tranceiver_main_1/reset_state_0" BEL "cpld_if/state1_FSM_FFd2" BEL
        "cpld_if/state1_FSM_FFd1" BEL "cpld_if/FastRegister_72" BEL
        "cpld_if/FastRegister_71" BEL "cpld_if/FastRegister_70" BEL
        "cpld_if/FastRegister_61" BEL "cpld_if/FastRegister_60" BEL
        "cpld_if/FastRegister_53" BEL "cpld_if/FastRegister_52" BEL
        "cpld_if/FastRegister_51" BEL "cpld_if/FastRegister_44" BEL
        "cpld_if/FastRegister_31" BEL "cpld_if/FastRegister_18" BEL
        "cpld_if/FastRegister_19" BEL "cpld_if/FastRegister_22" BEL
        "cpld_if/FastRegister_17" BEL "cpld_if/FastRegister_14" BEL
        "cpld_if/FastRegister_13" BEL "cpld_if/FastRegister_12" BEL
        "cpld_if/FastRegister_11" BEL "cpld_if/FastRegister_10" BEL
        "cpld_if/FastRegUPDfinished" BEL "cpld_if/FastRegister_9" BEL
        "cpld_if/FastRegister_8" BEL "cpld_if/FastRegister_4" BEL
        "cpld_if/FastRegister_139" BEL "cpld_if/FastRegister_138" BEL
        "cpld_if/FastRegister_137" BEL "cpld_if/FastRegister_136" BEL
        "cpld_if/FastRegister_135" BEL "cpld_if/FastRegister_134" BEL
        "cpld_if/FastRegister_133" BEL "cpld_if/FastRegister_132" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_action" BEL
        "stat_if_1/cfmem_wb_dout_26" BEL "stat_if_1/cfmem_wb_dout_25" BEL
        "stat_if_1/cfmem_wb_dout_27" BEL "stat_if_1/cfmem_wb_dout_18" BEL
        "stat_if_1/cfmem_wb_dout_24" BEL "stat_if_1/cfmem_wb_dout_22" BEL
        "stat_if_1/cfmem_wb_dout_21" BEL "stat_if_1/cfmem_wb_dout_15" BEL
        "stat_if_1/cfmem_wb_dout_20" BEL "stat_if_1/cfmem_wb_dout_14" BEL
        "stat_if_1/cfmem_wb_dout_12" BEL "stat_if_1/cfmem_wb_dout_13" BEL
        "stat_if_1/cfmem_wb_dout_10" BEL "stat_if_1/cfmem_wb_dout_9" BEL
        "stat_if_1/cfmem_wb_dout_8" BEL "stat_if_1/cfmem_wb_dout_6" BEL
        "stat_if_1/cfmem_wb_dout_5" BEL "stat_if_1/cfmem_wb_dout_4" BEL
        "stat_if_1/cfmem_wb_dout_2" BEL "stat_if_1/cfmem_wb_dout_1" BEL
        "stat_if_1/cfmem_wb_dout_0" BEL "stat_if_1/cfmem_wb_addr_4" BEL
        "stat_if_1/cfmem_wb_dout_30" BEL "stat_if_1/wr_sys_mon_i" BEL
        "stat_if_1/wr_stats_i" BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/cfmem_wb_cyc" BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/Mshreg_iARM"
        BEL "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/iARM"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_124"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_100"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_121"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_123"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_122"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_120"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_108"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_107"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_106"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_105"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_113"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_104"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_85"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_92"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_86"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_82"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_84"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_68"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_81"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_80"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_79"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_78"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_75"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_77"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_76"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_67"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_74"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_73"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_64"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_66"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_65"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_63"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_62"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_61"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_60"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_57"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_59"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_58"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_54"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_56"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_55"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_51"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_53"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_52"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_50"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_49"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_48"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_47"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_44"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_46"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_45"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_41"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_43"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_42"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_38"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_40"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_39"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_37"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_36"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_35"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_34"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_31"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_33"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_32"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_28"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_30"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_29"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_25"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_27"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_26"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_24"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_23"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_22"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_21"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_18"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_20"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_19"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_15"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_17"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_16"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_12"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_14"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_13"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_9"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_11"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_10"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_6"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_8"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_7"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_3"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_5"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_4"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_0"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_2"
        BEL
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_1"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_pins<65>"
        PIN "cpld_if/RAMB36_inst_pins<62>" PIN "cpld_if/RAMB36_inst_pins<63>"
        PIN "cpld_if/RAMB36_inst_pins<62>" PIN "cpld_if/RAMB36_inst_pins<63>";
PIN tcs_if/FIFO_TIMESTAMP_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<76> =
        BEL "tcs_if/FIFO_TIMESTAMP_inst/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDCLK;
PIN tcs_if/FIFO_TIMESTAMP_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<92> =
        BEL "tcs_if/FIFO_TIMESTAMP_inst/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDRCLK;
PIN tcs_if/FIFO_TIMESTAMP_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<143> =
        BEL "tcs_if/FIFO_TIMESTAMP_inst/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME WRCLK;
PIN tcs_if/FIFO_TCS_TYPE_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<69> =
        BEL "tcs_if/FIFO_TCS_TYPE_inst/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDCLK;
PIN tcs_if/FIFO_TCS_TYPE_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71> =
        BEL "tcs_if/FIFO_TCS_TYPE_inst/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDRCLK;
PIN tcs_if/FIFO_TCS_TYPE_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<79> =
        BEL "tcs_if/FIFO_TCS_TYPE_inst/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME WRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME RDRCLK;
PIN
        data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<87>
        = BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME RDCLKU;
PIN
        data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<89>
        = BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME RDRCLKU;
PIN
        data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<120>
        = BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME WRCLKU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<28>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<40>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<28>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<29>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<40>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<41>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBL;
PIN
        arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKBL;
PIN
        arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKBU;
PIN
        arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKBL;
PIN
        arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKBU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
TIMEGRP TCS_CLK155 = BEL "inst_si_if/si_sweep_inst/spy_do_29" BEL
        "inst_si_if/si_sweep_inst/hit_cnt_en" BEL
        "inst_si_if/si_sweep_inst/spy_do_6" BEL
        "inst_si_if/si_sweep_inst/spy_do_7" BEL
        "inst_si_if/si_sweep_inst/si_a_oop" BEL
        "inst_si_if/si_sweep_inst/si_b_oop" BEL
        "inst_si_if/si_sweep_inst/hit_cnt_zero_en" BEL
        "inst_si_if/si_sweep_inst/cnt_en" BEL
        "inst_si_if/si_sweep_inst/si_g_oop" BEL
        "inst_si_if/si_sweep_inst/spy_do_30" BEL
        "inst_si_if/si_sweep_inst/hit_cnt_one_en" BEL
        "inst_si_if/si_sweep_inst/spy_wr_i" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_1_0" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_1_1" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_1_2" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_1_3" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_1_4" BEL
        "inst_si_if/si_sweep_inst/rst_cnt" BEL
        "inst_si_if/si_sweep_inst/spy_do_31" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_1_0" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_1_1" BEL
        "inst_si_if/si_sweep_inst/monitor_state_sr_0_0" BEL
        "inst_si_if/si_sweep_inst/monitor_state_sr_0_1" BEL
        "inst_si_if/si_sweep_inst/monitor_state_sr_1_0" BEL
        "inst_si_if/si_sweep_inst/monitor_state_sr_1_1" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd3" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd1" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd5" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd7" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd9" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd4" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd8" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd4" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd5" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd3" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd2" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd1" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_0_2" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_0_3" BEL
        "inst_si_if/si_sweep_inst/zero_counter/v5.DSP48E_1" BEL
        "inst_si_if/si_sweep_inst/one_counter/v5.DSP48E_1" BEL
        "inst_si_if/si_sweep_inst/undef_counter/v5.DSP48E_1" BEL
        "inst_si_if/si_sweep_inst/counter/v5.DSP48E_1" BEL
        "inst_si_if/si_sweep_inst/monitored_oop_0" BEL
        "inst_si_if/si_sweep_inst/monitored_oop_1" BEL
        "inst_si_if/si_sweep_inst/monitored_oop_2" BEL
        "inst_si_if/si_sweep_inst/spy_do_0" BEL
        "inst_si_if/si_sweep_inst/spy_do_1" BEL
        "inst_si_if/si_sweep_inst/spy_do_2" BEL
        "inst_si_if/si_sweep_inst/spy_do_3" BEL
        "inst_si_if/si_sweep_inst/spy_do_5" BEL
        "inst_si_if/si_sweep_inst/spy_do_4" BEL
        "inst_si_if/si_sweep_inst/spy_do_8" BEL
        "inst_si_if/si_sweep_inst/spy_do_9" BEL
        "inst_si_if/si_sweep_inst/spy_do_10" BEL
        "inst_si_if/si_sweep_inst/spy_do_11" BEL
        "inst_si_if/si_sweep_inst/spy_do_12" BEL
        "inst_si_if/si_sweep_inst/spy_do_13" BEL
        "inst_si_if/si_sweep_inst/spy_do_14" BEL
        "inst_si_if/si_sweep_inst/spy_do_15" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd2" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_0_0" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_0_1" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_0_4" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_0_0" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_0_1" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd6" BEL
        "inst_si_if/si_sweep_inst/Mshreg_edge_count_state_spy_sr_1_2" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_spy_sr_1_2" BEL
        "inst_si_if/si_sweep_inst/Mshreg_edge_count_state_spy_sr_1_0" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_spy_sr_1_0" BEL
        "inst_si_if/si_sweep_inst/Mshreg_edge_count_state_spy_sr_1_1" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_spy_sr_1_1" BEL
        "inst_si_if/si_sweep_inst/Mshreg_edge_count_state_spy_sr_1_3" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_spy_sr_1_3" BEL
        "inst_si_if/si_sweep_inst/Mshreg_spy_write_state_sr_1_2" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_1_2" BEL
        "inst_si_if/si_sweep_inst/actual_si.ff_1_inst" BEL
        "inst_si_if/si_sweep_inst/actual_si.ff_0_inst" BEL "inst_si_if/done"
        BEL "arwen_prog_1/init_counter/v5.DSP48E_1" BEL
        "arwen_prog_1/prog_counter/v5.DSP48E_1" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RISING"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_POR"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[55].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[54].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[53].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[52].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[51].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[50].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[46].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[45].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[44].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[43].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[42].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[41].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[40].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[39].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[38].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[37].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[35].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[34].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[33].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[32].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[31].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[30].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[29].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[28].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[27].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[26].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[25].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[24].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[23].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[22].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[21].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[20].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[19].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[18].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[17].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[16].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[15].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[14].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[13].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[12].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[11].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[10].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[9].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[8].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[7].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[6].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[5].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[4].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[3].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[2].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[1].U_DQ" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[0].U_DQ" BEL
        "arwen_prog_1/state_FSM_FFd4" BEL "arwen_prog_1/state_FSM_FFd3" BEL
        "arwen_prog_1/state_FSM_FFd2" BEL "arwen_prog_1/state_FSM_FFd1" BEL
        "arwen_prog_1/arwen_prog" BEL "arwen_prog_1/start_addr_28" BEL
        "arwen_prog_1/start_addr_27" BEL "arwen_prog_1/start_addr_26" BEL
        "arwen_prog_1/start_addr_25" BEL "arwen_prog_1/start_addr_24" BEL
        "arwen_prog_1/start_addr_23" BEL "arwen_prog_1/start_addr_22" BEL
        "arwen_prog_1/start_addr_21" BEL "arwen_prog_1/start_addr_20" BEL
        "arwen_prog_1/start_addr_19" BEL "arwen_prog_1/start_addr_18" BEL
        "arwen_prog_1/start_addr_17" BEL "arwen_prog_1/start_addr_16" BEL
        "arwen_prog_1/start_addr_15" BEL "arwen_prog_1/start_addr_14" BEL
        "arwen_prog_1/start_addr_13" BEL "arwen_prog_1/start_addr_12" BEL
        "arwen_prog_1/start_addr_11" BEL "arwen_prog_1/start_addr_10" BEL
        "arwen_prog_1/start_addr_9" BEL "arwen_prog_1/start_addr_8" BEL
        "arwen_prog_1/start_addr_7" BEL "arwen_prog_1/start_addr_6" BEL
        "arwen_prog_1/start_addr_5" BEL "arwen_prog_1/start_addr_4" BEL
        "arwen_prog_1/start_addr_3" BEL "arwen_prog_1/start_addr_2" BEL
        "arwen_prog_1/start_addr_1" BEL "arwen_prog_1/start_addr_0" BEL
        "arwen_prog_1/start_reading_i" BEL "arwen_prog_1/counter_en" BEL
        "arwen_prog_1/counter_rst" BEL "arwen_prog_1/prog_data_sr_31" BEL
        "arwen_prog_1/prog_data_sr_30" BEL "arwen_prog_1/prog_data_sr_29" BEL
        "arwen_prog_1/prog_data_sr_28" BEL "arwen_prog_1/prog_data_sr_27" BEL
        "arwen_prog_1/prog_data_sr_26" BEL "arwen_prog_1/prog_data_sr_25" BEL
        "arwen_prog_1/prog_data_sr_24" BEL "arwen_prog_1/prog_data_sr_23" BEL
        "arwen_prog_1/prog_data_sr_22" BEL "arwen_prog_1/prog_data_sr_21" BEL
        "arwen_prog_1/prog_data_sr_20" BEL "arwen_prog_1/prog_data_sr_19" BEL
        "arwen_prog_1/prog_data_sr_18" BEL "arwen_prog_1/prog_data_sr_17" BEL
        "arwen_prog_1/prog_data_sr_16" BEL "arwen_prog_1/prog_data_sr_15" BEL
        "arwen_prog_1/prog_data_sr_14" BEL "arwen_prog_1/prog_data_sr_13" BEL
        "arwen_prog_1/prog_data_sr_12" BEL "arwen_prog_1/prog_data_sr_11" BEL
        "arwen_prog_1/prog_data_sr_10" BEL "arwen_prog_1/prog_data_sr_9" BEL
        "arwen_prog_1/prog_data_sr_8" BEL "arwen_prog_1/prog_data_sr_7" BEL
        "arwen_prog_1/prog_data_sr_6" BEL "arwen_prog_1/prog_data_sr_5" BEL
        "arwen_prog_1/prog_data_sr_4" BEL "arwen_prog_1/prog_data_sr_3" BEL
        "arwen_prog_1/prog_data_sr_2" BEL "arwen_prog_1/prog_data_sr_1" BEL
        "arwen_prog_1/prog_data_sr_0" BEL "arwen_prog_1/binfile_fifo_ren" BEL
        "arwen_prog_1/arwen_cclk" BEL "arwen_prog_1/arwen_d0" BEL
        "arwen_prog_1/wb_adr_1" BEL "arwen_prog_1/wb_adr_0" BEL
        "arwen_prog_1/wb_dat_o_1" BEL "arwen_prog_1/counter_load" BEL
        "arwen_prog_1/end_addr_28" BEL "arwen_prog_1/end_addr_27" BEL
        "arwen_prog_1/end_addr_26" BEL "arwen_prog_1/end_addr_25" BEL
        "arwen_prog_1/end_addr_24" BEL "arwen_prog_1/end_addr_23" BEL
        "arwen_prog_1/end_addr_22" BEL "arwen_prog_1/end_addr_21" BEL
        "arwen_prog_1/end_addr_20" BEL "arwen_prog_1/end_addr_19" BEL
        "arwen_prog_1/end_addr_18" BEL "arwen_prog_1/end_addr_17" BEL
        "arwen_prog_1/end_addr_16" BEL "arwen_prog_1/end_addr_15" BEL
        "arwen_prog_1/end_addr_14" BEL "arwen_prog_1/end_addr_13" BEL
        "arwen_prog_1/end_addr_12" BEL "arwen_prog_1/end_addr_11" BEL
        "arwen_prog_1/end_addr_10" BEL "arwen_prog_1/end_addr_9" BEL
        "arwen_prog_1/end_addr_8" BEL "arwen_prog_1/end_addr_7" BEL
        "arwen_prog_1/end_addr_6" BEL "arwen_prog_1/end_addr_5" BEL
        "arwen_prog_1/end_addr_4" BEL "arwen_prog_1/end_addr_3" BEL
        "arwen_prog_1/end_addr_2" BEL "arwen_prog_1/end_addr_1" BEL
        "arwen_prog_1/end_addr_0" BEL "arwen_prog_1/wb_dat_o_0" BEL
        "arwen_prog_1/fastreg_prog_sr_1" BEL "arwen_prog_1/fastreg_prog_sr_0"
        BEL "arwen_prog_1/wb_cyc" BEL "tcs_if/inst_tcs_decode/chanSwap_0" BEL
        "tcs_if/inst_tcs_decode/chanSwap_1" BEL
        "tcs_if/inst_tcs_decode/chanSwap_2" BEL "tcs_if/inst_tcs_decode/FLT"
        BEL "tcs_if/inst_tcs_decode/state_0" BEL
        "tcs_if/inst_tcs_decode/state_1" BEL "tcs_if/inst_tcs_decode/reg_0"
        BEL "tcs_if/inst_tcs_decode/reg_1" BEL
        "tcs_if/inst_tcs_decode/sCE38MHz" BEL "tcs_if/inst_tcs_decode/ECRST"
        BEL "tcs_if/inst_tcs_decode/BCRST" BEL
        "tcs_if/inst_tcs_decode/par_reg_7" BEL
        "tcs_if/inst_tcs_decode/par_reg_8" BEL
        "tcs_if/inst_tcs_decode/par_reg_9" BEL
        "tcs_if/inst_tcs_decode/par_reg_10" BEL
        "tcs_if/inst_tcs_decode/par_reg_11" BEL
        "tcs_if/inst_tcs_decode/par_reg_12" BEL
        "tcs_if/inst_tcs_decode/par_reg_13" BEL
        "tcs_if/inst_tcs_decode/par_reg_14" BEL
        "tcs_if/inst_tcs_decode/par_reg_15" BEL
        "tcs_if/inst_tcs_decode/par_reg_16" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_6" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_7" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_8" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_9" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_10" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_11" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_12" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_13" BEL
        "tcs_if/inst_tcs_decode/count_0" BEL "tcs_if/inst_tcs_decode/count_1"
        BEL "tcs_if/inst_tcs_decode/count_2" BEL
        "tcs_if/inst_tcs_decode/count_3" BEL
        "tcs_if/inst_tcs_decode/cnt_start_0" BEL
        "tcs_if/inst_tcs_decode/cnt_start_1" BEL
        "tcs_if/inst_tcs_decode/cnt_start_2" BEL
        "tcs_if/inst_tcs_decode/cnt_start_3" BEL
        "tcs_if/inst_tcs_decode/cnt_start_4" PIN
        "tcs_if/FIFO_TIMESTAMP_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<76>"
        PIN
        "tcs_if/FIFO_TIMESTAMP_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<92>"
        PIN
        "tcs_if/FIFO_TIMESTAMP_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<143>"
        PIN
        "tcs_if/FIFO_TIMESTAMP_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<76>"
        PIN
        "tcs_if/FIFO_TIMESTAMP_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<92>"
        PIN
        "tcs_if/FIFO_TIMESTAMP_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<143>"
        PIN
        "tcs_if/FIFO_TCS_TYPE_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<69>"
        PIN
        "tcs_if/FIFO_TCS_TYPE_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>"
        PIN
        "tcs_if/FIFO_TCS_TYPE_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<79>"
        PIN
        "tcs_if/FIFO_TCS_TYPE_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<69>"
        PIN
        "tcs_if/FIFO_TCS_TYPE_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>"
        PIN
        "tcs_if/FIFO_TCS_TYPE_inst/v5.fifo_18_36_inst.fifo_18_36_inst_pins<79>"
        BEL "tcs_if/sTIMESTAMP_31" BEL "tcs_if/sTIMESTAMP_30" BEL
        "tcs_if/sTIMESTAMP_29" BEL "tcs_if/sTIMESTAMP_28" BEL
        "tcs_if/sTIMESTAMP_27" BEL "tcs_if/sTIMESTAMP_26" BEL
        "tcs_if/sTIMESTAMP_25" BEL "tcs_if/sTIMESTAMP_24" BEL
        "tcs_if/sTIMESTAMP_23" BEL "tcs_if/sTIMESTAMP_22" BEL
        "tcs_if/sTIMESTAMP_21" BEL "tcs_if/sTIMESTAMP_20" BEL
        "tcs_if/sTIMESTAMP_19" BEL "tcs_if/sTIMESTAMP_18" BEL
        "tcs_if/sTIMESTAMP_17" BEL "tcs_if/sTIMESTAMP_16" BEL
        "tcs_if/sTIMESTAMP_15" BEL "tcs_if/sTIMESTAMP_14" BEL
        "tcs_if/sTIMESTAMP_13" BEL "tcs_if/sTIMESTAMP_12" BEL
        "tcs_if/sTIMESTAMP_11" BEL "tcs_if/sTIMESTAMP_10" BEL
        "tcs_if/sTIMESTAMP_9" BEL "tcs_if/sTIMESTAMP_8" BEL
        "tcs_if/sTIMESTAMP_7" BEL "tcs_if/sTIMESTAMP_6" BEL
        "tcs_if/sTIMESTAMP_5" BEL "tcs_if/sTIMESTAMP_4" BEL
        "tcs_if/sTIMESTAMP_3" BEL "tcs_if/sTIMESTAMP_2" BEL
        "tcs_if/sTIMESTAMP_1" BEL "tcs_if/sTIMESTAMP_0" BEL
        "tcs_if/sEVENT_NO_23" BEL "tcs_if/sEVENT_NO_22" BEL
        "tcs_if/sEVENT_NO_21" BEL "tcs_if/sEVENT_NO_20" BEL
        "tcs_if/sEVENT_NO_19" BEL "tcs_if/sEVENT_NO_18" BEL
        "tcs_if/sEVENT_NO_17" BEL "tcs_if/sEVENT_NO_16" BEL
        "tcs_if/sEVENT_NO_15" BEL "tcs_if/sEVENT_NO_14" BEL
        "tcs_if/sEVENT_NO_13" BEL "tcs_if/sEVENT_NO_12" BEL
        "tcs_if/sEVENT_NO_11" BEL "tcs_if/sEVENT_NO_10" BEL
        "tcs_if/sEVENT_NO_9" BEL "tcs_if/sEVENT_NO_8" BEL "tcs_if/sEVENT_NO_7"
        BEL "tcs_if/sEVENT_NO_6" BEL "tcs_if/sEVENT_NO_5" BEL
        "tcs_if/sEVENT_NO_4" BEL "tcs_if/sEVENT_NO_3" BEL "tcs_if/sEVENT_NO_2"
        BEL "tcs_if/sEVENT_NO_1" BEL "tcs_if/sEVENT_NO_0" BEL
        "tcs_if/FIFO_DI_14" BEL "tcs_if/FIFO_DI_13" BEL "tcs_if/FIFO_DI_12"
        BEL "tcs_if/FIFO_DI_11" BEL "tcs_if/FIFO_DI_10" BEL "tcs_if/FIFO_DI_9"
        BEL "tcs_if/FIFO_DI_8" BEL "tcs_if/FIFO_DI_7" BEL "tcs_if/FIFO_DI_6"
        BEL "tcs_if/FIFO_DI_28" BEL "tcs_if/FIFO_DI_29" BEL "tcs_if/FIFO_DI_5"
        BEL "tcs_if/FIFO_DI_27" BEL "tcs_if/FIFO_DI_26" BEL
        "tcs_if/FIFO_DI_31" BEL "tcs_if/FIFO_DI_4" BEL "tcs_if/FIFO_DI_3" BEL
        "tcs_if/FIFO_DI_30" BEL "tcs_if/FIFO_DI_2" BEL "tcs_if/FIFO_DI_24" BEL
        "tcs_if/FIFO_DI_25" BEL "tcs_if/FIFO_DI_19" BEL "tcs_if/FIFO_DI_1" BEL
        "tcs_if/FIFO_DI_18" BEL "tcs_if/FIFO_DI_0" BEL "tcs_if/FIFO_DI_23" BEL
        "tcs_if/FIFO_DI_17" BEL "tcs_if/FIFO_DI_22" BEL "tcs_if/FIFO_DI_21"
        BEL "tcs_if/FIFO_DI_16" BEL "tcs_if/FIFO_DI_15" BEL
        "tcs_if/FIFO_DI_20" BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_13"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_0"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_1"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_2"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_3"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_4"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_5"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_6"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_7"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_8"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_9"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_10"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_11"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_12"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_13"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_14"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_15"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_16"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_17"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_18"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_19"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_20"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_21"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_22"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_23"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_24"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_25"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_26"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_27"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_28"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_29"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_30"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_31"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_data_32"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/trigger_0"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/trigger_1"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/trigger_2"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/trigger_3"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/n_eventi_MEP_0"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/n_eventi_MEP_1"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/n_eventi_MEP_2"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/n_eventi_MEP_3"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_0"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_1"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_2"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_3"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_4"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_5"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_6"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_7"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_8"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_9"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_10"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_11"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_12"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_0"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_1"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_2"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_3"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_4"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_5"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_6"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_7"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_8"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_9"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_10"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_11"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_12"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_13"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_14"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_15"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_16"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_17"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_18"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_19"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_20"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_21"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_22"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_23"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_24"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_25"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_26"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_27"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_28"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_29"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_30"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_head_1_31"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/event_size_0"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/event_size_2"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/event_size_3"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/cnt_a_0"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/cnt_a_1"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/cnt_a_2"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_length_0"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_length_1"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_length_2"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_length_3"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_length_4"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_length_5"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_length_6"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_length_7"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_length_8"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_length_9"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_length_10"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_length_11"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_length_12"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_length_13"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_0"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_1"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_2"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_3"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_4"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_5"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_6"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_7"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_8"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_9"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_10"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_11"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_12"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_13"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_14"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_15"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_16"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_17"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_18"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_19"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_20"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_21"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_22"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_23"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_24"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_25"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_26"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_27"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_28"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_29"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_30"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_31"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/num_samples_1"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/num_samples_2"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/num_samples_3"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/num_samples_4"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/num_samples_5"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/num_samples_6"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/num_samples_7"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/data_length_2"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/data_length_4"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/ch_counter_0"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/ch_counter_1"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/ch_counter_2"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame_FSM_FFd3"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame_FSM_FFd4"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame_FSM_FFd5"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame_FSM_FFd10"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame_FSM_FFd11"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame_FSM_FFd14"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame_FSM_FFd13"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame_FSM_FFd2"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame_FSM_FFd9"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame_FSM_FFd12"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame_FSM_FFd1"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame_FSM_FFd8"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame_FSM_FFd7"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame_FSM_FFd6"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/frame_fifo_rden_0"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/frame_fifo_rden_1"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/frame_fifo_rden_2"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/frame_fifo_rden_3"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/frame_fifo_rden_4"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/frame_fifo_rden_5"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/frame_fifo_rden_6"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<61>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<63>"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_8"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_7"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_6"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_3"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_0"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_8"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_7"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_5"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_4"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_6"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_7"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_8"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_9"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_5"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_8"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_9"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL "gimli_if/BUFG_inst" BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_12"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_11"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_10"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_9"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_8"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_7"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_6"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_3"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_2"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_1"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_0"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_12"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_11"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_10"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_9"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_8"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_7"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_5"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_4"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_1"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_12"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_11"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_10"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_7"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_6"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_5"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_4"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_3"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_2"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_12"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_11"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_10"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_9"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_8"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_7"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_5"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_4"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_13"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_12"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_11"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_6"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_3"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_2"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_1"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_0"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_5"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_4"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_1"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_6"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_5"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_4"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_3"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_2"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_5"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_4"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        PIN
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<87>"
        PIN
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<89>"
        PIN
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<120>"
        PIN
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<87>"
        PIN
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<89>"
        PIN
        "data_out_manager/header_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<120>"
        BEL "data_out_manager/read_MEP_FSM_FFd2" BEL
        "data_out_manager/read_MEP_FSM_FFd1" BEL
        "data_out_manager/count_add_1" BEL "data_out_manager/count_add_0" BEL
        "data_out_manager/arwen_data_31" BEL "data_out_manager/arwen_data_30"
        BEL "data_out_manager/arwen_data_29" BEL
        "data_out_manager/arwen_data_28" BEL "data_out_manager/arwen_data_27"
        BEL "data_out_manager/arwen_data_26" BEL
        "data_out_manager/arwen_data_25" BEL "data_out_manager/arwen_data_24"
        BEL "data_out_manager/arwen_data_23" BEL
        "data_out_manager/arwen_data_22" BEL "data_out_manager/arwen_data_21"
        BEL "data_out_manager/arwen_data_20" BEL
        "data_out_manager/arwen_data_19" BEL "data_out_manager/arwen_data_18"
        BEL "data_out_manager/arwen_data_17" BEL
        "data_out_manager/arwen_data_16" BEL "data_out_manager/arwen_data_15"
        BEL "data_out_manager/arwen_data_14" BEL
        "data_out_manager/arwen_data_13" BEL "data_out_manager/arwen_data_12"
        BEL "data_out_manager/arwen_data_11" BEL
        "data_out_manager/arwen_data_10" BEL "data_out_manager/arwen_data_9"
        BEL "data_out_manager/arwen_data_8" BEL
        "data_out_manager/arwen_data_7" BEL "data_out_manager/arwen_data_6"
        BEL "data_out_manager/arwen_data_5" BEL
        "data_out_manager/arwen_data_4" BEL "data_out_manager/arwen_data_3"
        BEL "data_out_manager/arwen_data_2" BEL
        "data_out_manager/arwen_data_1" BEL "data_out_manager/arwen_data_0"
        BEL "data_out_manager/data_fifo_rd_en" BEL
        "data_out_manager/MEP_length_14" BEL "data_out_manager/MEP_length_13"
        BEL "data_out_manager/MEP_length_12" BEL
        "data_out_manager/MEP_length_11" BEL "data_out_manager/MEP_length_10"
        BEL "data_out_manager/MEP_length_9" BEL
        "data_out_manager/MEP_length_8" BEL "data_out_manager/MEP_length_7"
        BEL "data_out_manager/MEP_length_6" BEL
        "data_out_manager/MEP_length_5" BEL "data_out_manager/MEP_length_4"
        BEL "data_out_manager/MEP_length_3" BEL
        "data_out_manager/MEP_length_2" BEL "data_out_manager/MEP_length_1"
        BEL "data_out_manager/MEP_length_0" BEL "data_out_manager/arwen_add_1"
        BEL "data_out_manager/arwen_add_0" BEL "data_out_manager/spy_data_31"
        BEL "data_out_manager/spy_data_30" BEL "data_out_manager/spy_data_29"
        BEL "data_out_manager/spy_data_28" BEL "data_out_manager/spy_data_27"
        BEL "data_out_manager/spy_data_26" BEL "data_out_manager/spy_data_25"
        BEL "data_out_manager/spy_data_24" BEL "data_out_manager/spy_data_23"
        BEL "data_out_manager/spy_data_22" BEL "data_out_manager/spy_data_21"
        BEL "data_out_manager/spy_data_20" BEL "data_out_manager/spy_data_19"
        BEL "data_out_manager/spy_data_18" BEL "data_out_manager/spy_data_17"
        BEL "data_out_manager/spy_data_16" BEL "data_out_manager/spy_data_15"
        BEL "data_out_manager/spy_data_14" BEL "data_out_manager/spy_data_13"
        BEL "data_out_manager/spy_data_12" BEL "data_out_manager/spy_data_11"
        BEL "data_out_manager/spy_data_10" BEL "data_out_manager/spy_data_9"
        BEL "data_out_manager/spy_data_8" BEL "data_out_manager/spy_data_7"
        BEL "data_out_manager/spy_data_6" BEL "data_out_manager/spy_data_5"
        BEL "data_out_manager/spy_data_4" BEL "data_out_manager/spy_data_3"
        BEL "data_out_manager/spy_data_2" BEL "data_out_manager/spy_data_1"
        BEL "data_out_manager/spy_data_0" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_ARM"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_FULL"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_ECR"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/frame_fifo_rden_7"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_wen"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/header_wen"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL "arwen_prog_1/prog" BEL "tcs_if/inst_tcs_decode/error_phase" BEL
        "tcs_if/inst_tcs_decode/error_chan" BEL "tcs_if/inst_tcs_decode/sQB"
        BEL "tcs_if/inst_tcs_decode/sQA" BEL "tcs_if/EventToFIFO" BEL
        "tcs_if/TIMESTAMP_WE" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/frame_fifos_0"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/tcs_fifo_rden"
        BEL "tcs_if/inst_tcs_decode/START" BEL
        "tcs_if/inst_tcs_decode/sync_ok" BEL "data_out_manager/spy_wen" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/Mshreg_iARM"
        BEL "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/iARM" BEL
        "tcs_if/inst_tcs_decode/Mshreg_par_reg[6]" BEL
        "tcs_if/inst_tcs_decode/par_reg[6]" BEL
        "data_out_manager/Mshreg_fr_state[0]" BEL
        "data_out_manager/fr_state[0]" BEL
        "data_out_manager/Mshreg_fr_state[1]" BEL
        "data_out_manager/fr_state[1]" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_36"
        BEL "data_out_manager/Mshreg_fr_state[2]" BEL
        "data_out_manager/fr_state[2]" BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_53"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_55"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_54"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_52"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_51"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_50"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_46"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_43"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_45"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_44"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_40"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_42"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_41"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_37"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_39"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_38"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_35"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_34"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_33"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_32"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_29"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_31"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_30"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_26"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_28"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_27"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_23"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_25"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_24"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_22"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_21"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_20"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_19"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_16"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_18"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_17"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_13"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_15"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_14"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_10"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_12"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_11"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_9"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_8"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_7"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_6"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_3"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_5"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_4"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_0"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_2"
        BEL
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_1"
        BEL "arwen_data_clk_n" BEL "arwen_data_clk_p" PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<28>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<40>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<28>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<29>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<40>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<41>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<28>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<29>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<40>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<41>"
        PIN
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        BEL "vxs_if/sdr_slink_to_tiger/data_out_ddrs[0].ODDR_inst/N0" BEL
        "vxs_if/sdr_slink_to_tiger/data_out_ddrs[0].ODDR_inst" BEL
        "vxs_if/sdr_slink_to_tiger/data_out_ddrs[1].ODDR_inst/N1" BEL
        "vxs_if/sdr_slink_to_tiger/data_out_ddrs[1].ODDR_inst" BEL
        "vxs_if/sdr_slink_to_tiger/data_out_ddrs[2].ODDR_inst/N2" BEL
        "vxs_if/sdr_slink_to_tiger/data_out_ddrs[2].ODDR_inst" BEL
        "vxs_if/sdr_slink_to_tiger/data_out_ddrs[3].ODDR_inst/N3" BEL
        "vxs_if/sdr_slink_to_tiger/data_out_ddrs[3].ODDR_inst" BEL
        "vxs_if/sdr_slink_to_tiger/data_out_ddrs[4].ODDR_inst/N4" BEL
        "vxs_if/sdr_slink_to_tiger/data_out_ddrs[4].ODDR_inst";
TIMEGRP TCS_CE_GRP = BEL "inst_si_if/si_sweep_inst/spy_do_29" BEL
        "inst_si_if/si_sweep_inst/hit_cnt_en" BEL
        "inst_si_if/si_sweep_inst/spy_do_6" BEL
        "inst_si_if/si_sweep_inst/spy_do_7" BEL
        "inst_si_if/si_sweep_inst/si_a_oop" BEL
        "inst_si_if/si_sweep_inst/si_b_oop" BEL
        "inst_si_if/si_sweep_inst/hit_cnt_zero_en" BEL
        "inst_si_if/si_sweep_inst/cnt_en" BEL
        "inst_si_if/si_sweep_inst/si_g_oop" BEL
        "inst_si_if/si_sweep_inst/spy_do_30" BEL
        "inst_si_if/si_sweep_inst/hit_cnt_one_en" BEL
        "inst_si_if/si_sweep_inst/spy_wr_i" BEL
        "inst_si_if/si_sweep_inst/spy_do_31" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd4" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd5" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd3" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd2" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd1" BEL
        "inst_si_if/si_sweep_inst/monitored_oop_0" BEL
        "inst_si_if/si_sweep_inst/monitored_oop_1" BEL
        "inst_si_if/si_sweep_inst/monitored_oop_2" BEL
        "inst_si_if/si_sweep_inst/spy_do_0" BEL
        "inst_si_if/si_sweep_inst/spy_do_1" BEL
        "inst_si_if/si_sweep_inst/spy_do_2" BEL
        "inst_si_if/si_sweep_inst/spy_do_3" BEL
        "inst_si_if/si_sweep_inst/spy_do_5" BEL
        "inst_si_if/si_sweep_inst/spy_do_4" BEL
        "inst_si_if/si_sweep_inst/spy_do_8" BEL
        "inst_si_if/si_sweep_inst/spy_do_9" BEL
        "inst_si_if/si_sweep_inst/spy_do_10" BEL
        "inst_si_if/si_sweep_inst/spy_do_11" BEL
        "inst_si_if/si_sweep_inst/spy_do_12" BEL
        "inst_si_if/si_sweep_inst/spy_do_13" BEL
        "inst_si_if/si_sweep_inst/spy_do_14" BEL
        "inst_si_if/si_sweep_inst/spy_do_15" BEL
        "inst_si_if/si_sweep_inst/actual_si.ff_1_inst" BEL
        "inst_si_if/si_sweep_inst/actual_si.ff_0_inst" BEL "inst_si_if/done"
        BEL "tcs_if/inst_tcs_decode/FLT" BEL "tcs_if/inst_tcs_decode/ECRST"
        BEL "tcs_if/inst_tcs_decode/BCRST" BEL
        "tcs_if/inst_tcs_decode/par_reg_7" BEL
        "tcs_if/inst_tcs_decode/par_reg_8" BEL
        "tcs_if/inst_tcs_decode/par_reg_9" BEL
        "tcs_if/inst_tcs_decode/par_reg_10" BEL
        "tcs_if/inst_tcs_decode/par_reg_11" BEL
        "tcs_if/inst_tcs_decode/par_reg_12" BEL
        "tcs_if/inst_tcs_decode/par_reg_13" BEL
        "tcs_if/inst_tcs_decode/par_reg_14" BEL
        "tcs_if/inst_tcs_decode/par_reg_15" BEL
        "tcs_if/inst_tcs_decode/par_reg_16" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_6" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_7" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_8" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_9" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_10" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_11" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_12" BEL
        "tcs_if/inst_tcs_decode/TCS_WORD_13" BEL
        "tcs_if/inst_tcs_decode/count_0" BEL "tcs_if/inst_tcs_decode/count_1"
        BEL "tcs_if/inst_tcs_decode/count_2" BEL
        "tcs_if/inst_tcs_decode/count_3" BEL
        "tcs_if/inst_tcs_decode/cnt_start_0" BEL
        "tcs_if/inst_tcs_decode/cnt_start_1" BEL
        "tcs_if/inst_tcs_decode/cnt_start_2" BEL
        "tcs_if/inst_tcs_decode/cnt_start_3" BEL
        "tcs_if/inst_tcs_decode/cnt_start_4" BEL "tcs_if/sTIMESTAMP_31" BEL
        "tcs_if/sTIMESTAMP_30" BEL "tcs_if/sTIMESTAMP_29" BEL
        "tcs_if/sTIMESTAMP_28" BEL "tcs_if/sTIMESTAMP_27" BEL
        "tcs_if/sTIMESTAMP_26" BEL "tcs_if/sTIMESTAMP_25" BEL
        "tcs_if/sTIMESTAMP_24" BEL "tcs_if/sTIMESTAMP_23" BEL
        "tcs_if/sTIMESTAMP_22" BEL "tcs_if/sTIMESTAMP_21" BEL
        "tcs_if/sTIMESTAMP_20" BEL "tcs_if/sTIMESTAMP_19" BEL
        "tcs_if/sTIMESTAMP_18" BEL "tcs_if/sTIMESTAMP_17" BEL
        "tcs_if/sTIMESTAMP_16" BEL "tcs_if/sTIMESTAMP_15" BEL
        "tcs_if/sTIMESTAMP_14" BEL "tcs_if/sTIMESTAMP_13" BEL
        "tcs_if/sTIMESTAMP_12" BEL "tcs_if/sTIMESTAMP_11" BEL
        "tcs_if/sTIMESTAMP_10" BEL "tcs_if/sTIMESTAMP_9" BEL
        "tcs_if/sTIMESTAMP_8" BEL "tcs_if/sTIMESTAMP_7" BEL
        "tcs_if/sTIMESTAMP_6" BEL "tcs_if/sTIMESTAMP_5" BEL
        "tcs_if/sTIMESTAMP_4" BEL "tcs_if/sTIMESTAMP_3" BEL
        "tcs_if/sTIMESTAMP_2" BEL "tcs_if/sTIMESTAMP_1" BEL
        "tcs_if/sTIMESTAMP_0" BEL "tcs_if/sEVENT_NO_23" BEL
        "tcs_if/sEVENT_NO_22" BEL "tcs_if/sEVENT_NO_21" BEL
        "tcs_if/sEVENT_NO_20" BEL "tcs_if/sEVENT_NO_19" BEL
        "tcs_if/sEVENT_NO_18" BEL "tcs_if/sEVENT_NO_17" BEL
        "tcs_if/sEVENT_NO_16" BEL "tcs_if/sEVENT_NO_15" BEL
        "tcs_if/sEVENT_NO_14" BEL "tcs_if/sEVENT_NO_13" BEL
        "tcs_if/sEVENT_NO_12" BEL "tcs_if/sEVENT_NO_11" BEL
        "tcs_if/sEVENT_NO_10" BEL "tcs_if/sEVENT_NO_9" BEL
        "tcs_if/sEVENT_NO_8" BEL "tcs_if/sEVENT_NO_7" BEL "tcs_if/sEVENT_NO_6"
        BEL "tcs_if/sEVENT_NO_5" BEL "tcs_if/sEVENT_NO_4" BEL
        "tcs_if/sEVENT_NO_3" BEL "tcs_if/sEVENT_NO_2" BEL "tcs_if/sEVENT_NO_1"
        BEL "tcs_if/sEVENT_NO_0" BEL "tcs_if/TIMESTAMP_WE" BEL
        "tcs_if/inst_tcs_decode/START" BEL "tcs_if/inst_tcs_decode/sync_ok"
        BEL "tcs_if/inst_tcs_decode/Mshreg_par_reg[6]" BEL
        "tcs_if/inst_tcs_decode/par_reg[6]";
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME WRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME WRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME WRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME WRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME WRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME WRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME WRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst"
        PINNAME WRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_address_ff/v5.fifo_18_inst.fifo_18_inst_pins<34>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_address_ff/v5.fifo_18_inst.fifo_18_inst"
        PINNAME RDCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_address_ff/v5.fifo_18_inst.fifo_18_inst_pins<36>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_address_ff/v5.fifo_18_inst.fifo_18_inst"
        PINNAME RDRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_address_ff/v5.fifo_18_inst.fifo_18_inst_pins<39>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_address_ff/v5.fifo_18_inst.fifo_18_inst"
        PINNAME WRCLK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKAU;
TIMEGRP SI_A_CLK0 = BEL "inst_si_if/si_sweep_inst/actual_si.ff_1_inst" BEL
        "inst_si_if/si_sweep_inst/actual_si.ff_0_inst" PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_frame_ff/v5.fifo_18_36_inst.fifo_18_36_inst_pins<71>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_address_ff/v5.fifo_18_inst.fifo_18_inst_pins<34>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_address_ff/v5.fifo_18_inst.fifo_18_inst_pins<36>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_address_ff/v5.fifo_18_inst.fifo_18_inst_pins<39>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_address_ff/v5.fifo_18_inst.fifo_18_inst_pins<34>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_address_ff/v5.fifo_18_inst.fifo_18_inst_pins<36>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_address_ff/v5.fifo_18_inst.fifo_18_inst_pins<39>"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/si_a_clk[0]_BUFG" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/rdout_state_FSM_FFd2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/rdout_state_FSM_FFd3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/rdout_state_FSM_FFd5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/wr_fifo_pl1_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_fifo" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/reset_i" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/bos_sr_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/bos_sr_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/flt_sr_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/flt_sr_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/rdout_state_FSM_FFd4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/load_i" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_ring" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/bos_i" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/trigger_i" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/rdout_state_FSM_FFd1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/rd_address_ff" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<62>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<63>";
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput"
        PINNAME CKB;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CK;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput"
        PINNAME CKB;
TIMEGRP AMC_DRY_GRP = BEL "inst_si_if/si_sweep_inst/actual_si.ff_1_inst" BEL
        "inst_si_if/si_sweep_inst/actual_si.ff_0_inst" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/rdout_state_FSM_FFd2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/rdout_state_FSM_FFd3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/rdout_state_FSM_FFd5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fifo_address_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/read_addresses_0_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_7_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_6_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_5_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_4_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_3_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_2_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_1_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/frame_pl1_0_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/wr_fifo_pl1_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_0_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_fifo" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/fr_counter_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/reset_i" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/bos_sr_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/bos_sr_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/flt_sr_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/flt_sr_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/rdout_state_FSM_FFd4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/load_i" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_0_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_ring" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/bos_i" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/trigger_i" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/rdout_state_FSM_FFd1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/rd_address_ff" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>";
TIMEGRP SI_B_CLK = BEL "inst_si_if/si_sweep_inst/actual_si.ff_1_inst" BEL
        "inst_si_if/si_sweep_inst/actual_si.ff_0_inst";
TIMEGRP SI_G_CLK_GRP = BEL "inst_si_if/si_sweep_inst/actual_si.ff_1_inst" BEL
        "inst_si_if/si_sweep_inst/actual_si.ff_0_inst";
TIMEGRP SI_G_CLK = BEL "inst_si_if/si_sweep_inst/actual_si.ff_1_inst" BEL
        "inst_si_if/si_sweep_inst/actual_si.ff_0_inst";
PIN
        tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<129>
        = BEL
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i"
        PINNAME RXUSRCLK20;
PIN
        tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<130>
        = BEL
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i"
        PINNAME RXUSRCLK21;
PIN
        tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<229>
        = BEL
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i"
        PINNAME TXUSRCLK20;
PIN
        tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<230>
        = BEL
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i"
        PINNAME TXUSRCLK21;
PIN
        gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKBL;
PIN
        gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKBU;
PIN
        gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKBL;
PIN
        gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKBU;
PIN
        gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
TIMEGRP tranceiver_main_1_refclkout_pll0_i_clkout0_i = BEL
        "tranceiver_main_1/refclkout_pll0_i/clkout0_bufg_i" PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<129>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<130>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<229>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<230>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<129>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<130>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<229>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<230>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<129>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<130>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<229>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<230>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<129>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<130>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<229>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<230>"
        BEL "tranceiver_main_1/resetdone_r2" BEL
        "tranceiver_main_1/missaligned_cnt_4" BEL
        "tranceiver_main_1/missaligned_cnt_3" BEL
        "tranceiver_main_1/missaligned_cnt_2" BEL
        "tranceiver_main_1/missaligned_cnt_1" BEL
        "tranceiver_main_1/missaligned_cnt_0" BEL
        "tranceiver_main_1/resetdone_r1" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RISING"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_POR"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[46].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[45].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[44].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[43].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[42].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[41].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[40].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[39].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[38].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[37].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[36].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[35].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[34].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[33].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[32].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[31].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[30].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[29].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[28].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[27].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[26].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[25].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[24].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[23].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[22].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[21].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[20].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[19].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[18].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[17].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[16].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[15].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[14].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[13].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[12].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[11].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[10].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[9].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[8].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[7].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[6].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[5].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[4].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[3].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[2].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[1].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[0].U_DQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_TQ0.G_TW[13].U_TQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_TQ0.G_TW[12].U_TQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_TQ0.G_TW[11].U_TQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_TQ0.G_TW[10].U_TQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_4"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_7"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_5"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_8"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_9"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_7"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_5"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_4"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_6"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_3"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_9"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_8"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_4"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_3"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_5"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_6"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_7"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_8"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_5"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_6"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_7"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_8"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL "gtp_if_1/tx_isk_out_0" BEL "gtp_if_1/tx_data_out_i_15" BEL
        "gtp_if_1/tx_data_out_i_14" BEL "gtp_if_1/tx_data_out_i_13" BEL
        "gtp_if_1/tx_data_out_i_12" BEL "gtp_if_1/tx_data_out_i_11" BEL
        "gtp_if_1/tx_data_out_i_10" BEL "gtp_if_1/tx_data_out_i_9" BEL
        "gtp_if_1/tx_data_out_i_8" BEL "gtp_if_1/tx_data_out_i_7" BEL
        "gtp_if_1/tx_data_out_i_6" BEL "gtp_if_1/tx_data_out_i_5" BEL
        "gtp_if_1/tx_data_out_i_4" BEL "gtp_if_1/tx_data_out_i_3" BEL
        "gtp_if_1/tx_data_out_i_2" BEL "gtp_if_1/tx_data_out_i_1" BEL
        "gtp_if_1/tx_data_out_i_0" BEL "gtp_if_1/send_state_FSM_FFd2" BEL
        "gtp_if_1/send_state_FSM_FFd3" BEL "gtp_if_1/send_state_FSM_FFd4" BEL
        "gtp_if_1/send_state_FSM_FFd5" BEL "gtp_if_1/send_state_FSM_FFd6" BEL
        "gtp_if_1/send_state_FSM_FFd8" BEL "gtp_if_1/send_state_FSM_FFd7" BEL
        "gtp_if_1/comma_cnt_4" BEL "gtp_if_1/comma_cnt_3" BEL
        "gtp_if_1/comma_cnt_2" BEL "gtp_if_1/comma_cnt_1" BEL
        "gtp_if_1/binfile_fifo_din_16" BEL "gtp_if_1/binfile_fifo_din_15" BEL
        "gtp_if_1/binfile_fifo_din_14" BEL "gtp_if_1/binfile_fifo_din_13" BEL
        "gtp_if_1/binfile_fifo_din_12" BEL "gtp_if_1/binfile_fifo_din_11" BEL
        "gtp_if_1/binfile_fifo_din_10" BEL "gtp_if_1/binfile_fifo_din_9" BEL
        "gtp_if_1/binfile_fifo_din_8" BEL "gtp_if_1/binfile_fifo_din_7" BEL
        "gtp_if_1/binfile_fifo_din_6" BEL "gtp_if_1/binfile_fifo_din_5" BEL
        "gtp_if_1/binfile_fifo_din_4" BEL "gtp_if_1/binfile_fifo_din_3" BEL
        "gtp_if_1/binfile_fifo_din_2" BEL "gtp_if_1/binfile_fifo_din_1" BEL
        "gtp_if_1/binfile_fifo_din_0" BEL "gtp_if_1/start_addr_28" BEL
        "gtp_if_1/start_addr_27" BEL "gtp_if_1/start_addr_26" BEL
        "gtp_if_1/start_addr_25" BEL "gtp_if_1/start_addr_24" BEL
        "gtp_if_1/start_addr_23" BEL "gtp_if_1/start_addr_22" BEL
        "gtp_if_1/start_addr_21" BEL "gtp_if_1/start_addr_20" BEL
        "gtp_if_1/start_addr_19" BEL "gtp_if_1/start_addr_18" BEL
        "gtp_if_1/start_addr_17" BEL "gtp_if_1/start_addr_16" BEL
        "gtp_if_1/start_addr_15" BEL "gtp_if_1/start_addr_14" BEL
        "gtp_if_1/start_addr_13" BEL "gtp_if_1/start_addr_12" BEL
        "gtp_if_1/start_addr_11" BEL "gtp_if_1/start_addr_10" BEL
        "gtp_if_1/start_addr_9" BEL "gtp_if_1/start_addr_8" BEL
        "gtp_if_1/start_addr_7" BEL "gtp_if_1/start_addr_6" BEL
        "gtp_if_1/start_addr_5" BEL "gtp_if_1/start_addr_4" BEL
        "gtp_if_1/start_addr_3" BEL "gtp_if_1/start_addr_2" BEL
        "gtp_if_1/start_addr_1" BEL "gtp_if_1/start_addr_0" BEL
        "gtp_if_1/end_addr_28" BEL "gtp_if_1/end_addr_27" BEL
        "gtp_if_1/end_addr_26" BEL "gtp_if_1/end_addr_25" BEL
        "gtp_if_1/end_addr_24" BEL "gtp_if_1/end_addr_23" BEL
        "gtp_if_1/end_addr_22" BEL "gtp_if_1/end_addr_21" BEL
        "gtp_if_1/end_addr_20" BEL "gtp_if_1/end_addr_19" BEL
        "gtp_if_1/end_addr_18" BEL "gtp_if_1/end_addr_17" BEL
        "gtp_if_1/end_addr_16" BEL "gtp_if_1/end_addr_15" BEL
        "gtp_if_1/end_addr_14" BEL "gtp_if_1/end_addr_13" BEL
        "gtp_if_1/end_addr_12" BEL "gtp_if_1/end_addr_11" BEL
        "gtp_if_1/end_addr_10" BEL "gtp_if_1/end_addr_9" BEL
        "gtp_if_1/end_addr_8" BEL "gtp_if_1/end_addr_7" BEL
        "gtp_if_1/end_addr_6" BEL "gtp_if_1/end_addr_5" BEL
        "gtp_if_1/end_addr_4" BEL "gtp_if_1/end_addr_3" BEL
        "gtp_if_1/end_addr_2" BEL "gtp_if_1/end_addr_1" BEL
        "gtp_if_1/end_addr_0" BEL "gtp_if_1/start_reading_sr_1" BEL
        "gtp_if_1/start_reading_sr_0" BEL "gtp_if_1/busy_sr_1" BEL
        "gtp_if_1/busy_sr_0" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_ARM"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_FULL"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_ECR"
        BEL
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL "tranceiver_main_1/rxenmcommaalign" BEL
        "tranceiver_main_1/realign_doreset" BEL
        "tranceiver_main_1/realign_state_0" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL "gtp_if_1/send_state_FSM_FFd1" BEL "gtp_if_1/comma_cnt_0" BEL
        "gtp_if_1/start_reading" BEL "gtp_if_1/comma_en" BEL
        "gtp_if_1/binfile_fifo_wr_en" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/Mshreg_iARM"
        BEL "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/iARM" BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_46"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_47"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_45"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_44"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_43"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_42"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_39"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_41"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_40"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_36"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_38"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_37"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_33"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_35"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_34"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_32"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_31"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_30"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_29"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_26"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_28"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_27"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_23"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_25"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_24"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_20"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_22"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_21"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_19"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_18"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_17"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_16"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_13"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_15"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_14"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_10"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_12"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_11"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_7"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_9"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_8"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_6"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_5"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_4"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_3"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_0"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_2"
        BEL
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/Mshreg_temp_1"
        PIN
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>";
PIN
        tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<127>
        = BEL
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i"
        PINNAME RXUSRCLK0;
PIN
        tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<128>
        = BEL
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i"
        PINNAME RXUSRCLK1;
PIN
        tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<227>
        = BEL
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i"
        PINNAME TXUSRCLK0;
PIN
        tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<228>
        = BEL
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i"
        PINNAME TXUSRCLK1;
TIMEGRP tranceiver_main_1_refclkout_pll0_i_clkout1_i = BEL
        "tranceiver_main_1/refclkout_pll0_i/clkout1_bufg_i" PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<127>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<128>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<227>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<228>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<127>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<128>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<227>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<228>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<127>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<128>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<227>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<228>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<127>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<128>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<227>"
        PIN
        "tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i_pins<228>";
PIN tranceiver_main_1/refclkout_pll0_i/pll_adv_i_pins<2> = BEL
        "tranceiver_main_1/refclkout_pll0_i/pll_adv_i" PINNAME CLKIN1;
TIMEGRP gtpd0_p = BEL "tranceiver_main_1/refclkout_pll0_bufg_i" PIN
        "tranceiver_main_1/refclkout_pll0_i/pll_adv_i_pins<2>";
TIMEGRP cpld_if_Inst_clock_pll_CLKOUT1_BUF = BEL
        "cpld_if/Inst_clock_pll/CLKOUT1_BUFG_INST" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_0_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[2]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[6]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[2]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[7]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[6]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[2]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[7]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[6]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[2]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[6]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[2]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[6]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[6]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[6]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[6]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[1]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[1]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[1]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[6]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[6]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[1]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[1]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[1]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[1]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[1]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[1]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[1]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[5]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[5]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[3]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[3]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[3]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[7]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[3]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[3]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[7]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[3]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[7]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[4]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[7]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[3]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[3]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[4]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[7]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[3]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[7]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[3]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[7]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[7]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[7]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[2]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[2]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[7]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[2]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[3]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[3]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[2]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[2]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[2]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[2]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[2]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[2]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[2]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_action_sr_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_action_sr_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[7]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[2]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[2]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[7]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[4]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[4]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[4]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[4]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[4]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[4]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[4]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[6]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[1]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[4]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[6]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[4]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[4]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[1]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[3]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[3]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[3]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[3]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[0]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[3]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[5]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[5]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[0]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[3]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[3]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[3]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[3]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[3]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[4]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[4]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[5]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[5]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[5]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[5]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[5]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[5]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[5]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[3]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[5]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[3]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[5]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[0]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[5]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[0]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[0]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[4]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[0]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[0]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[4]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[0]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[0]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[4]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[4]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[2]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[0]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[4]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[2]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[0]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[4]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[0]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[4]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[4]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[4]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[4]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[1]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[1]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[6]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[6]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[6]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[6]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[6]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[6]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[6]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[0]_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[6]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[6]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[0]_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[6]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[1]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[1]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[1]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[1]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[1]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[5]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[5]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[1]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[5]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[1]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[5]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[1]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[1]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[5]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[5]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[1]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[5]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[5]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[5]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[5]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[0]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[0]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[0]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[0]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[0]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[0]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[0]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[7]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[7]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[0]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[7]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[7]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[0]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[0]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[7]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[7]_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[7]_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[7]_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[7]_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[7]_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[2]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[2]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[2]_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[2]_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[6]_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_inc[6]_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_ce[2]_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/reset_sync" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_latch_reset_sr_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/del_latch_reset_sr_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_iodelay"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay"
        BEL "idelctl_MapLib_replicate20" BEL "idelctl_MapLib_replicate16" BEL
        "idelctl_MapLib_replicate15" BEL "idelctl_MapLib_replicate14" BEL
        "idelctl_MapLib_replicate13" BEL "idelctl_MapLib_replicate12" BEL
        "idelctl_MapLib_replicate10" BEL "idelctl_MapLib_replicate2";
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<29>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<41>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBL;
PIN cpld_if/RAMB36_inst_pins<64> = BEL "cpld_if/RAMB36_inst" PINNAME CLKBL;
PIN cpld_if/RAMB36_inst_pins<65> = BEL "cpld_if/RAMB36_inst" PINNAME CLKBU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
TIMEGRP cpld_if_Inst_clock_pll_CLKOUT2_BUF = BEL
        "cpld_if/Inst_clock_pll/CLKOUT2_BUFG_INST" BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_0"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL "cpld_if/MemoryWE_3" BEL "cpld_if/MemoryWE_2" BEL
        "cpld_if/MemoryWE_1" BEL "cpld_if/MemoryWE_0" BEL "cpld_if/Spy_RD" BEL
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<29>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<41>"
        PIN "cpld_if/RAMB36_inst_pins<64>" PIN "cpld_if/RAMB36_inst_pins<65>"
        PIN "cpld_if/RAMB36_inst_pins<64>" PIN "cpld_if/RAMB36_inst_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>";
TIMEGRP cpld_if_Inst_clock_pll_CLKOUT3_BUF = BEL
        "cpld_if/Inst_clock_pll/CLKOUT3_BUFG_INST" BEL
        "cpld_if/state0_FSM_FFd1" BEL "cpld_if/tMemoryWE_3" BEL
        "cpld_if/tMemoryWE_2" BEL "cpld_if/tMemoryWE_1" BEL
        "cpld_if/tMemoryWE_0" BEL "cpld_if/state0_FSM_FFd2" BEL
        "cpld_if/f_Ready" BEL "cpld_if/sReady" BEL "cpld_if/MemoryIn_9" BEL
        "cpld_if/MemoryIn_8" BEL "cpld_if/MemoryIn_7" BEL "cpld_if/MemoryIn_6"
        BEL "cpld_if/MemoryIn_5" BEL "cpld_if/MemoryIn_4" BEL
        "cpld_if/MemoryIn_3" BEL "cpld_if/MemoryIn_2" BEL "cpld_if/MemoryIn_1"
        BEL "cpld_if/MemoryIn_0" BEL "cpld_if/FastRegADDR_7" BEL
        "cpld_if/FastRegADDR_6" BEL "cpld_if/FastRegADDR_5" BEL
        "cpld_if/FastRegADDR_4" BEL "cpld_if/FastRegADDR_3" BEL
        "cpld_if/FastRegADDR_2" BEL "cpld_if/FastRegADDR_1" BEL
        "cpld_if/FastRegADDR_0" BEL "cpld_if/FastRegUPD" BEL
        "cpld_if/FastRegCMD_1" BEL "cpld_if/FastRegCMD_0" BEL
        "cpld_if/PhysMemoryAddr_9" BEL "cpld_if/PhysMemoryAddr_8" BEL
        "cpld_if/PhysMemoryAddr_7" BEL "cpld_if/PhysMemoryAddr_6" BEL
        "cpld_if/PhysMemoryAddr_5" BEL "cpld_if/PhysMemoryAddr_14" BEL
        "cpld_if/PhysMemoryAddr_13" BEL "cpld_if/PhysMemoryAddr_12" BEL
        "cpld_if/PhysMemoryAddr_11" BEL "cpld_if/PhysMemoryAddr_10" BEL
        "cpld_if/tSpy_RD" BEL "cpld_if/Mshreg_sStrobe" BEL "cpld_if/sStrobe"
        BEL "cpld_if/MemoryIn_10" BEL "cpld_if/MemoryIn_11" BEL
        "cpld_if/MemoryIn_12" BEL "cpld_if/MemoryIn_13" BEL
        "cpld_if/MemoryIn_14" BEL "cpld_if/MemoryIn_15" BEL
        "cpld_if/MemoryIn_16" BEL "cpld_if/MemoryIn_17" BEL
        "cpld_if/MemoryIn_18" BEL "cpld_if/MemoryIn_19" BEL
        "cpld_if/MemoryIn_20" BEL "cpld_if/MemoryIn_21" BEL
        "cpld_if/MemoryIn_22" BEL "cpld_if/MemoryIn_23" BEL
        "cpld_if/MemoryIn_24" BEL "cpld_if/MemoryIn_25" BEL
        "cpld_if/MemoryIn_26" BEL "cpld_if/MemoryIn_27" BEL
        "cpld_if/MemoryIn_28" BEL "cpld_if/MemoryIn_29" BEL
        "cpld_if/MemoryIn_30" BEL "cpld_if/MemoryIn_31";
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
TIMEGRP SI_A_CLK2 = BEL "inst_mcs_amcs.inst_amc_if_MEP/si_a_clk[2]_BUFG" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_2_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>";
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
TIMEGRP SI_A_CLK1 = BEL "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_14"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_1_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>";
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
TIMEGRP SI_A_CLK7 = BEL "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_14"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_7_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/si_a_clk[7]_BUFG" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>";
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
TIMEGRP SI_A_CLK6 = BEL "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_14"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_6_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/si_a_clk[6]_BUFG" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>";
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
TIMEGRP SI_A_CLK5 = BEL "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_14"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_5_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/si_a_clk[5]_BUFG" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>";
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
TIMEGRP SI_A_CLK4 = BEL "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_14"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_4_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/si_a_clk[4]_BUFG" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>";
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBL;
PIN
        inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>
        = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36"
        PINNAME CLKBU;
TIMEGRP SI_A_CLK3 = BEL "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_14"
        BEL "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_23" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_22" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_21" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_20" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_19" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_18" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_17" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_16" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_15" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_14" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_13" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_12" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_11" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_10" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_9" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_8" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_7" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_6" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_5" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_4" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_3" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_2" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_1" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/data_i_pl1_3_0" BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<1>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput_pins<2>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<64>"
        PIN
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36_pins<65>";
TIMEGRP PAD_GRP = BEL "vuctrl" BEL "vuwen" BEL "vud[23]" BEL "vud[1]" BEL
        "vud[4]" BEL "vud[8]" BEL "vud[12]" BEL "vud[15]" BEL "vud[31]" BEL
        "vud[17]" BEL "vud[20]" BEL "vud[16]" BEL "vud[3]" BEL "vud[5]" BEL
        "vud[7]" BEL "vud[6]" BEL "vud[10]" BEL "vud[29]" BEL "vud[30]" BEL
        "vud[19]" BEL "vud[21]" BEL "vud[18]" BEL "vud[25]" BEL "vud[9]" BEL
        "vud[13]" BEL "vud[11]" BEL "vuclk" BEL "vud[14]" BEL "vud[26]" BEL
        "vud[24]" BEL "vud[27]" BEL "vud[22]" BEL "vud[28]" BEL "vud[0]" BEL
        "vud[2]";
ts_clk_40mhz_vdsp = PERIOD TIMEGRP "clk_40mhz_vdsp" 25 ns HIGH 50%
        INPUT_JITTER 1 ns;
TIMEGRP "FFS(\"inst_trigger_led/*\")" = BEL "inst_trigger_led/COUNT_A_19" BEL
        "inst_trigger_led/COUNT_A_18" BEL "inst_trigger_led/COUNT_A_17" BEL
        "inst_trigger_led/COUNT_A_16" BEL "inst_trigger_led/COUNT_A_15" BEL
        "inst_trigger_led/COUNT_A_14" BEL "inst_trigger_led/COUNT_A_13" BEL
        "inst_trigger_led/COUNT_A_12" BEL "inst_trigger_led/COUNT_A_11" BEL
        "inst_trigger_led/COUNT_A_10" BEL "inst_trigger_led/COUNT_A_9" BEL
        "inst_trigger_led/COUNT_A_8" BEL "inst_trigger_led/COUNT_A_7" BEL
        "inst_trigger_led/COUNT_A_5" BEL "inst_trigger_led/COUNT_A_4" BEL
        "inst_trigger_led/COUNT_A_2" BEL "inst_trigger_led/COUNT_A_24" BEL
        "inst_trigger_led/COUNT_A_23" BEL "inst_trigger_led/COUNT_A_22" BEL
        "inst_trigger_led/COUNT_A_21" BEL "inst_trigger_led/COUNT_A_20" BEL
        "inst_trigger_led/COUNT_A_6" BEL "inst_trigger_led/COUNT_A_3" BEL
        "inst_trigger_led/COUNT_A_1" BEL "inst_trigger_led/COUNT_A_0" BEL
        "inst_trigger_led/state_FSM_FFd2" BEL
        "inst_trigger_led/state_FSM_FFd1";
PATH TS_LED_path = FROM TIMEGRP "SI_G_CLK_GRP" TO TIMEGRP
        "FFS(\"inst_trigger_led/*\")";
PATH "TS_LED_path" TIG;
TIMEGRP "FFS(\"inst_si_if/si_sweep_inst/edge_count_state*\")" = BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_1_0" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_1_1" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_1_2" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_1_3" BEL
        "inst_si_if/si_sweep_inst/ctrl_state_sr_1_4" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_0_3" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_1_0" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_1_1" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_1_2" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_1_3" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd3" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd1" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd5" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd7" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd9" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd4" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd8" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd2" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_0_0" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_0_1" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_0_2" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd6" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_spy_sr_1_2" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_spy_sr_1_0" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_spy_sr_1_1" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_spy_sr_1_3";
TIMEGRP "FFS(\"inst_si_if/si_sweep_inst/edge_count_state_sr*\")" = BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_0_3" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_1_0" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_1_1" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_1_2" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_1_3" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_0_0" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_0_1" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_sr_0_2";
PATH TS_EDGE_COUNT_CTRL_path = FROM TIMEGRP
        "FFS(\"inst_si_if/si_sweep_inst/edge_count_state*\")" TO TIMEGRP
        "FFS(\"inst_si_if/si_sweep_inst/edge_count_state_sr*\")";
PATH "TS_EDGE_COUNT_CTRL_path" TIG;
TIMEGRP "FFS(\"inst_si_if/si_sweep_inst/edge_count_state_spy_sr*\")" = BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd3" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd1" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd5" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd4" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd8" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd2" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_FSM_FFd6" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_spy_sr_1_2" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_spy_sr_1_0" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_spy_sr_1_1" BEL
        "inst_si_if/si_sweep_inst/edge_count_state_spy_sr_1_3";
PATH TS_EDGE_COUNT_CTRL_SPY_path = FROM TIMEGRP
        "FFS(\"inst_si_if/si_sweep_inst/edge_count_state*\")" TO TIMEGRP
        "FFS(\"inst_si_if/si_sweep_inst/edge_count_state_spy_sr*\")";
PATH "TS_EDGE_COUNT_CTRL_SPY_path" TIG;
TIMEGRP "FFS(\"inst_si_if/si_sweep_inst/spy_write_state*\")" = BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_1_0" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_1_1" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd4" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd5" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd3" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd2" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd1" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_0_0" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_0_1" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_1_2";
TIMEGRP "FFS(\"inst_si_if/si_sweep_inst/spy_write_state_sr*\")" = BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_1_0" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_1_1" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd3" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd2" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_FSM_FFd1" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_0_0" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_0_1" BEL
        "inst_si_if/si_sweep_inst/spy_write_state_sr_1_2";
PATH TS_SPY_WRITE_STATE_path = FROM TIMEGRP
        "FFS(\"inst_si_if/si_sweep_inst/spy_write_state*\")" TO TIMEGRP
        "FFS(\"inst_si_if/si_sweep_inst/spy_write_state_sr*\")";
PATH "TS_SPY_WRITE_STATE_path" TIG;
TS_gtpd0_p = PERIOD TIMEGRP "gtpd0_p" 77.76 MHz HIGH 50% INPUT_JITTER 0.1 ns;
TIMEGRP "FFS(\"inst_mcs_amcs.inst_amc_if_mep/data_latch[*][*]\")" = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge"
        BEL
        "inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge";
TIMEGRP "FFS" = FFS(*);
PATH TS_FDRE_LATCH_EDGE_path = FROM TIMEGRP
        "FFS(\"inst_mcs_amcs.inst_amc_if_mep/data_latch[*][*]\")" TO TIMEGRP
        "FFS";
PATH "TS_FDRE_LATCH_EDGE_path" TIG;
TS_SI_A_CLK0 = PERIOD TIMEGRP "SI_A_CLK0" 116.64 MHz HIGH 50% INPUT_JITTER 0.1
        ns;
TS_SI_A_CLK1 = PERIOD TIMEGRP "SI_A_CLK1" 116.64 MHz HIGH 50% INPUT_JITTER 0.1
        ns;
TS_SI_A_CLK2 = PERIOD TIMEGRP "SI_A_CLK2" 116.64 MHz HIGH 50% INPUT_JITTER 0.1
        ns;
TS_SI_A_CLK3 = PERIOD TIMEGRP "SI_A_CLK3" 116.64 MHz HIGH 50% INPUT_JITTER 0.1
        ns;
TS_SI_A_CLK4 = PERIOD TIMEGRP "SI_A_CLK4" 116.64 MHz HIGH 50% INPUT_JITTER 0.1
        ns;
TS_SI_A_CLK5 = PERIOD TIMEGRP "SI_A_CLK5" 116.64 MHz HIGH 50% INPUT_JITTER 0.1
        ns;
TS_SI_A_CLK6 = PERIOD TIMEGRP "SI_A_CLK6" 116.64 MHz HIGH 50% INPUT_JITTER 0.1
        ns;
TS_SI_A_CLK7 = PERIOD TIMEGRP "SI_A_CLK7" 116.64 MHz HIGH 50% INPUT_JITTER 0.1
        ns;
TS_TCS_CLK155 = PERIOD TIMEGRP "TCS_CLK155" 160.3158 MHz HIGH 50% INPUT_JITTER
        0.5 ns;
TS_TCS_CE = MAXDELAY FROM TIMEGRP "TCS_CE_GRP" TO TIMEGRP "TCS_CE_GRP"
        TS_TCS_CLK155 / 4;
TS_TCS_CE_SI_G = MAXDELAY FROM TIMEGRP "TCS_CE_GRP" TO TIMEGRP "SI_G_CLK_GRP"
        TS_TCS_CLK155 * 1.5;
TS_TCS_CE_AMC_DRY = MAXDELAY FROM TIMEGRP "TCS_CE_GRP" TO TIMEGRP
        "AMC_DRY_GRP" TS_TCS_CLK155 * 1.5;
TS_SI_G_CLK = PERIOD TIMEGRP "SI_G_CLK" TS_TCS_CLK155 * 3 HIGH 50%
        INPUT_JITTER 0.1 ns;
TS_SI_B_CLK = PERIOD TIMEGRP "SI_B_CLK" TS_TCS_CLK155 * 1.5 HIGH 50%
        INPUT_JITTER 0.5 ns;
TS_cpld_if_Inst_clock_pll_CLKOUT0_BUF = PERIOD TIMEGRP
        "cpld_if_Inst_clock_pll_CLKOUT0_BUF" ts_clk_40mhz_vdsp HIGH 50%
        INPUT_JITTER 1 ns;
TS_cpld_if_Inst_clock_pll_CLKOUT3_BUF = PERIOD TIMEGRP
        "cpld_if_Inst_clock_pll_CLKOUT3_BUF" ts_clk_40mhz_vdsp / 6 HIGH 50%
        INPUT_JITTER 1 ns;
TS_cpld_if_Inst_clock_pll_CLKOUT1_BUF = PERIOD TIMEGRP
        "cpld_if_Inst_clock_pll_CLKOUT1_BUF" ts_clk_40mhz_vdsp / 5 HIGH 50%
        INPUT_JITTER 1 ns;
TS_cpld_if_Inst_clock_pll_CLKOUT2_BUF = PERIOD TIMEGRP
        "cpld_if_Inst_clock_pll_CLKOUT2_BUF" ts_clk_40mhz_vdsp / 3 HIGH 50%
        INPUT_JITTER 1 ns;
TS_tranceiver_main_1_refclkout_pll0_i_clkout0_i = PERIOD TIMEGRP
        "tranceiver_main_1_refclkout_pll0_i_clkout0_i" TS_gtpd0_p HIGH 50%
        INPUT_JITTER 0.1 ns;
TS_tranceiver_main_1_refclkout_pll0_i_clkout1_i = PERIOD TIMEGRP
        "tranceiver_main_1_refclkout_pll0_i_clkout1_i" TS_gtpd0_p * 2 HIGH 50%
        INPUT_JITTER 0.1 ns;
PIN inst_si_if/done_pins<3> = BEL "inst_si_if/done" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/src_id_7_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_7" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/src_id_6_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_6" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/src_id_5_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_5" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/src_id_4_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_4" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/src_id_3_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_3" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/src_id_2_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_2" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/src_id_1_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_1" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/src_id_0_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/src_id_0" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/framewidth_10_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_10" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/framewidth_9_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_9" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/framewidth_8_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_8" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/framewidth_7_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_7" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/framewidth_6_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_6" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/framewidth_5_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_5" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/framewidth_4_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_4" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/framewidth_3_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_3" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/framewidth_2_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_2" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/framewidth_1_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_1" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/framewidth_0_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/framewidth_0" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_14_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_14" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_13_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_13" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_12_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_12" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_11_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_11" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_10_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_10" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_9_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_9" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_8_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_8" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_7_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_7" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_6_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_6" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_5_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_5" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_4_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_4" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_3_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_3" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_2_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_2" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_1_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_1" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/latency_0_pins<3> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/latency_0" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/reset_i_pins<2> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/reset_i" PINNAME Q;
PIN inst_mcs_amcs.inst_amc_if_MEP/reset_sync_pins<2> = BEL
        "inst_mcs_amcs.inst_amc_if_MEP/reset_sync" PINNAME Q;
PIN data_out_fifo_ready1_pins<3> = BEL "data_out_fifo_ready1" PINNAME O6;
PIN "inst_si_if/done_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/src_id_7_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/src_id_6_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/src_id_5_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/src_id_4_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/src_id_3_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/src_id_2_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/src_id_1_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/src_id_0_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/framewidth_10_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/framewidth_9_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/framewidth_8_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/framewidth_7_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/framewidth_6_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/framewidth_5_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/framewidth_4_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/framewidth_3_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/framewidth_2_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/framewidth_1_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/framewidth_0_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_14_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_13_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_12_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_11_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_10_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_9_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_8_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_7_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_6_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_5_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_4_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_3_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_2_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_1_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/latency_0_pins<3>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/reset_i_pins<2>" TIG;
PIN "inst_mcs_amcs.inst_amc_if_MEP/reset_sync_pins<2>" TIG;
PIN "data_out_fifo_ready1_pins<3>" TIG;
COMP "vlff" OFFSET = IN 16 ns VALID 25 ns BEFORE COMP "clk_40mhz_vdsp";
COMP "tcs_data_p" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "tcs_clk_p";
TIMEGRP "PAD_GRP" OFFSET = OUT 16 ns AFTER COMP "clk_40mhz_vdsp" REFERENCE_PIN
        BEL "vuclk" "RISING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[0][14]" "RISING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[0][14]" "FALLING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[1][14]" "RISING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[1][14]" "FALLING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[2][14]" "RISING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[2][14]" "FALLING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[3][14]" "RISING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[3][14]" "FALLING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[4][14]" "RISING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[4][14]" "FALLING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[5][14]" "RISING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[5][14]" "FALLING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[6][14]" "RISING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[6][14]" "FALLING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[7][14]" "RISING";
OFFSET = IN 4.286 ns VALID 4.286 ns BEFORE COMP "amc_port_p[7][14]" "FALLING";
SCHEMATIC END;

