[0m[[0m[0mdebug[0m] [0m[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial source changes: [0m
[0m[[0m[0mdebug[0m] [0m[0m	removed:Set(/home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Not.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Pc.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Mux.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Nor.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Top.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Adder32.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Memory.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Or.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/AluOp.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Adder.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Instruction.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Imme.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Control.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Mux4.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Jalrr.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Mux8.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Adder2.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Nand.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/And.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Regfile.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Alu.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Adder4.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m	added: Set(/home/mohsin/core/Ghouri-Core/src/main/scala/riscv/pipeline4.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Adder4.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Pc.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Adder2.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Mux4.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Jalrr.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Regfile.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/AluOp.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Adder32.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Not.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/pipeline3.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Mux.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Imme.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Top.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Adder.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Nor.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/pipeline2.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/pipeline1.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Alu.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Nand.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/And.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Or.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Control.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Memory.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Mux8.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Instruction.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m	modified: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated products: Set(/home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Mux4$$anonfun$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$34.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$6.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$15.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder4$$anonfun$4.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$4$$anonfun$apply$mcV$sp$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$4.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$6.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$4$$anonfun$apply$mcV$sp$16.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$17.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$9.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$24.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$5.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Or$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$35.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder32$$anonfun$4.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$17.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder32$$anonfun$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Mux4.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder4.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$16.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$14.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$9.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$27.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Memory$$anonfun$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$11$$anonfun$apply$mcV$sp$6.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$4.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Not$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$12$$anonfun$apply$mcV$sp$8.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$19.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$12.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder2$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder4$$anonfun$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Mux8$$anonfun$3.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Regfile$$anonfun$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$29.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder4$$anonfun$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$14.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Mux.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$18.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$15$$anonfun$apply$mcV$sp$14.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$14$$anonfun$apply$mcV$sp$11.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$4.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$32.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder32$$anonfun$7.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$9.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$25.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Or.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$11.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder32$$anonfun$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$15$$anonfun$apply$mcV$sp$21.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder32.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$8.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Regfile$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$31.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Mux4$$anonfun$3.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$3$$anonfun$apply$mcV$sp$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Mux4$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Memory$$anonfun$3.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$8.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$5.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$13$$anonfun$apply$mcV$sp$19.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$5.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$7.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$15.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$7.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$16.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Nand$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$13.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Regfile$$anonfun$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder32$$anonfun$3.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$30.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$12.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$20.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/And.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$8.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$23.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder32$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$3$$anonfun$apply$mcV$sp$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$13$$anonfun$apply$mcV$sp$9.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$3.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder4$$anonfun$3.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/And$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$17.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Regfile$$anonfun$1$$anonfun$apply$mcV$sp$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Jalrr$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Pc.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Regfile.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder32$$anonfun$6.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$20.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$4$$anonfun$apply$mcV$sp$4.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$28.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$4$$anonfun$apply$mcV$sp$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Nor$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$3.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$31.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$4$$anonfun$apply$mcV$sp$3.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder4$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$19.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$8.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Mux8$$anonfun$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$12.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$4$$anonfun$apply$mcV$sp$3.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$14.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$16.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$12$$anonfun$apply$mcV$sp$18.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$11$$anonfun$apply$mcV$sp$5.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$14$$anonfun$apply$mcV$sp$12.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Regfile$$anonfun$1$$anonfun$apply$mcV$sp$3.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$34.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder2$$anonfun$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$24.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$36.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$29.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Mux8.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$10.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Instruction.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Not.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder32$$anonfun$8.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Memory$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Mux8$$anonfun$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$28.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$13.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$15.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$23.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$4.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$27.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Regfile$$anonfun$1$$anonfun$apply$mcV$sp$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$5$$anonfun$apply$mcV$sp$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder2$$anonfun$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$13.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$13.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$3.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$10.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$9.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$21.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$7.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$30.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Nor.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$14$$anonfun$apply$mcV$sp$20.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$26.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$32.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$5$$anonfun$apply$mcV$sp$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$6.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$7.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Memory$$anonfun$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$12.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Jalrr.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$36.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Mux$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$18.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$33.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$5$$anonfun$apply$mcV$sp$3.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$11.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$6.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Imme.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$22.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Mux8$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$5.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Memory$$anonfun$4.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$15$$anonfun$apply$mcV$sp$13.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$11$$anonfun$apply$mcV$sp$17.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$12$$anonfun$apply$mcV$sp$7.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Instruction$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$33.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$15.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder32$$anonfun$5.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Pc$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Memory.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$26.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Memory$$anonfun$5.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Nand.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Control$$anonfun$10.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$35.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$22.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$3.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$13$$anonfun$apply$mcV$sp$10.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/AluOp$$anonfun$14.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$3$$anonfun$apply$mcV$sp$15.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$25.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$10.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$11.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Mux4$$anonfun$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$11.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Alu$$anonfun$21.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Imme$$anon$1.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Top$$anonfun$2.class, /home/mohsin/Desktop/core/Ghouri/target/scala-2.11/classes/riscv/Adder32$$anonfun$9.class)[0m
[0m[[0m[0mdebug[0m] [0m[0mExternal API changes: API Changes: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mModified binary dependencies: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial directly invalidated classes: Set(riscv.Alu, riscv.Instruction, riscv.Jalrr, riscv.Nor, riscv.AluOp, riscv.Or, riscv.Regfile, riscv.Adder2, riscv.Adder32, riscv.Adder, riscv.Nand, riscv.Imme, riscv.Mux, riscv.Not, riscv.Top, riscv.Control, riscv.Mux4, riscv.And, riscv.Pc, riscv.Memory, riscv.Mux8, riscv.Adder4)[0m
[0m[[0m[0mdebug[0m] [0m[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mSources indirectly invalidated by:[0m
[0m[[0m[0mdebug[0m] [0m[0m	product: Set(/home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Not.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Pc.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Mux.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Nor.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Top.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Adder32.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Memory.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Or.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/AluOp.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Adder.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Instruction.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Imme.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Control.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Mux4.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Jalrr.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Mux8.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Adder2.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Nand.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/And.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Regfile.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Alu.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Adder4.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m	binary dep: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	external source: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated classes: Set(riscv.Alu, riscv.Instruction, riscv.Jalrr, riscv.Nor, riscv.AluOp, riscv.Or, riscv.Regfile, riscv.Adder2, riscv.Adder32, riscv.Adder, riscv.Nand, riscv.Imme, riscv.Mux, riscv.Not, riscv.Top, riscv.Control, riscv.Mux4, riscv.And, riscv.Pc, riscv.Memory, riscv.Mux8, riscv.Adder4)[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated sources:Set(/home/mohsin/core/Ghouri-Core/src/main/scala/riscv/pipeline4.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Not.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Adder4.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Pc.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Mux.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Pc.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Adder2.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Mux4.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Jalrr.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Regfile.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Nor.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/AluOp.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Top.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Adder32.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Adder32.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Not.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/pipeline3.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Mux.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Imme.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Memory.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Top.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Or.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/AluOp.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Adder.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Adder.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Instruction.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Nor.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/pipeline2.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Imme.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/pipeline1.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Control.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Alu.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Mux4.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Nand.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/And.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Jalrr.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Mux8.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Or.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Control.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Adder2.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Nand.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/And.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Memory.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Regfile.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Mux8.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Alu.scala, /home/mohsin/core/Ghouri-Core/src/main/scala/riscv/Instruction.scala, /home/mohsin/Desktop/core/Ghouri/src/main/scala/riscv/Adder4.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0mRecompiling all 26 sources: invalidated sources (48) exceeded 50.0% of all sources[0m
[0m[[0m[0minfo[0m] [0m[0mCompiling 26 Scala sources to /home/mohsin/core/Ghouri-Core/target/scala-2.11/classes ...[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.11:1.1.1:compile for Scala 2.11.12[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.11:1.1.1:compile for Scala 2.11.12[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] Running cached compiler 3c9ed99e for Scala compiler version 2.11.12[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] The Scala compiler is invoked with:[0m
[0m[[0m[0mdebug[0m] [0m[0m	-deprecation[0m
[0m[[0m[0mdebug[0m] [0m[0m	-feature[0m
[0m[[0m[0mdebug[0m] [0m[0m	-unchecked[0m
[0m[[0m[0mdebug[0m] [0m[0m	-language:reflectiveCalls[0m
[0m[[0m[0mdebug[0m] [0m[0m	-bootclasspath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/mohsin/.ivy2/cache/org.scala-lang/scala-library/jars/scala-library-2.11.12.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-classpath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/mohsin/core/Ghouri-Core/target/scala-2.11/classes:/home/mohsin/.ivy2/cache/edu.berkeley.cs/chisel3_2.11/jars/chisel3_2.11-3.1.8.jar:/home/mohsin/.ivy2/cache/org.scala-lang/scala-reflect/jars/scala-reflect-2.11.12.jar:/home/mohsin/.ivy2/cache/com.github.scopt/scopt_2.11/jars/scopt_2.11-3.7.0.jar:/home/mohsin/.ivy2/cache/edu.berkeley.cs/firrtl_2.11/jars/firrtl_2.11-1.1.7.jar:/home/mohsin/.ivy2/cache/org.antlr/antlr4/jars/antlr4-4.7.1.jar:/home/mohsin/.ivy2/cache/org.antlr/antlr4-runtime/jars/antlr4-runtime-4.7.1.jar:/home/mohsin/.ivy2/cache/org.antlr/antlr-runtime/jars/antlr-runtime-3.5.2.jar:/home/mohsin/.ivy2/cache/org.antlr/ST4/jars/ST4-4.0.8.jar:/home/mohsin/.ivy2/cache/org.abego.treelayout/org.abego.treelayout.core/bundles/org.abego.treelayout.core-1.0.3.jar:/home/mohsin/.ivy2/cache/org.glassfish/javax.json/bundles/javax.json-1.0.4.jar:/home/mohsin/.ivy2/cache/com.ibm.icu/icu4j/jars/icu4j-58.2.jar:/home/mohsin/.ivy2/cache/com.typesafe.scala-logging/scala-logging_2.11/bundles/scala-logging_2.11-3.7.2.jar:/home/mohsin/.ivy2/cache/org.slf4j/slf4j-api/jars/slf4j-api-1.7.25.jar:/home/mohsin/.ivy2/cache/ch.qos.logback/logback-classic/jars/logback-classic-1.2.3.jar:/home/mohsin/.ivy2/cache/ch.qos.logback/logback-core/jars/logback-core-1.2.3.jar:/home/mohsin/.ivy2/cache/net.jcazevedo/moultingyaml_2.11/jars/moultingyaml_2.11-0.4.0.jar:/home/mohsin/.ivy2/cache/com.github.nscala-time/nscala-time_2.11/jars/nscala-time_2.11-2.14.0.jar:/home/mohsin/.ivy2/cache/joda-time/joda-time/jars/joda-time-2.9.4.jar:/home/mohsin/.ivy2/cache/org.joda/joda-convert/jars/joda-convert-1.2.jar:/home/mohsin/.ivy2/cache/org.yaml/snakeyaml/bundles/snakeyaml-1.17.jar:/home/mohsin/.ivy2/cache/org.json4s/json4s-native_2.11/jars/json4s-native_2.11-3.5.3.jar:/home/mohsin/.ivy2/cache/org.json4s/json4s-core_2.11/jars/json4s-core_2.11-3.5.3.jar:/home/mohsin/.ivy2/cache/org.json4s/json4s-ast_2.11/jars/json4s-ast_2.11-3.5.3.jar:/home/mohsin/.ivy2/cache/org.json4s/json4s-scalap_2.11/jars/json4s-scalap_2.11-3.5.3.jar:/home/mohsin/.ivy2/cache/com.thoughtworks.paranamer/paranamer/bundles/paranamer-2.8.jar:/home/mohsin/.ivy2/cache/org.scala-lang.modules/scala-xml_2.11/bundles/scala-xml_2.11-1.0.6.jar:/home/mohsin/.ivy2/cache/edu.berkeley.cs/chisel-iotesters_2.11/jars/chisel-iotesters_2.11-1.2.10.jar:/home/mohsin/.ivy2/cache/edu.berkeley.cs/firrtl-interpreter_2.11/jars/firrtl-interpreter_2.11-1.1.7.jar:/home/mohsin/.ivy2/cache/org.scalatest/scalatest_2.11/bundles/scalatest_2.11-3.0.1.jar:/home/mohsin/.ivy2/cache/org.scalactic/scalactic_2.11/bundles/scalactic_2.11-3.0.1.jar:/home/mohsin/.ivy2/cache/org.scala-lang.modules/scala-parser-combinators_2.11/bundles/scala-parser-combinators_2.11-1.0.4.jar:/home/mohsin/.ivy2/cache/org.scalacheck/scalacheck_2.11/jars/scalacheck_2.11-1.13.4.jar:/home/mohsin/.ivy2/cache/org.scala-sbt/test-interface/jars/test-interface-1.0.jar:/home/mohsin/.ivy2/cache/org.scala-lang.modules/scala-jline/bundles/scala-jline-2.12.1.jar:/home/mohsin/.ivy2/cache/org.fusesource.jansi/jansi/jars/jansi-1.11.jar:/home/mohsin/.ivy2/cache/edu.berkeley.cs/treadle_2.11/jars/treadle_2.11-1.0.5.jar[0m
[0m[[0m[0mdebug[0m] [0m[0mScala compilation took 49.085549752 s[0m
[0m[[0m[0minfo[0m] [0m[0mDone compiling.[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from riscv.Top...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(riscv.Top)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(riscv.Top)[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(riscv.Top,ModifiedNames(changes = UsedName(p4,[Default]), UsedName(bout,[Default]), UsedName(p2,[Default]), UsedName(p3,[Default]), UsedName(p1,[Default]), UsedName(instruction,[Default]))) invalidates 1 classes due to The riscv.Top has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(p4,[Default]), UsedName(bout,[Default]), UsedName(p2,[Default]), UsedName(p3,[Default]), UsedName(p1,[Default]), UsedName(instruction,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(riscv.Top)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from riscv.pipeline2...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(riscv.pipeline2)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(riscv.pipeline2)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of riscv.Top: Set(UsedName(IM,[Default]), UsedName(SBTO,[Default]), UsedName(AOp,[Default]), UsedName(OPA,[Default]), UsedName(OPB,[Default]), UsedName(io,[Default]), UsedName(IMO,[Default]), UsedName(OPAO,[Default]), UsedName(R1,[Default]), UsedName(UJT,[Default]), UsedName(IO,[Default]), UsedName(UJTO,[Default]), UsedName(SBT,[Default]), UsedName(R2,[Default]), UsedName(AOpO,[Default]), UsedName(OPBO,[Default]), UsedName(BranchO,[Default]), UsedName(pipeline2,[Default]), UsedName(riscv;pipeline2;init;,[Default]), UsedName(Branch,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(riscv.pipeline2,ModifiedNames(changes = UsedName($init$,[Default]), UsedName(IM,[Default]), UsedName(suggestName,[Default]), UsedName(parentModName,[Default]), UsedName(getRef,[Default]), UsedName(desiredName,[Default]), UsedName(SBTO,[Default]), UsedName(_bindIoInPlace,[Default]), UsedName(pathName,[Default]), UsedName(finalize,[Default]), UsedName(instanceName,[Default]), UsedName(AOp,[Default]), UsedName(toString,[Default]), UsedName(generateComponent,[Default]), UsedName(hashCode,[Default]), UsedName(override_clock,[Default]), UsedName(getModulePorts,[Default]), UsedName(notifyAll,[Default]), UsedName(OPA,[Default]), UsedName(getIds,[Default]), UsedName(addPostnameHook,[Default]), UsedName(portsContains,[Default]), UsedName(asInstanceOf,[Default]), UsedName(eq,[Default]), UsedName(setRef,[Default]), UsedName(name,[Default]), UsedName(_compatAutoWrapPorts,[Default]), UsedName(R1O,[Default]), UsedName(R2O,[Default]), UsedName(OPB,[Default]), UsedName(io,[Default]), UsedName(IMO,[Default]), UsedName(annotate,[Default]), UsedName(getCommands,[Default]), UsedName(synchronized,[Default]), UsedName(register1,[Default]), UsedName(toNamed,[Default]), UsedName(_namespace,[Default]), UsedName(_onModuleClose,[Default]), UsedName(!=,[Default]), UsedName(OPAO,[Default]), UsedName(_id,[Default]), UsedName($asInstanceOf,[Default]), UsedName(==,[Default]), UsedName(R1,[Default]), UsedName(initializeInParent,[Default]), UsedName(UJT,[Default]), UsedName(portsSize,[Default]), UsedName(_parent,[Default]), UsedName(clone,[Default]), UsedName(IO,[Default]), UsedName(nameIds,[Default]), UsedName(UJTO,[Default]), UsedName(isInstanceOf,[Default]), UsedName(reset,[Default]), UsedName(getPorts,[Default]), UsedName(compileOptions,[Default]), UsedName(parentPathName,[Default]), UsedName(ne,[Default]), UsedName(forceName,[Default]), UsedName(##,[Default]), UsedName(SBT,[Default]), UsedName($isInstanceOf,[Default]), UsedName(R2,[Default]), UsedName(clock,[Default]), UsedName(AOpO,[Default]), UsedName(_component,[Default]), UsedName(OPBO,[Default]), UsedName(override_reset,[Default]), UsedName(getPublicFields,[Default]), UsedName(_compatIoPortBound,[Default]), UsedName(BranchO,[Default]), UsedName(_closed,[Default]), UsedName(circuitName,[Default]), UsedName(pipeline2,[Default]), UsedName(addCommand,[Default]), UsedName(equals,[Default]), UsedName(addId,[Default]), UsedName(riscv;pipeline2;init;,[Default]), UsedName(getClass,[Default]), UsedName(notify,[Default]), UsedName(Branch,[Default]), UsedName(wait,[Default]))) invalidates 2 classes due to The riscv.pipeline2 has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName($init$,[Default]), UsedName(IM,[Default]), UsedName(suggestName,[Default]), UsedName(parentModName,[Default]), UsedName(getRef,[Default]), UsedName(desiredName,[Default]), UsedName(SBTO,[Default]), UsedName(_bindIoInPlace,[Default]), UsedName(pathName,[Default]), UsedName(finalize,[Default]), UsedName(instanceName,[Default]), UsedName(AOp,[Default]), UsedName(toString,[Default]), UsedName(generateComponent,[Default]), UsedName(hashCode,[Default]), UsedName(override_clock,[Default]), UsedName(getModulePorts,[Default]), UsedName(notifyAll,[Default]), UsedName(OPA,[Default]), UsedName(getIds,[Default]), UsedName(addPostnameHook,[Default]), UsedName(portsContains,[Default]), UsedName(asInstanceOf,[Default]), UsedName(eq,[Default]), UsedName(setRef,[Default]), UsedName(name,[Default]), UsedName(_compatAutoWrapPorts,[Default]), UsedName(R1O,[Default]), UsedName(R2O,[Default]), UsedName(OPB,[Default]), UsedName(io,[Default]), UsedName(IMO,[Default]), UsedName(annotate,[Default]), UsedName(getCommands,[Default]), UsedName(synchronized,[Default]), UsedName(register1,[Default]), UsedName(toNamed,[Default]), UsedName(_namespace,[Default]), UsedName(_onModuleClose,[Default]), UsedName(!=,[Default]), UsedName(OPAO,[Default]), UsedName(_id,[Default]), UsedName($asInstanceOf,[Default]), UsedName(==,[Default]), UsedName(R1,[Default]), UsedName(initializeInParent,[Default]), UsedName(UJT,[Default]), UsedName(portsSize,[Default]), UsedName(_parent,[Default]), UsedName(clone,[Default]), UsedName(IO,[Default]), UsedName(nameIds,[Default]), UsedName(UJTO,[Default]), UsedName(isInstanceOf,[Default]), UsedName(reset,[Default]), UsedName(getPorts,[Default]), UsedName(compileOptions,[Default]), UsedName(parentPathName,[Default]), UsedName(ne,[Default]), UsedName(forceName,[Default]), UsedName(##,[Default]), UsedName(SBT,[Default]), UsedName($isInstanceOf,[Default]), UsedName(R2,[Default]), UsedName(clock,[Default]), UsedName(AOpO,[Default]), UsedName(_component,[Default]), UsedName(OPBO,[Default]), UsedName(override_reset,[Default]), UsedName(getPublicFields,[Default]), UsedName(_compatIoPortBound,[Default]), UsedName(BranchO,[Default]), UsedName(_closed,[Default]), UsedName(circuitName,[Default]), UsedName(pipeline2,[Default]), UsedName(addCommand,[Default]), UsedName(equals,[Default]), UsedName(addId,[Default]), UsedName(riscv;pipeline2;init;,[Default]), UsedName(getClass,[Default]), UsedName(notify,[Default]), UsedName(Branch,[Default]), UsedName(wait,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(riscv.pipeline2)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(riscv.Top)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from riscv.pipeline3...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(riscv.pipeline3)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(riscv.pipeline3)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of riscv.Top: Set(UsedName(MW,[Default]), UsedName(ABO,[Default]), UsedName(AluR,[Default]), UsedName(riscv;pipeline3;init;,[Default]), UsedName(DataO,[Default]), UsedName(io,[Default]), UsedName(MWO,[Default]), UsedName(IO,[Default]), UsedName(Data,[Default]), UsedName(MRO,[Default]), UsedName(MR,[Default]), UsedName(pipeline3,[Default]), UsedName(AluRO,[Default]), UsedName(AB,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(riscv.pipeline3,ModifiedNames(changes = UsedName($init$,[Default]), UsedName(suggestName,[Default]), UsedName(parentModName,[Default]), UsedName(getRef,[Default]), UsedName(desiredName,[Default]), UsedName(_bindIoInPlace,[Default]), UsedName(pathName,[Default]), UsedName(finalize,[Default]), UsedName(MW,[Default]), UsedName(instanceName,[Default]), UsedName(toString,[Default]), UsedName(generateComponent,[Default]), UsedName(ABO,[Default]), UsedName(AluR,[Default]), UsedName(hashCode,[Default]), UsedName(override_clock,[Default]), UsedName(getModulePorts,[Default]), UsedName(notifyAll,[Default]), UsedName(getIds,[Default]), UsedName(addPostnameHook,[Default]), UsedName(portsContains,[Default]), UsedName(asInstanceOf,[Default]), UsedName(eq,[Default]), UsedName(setRef,[Default]), UsedName(riscv;pipeline3;init;,[Default]), UsedName(name,[Default]), UsedName(_compatAutoWrapPorts,[Default]), UsedName(DataO,[Default]), UsedName(io,[Default]), UsedName(annotate,[Default]), UsedName(getCommands,[Default]), UsedName(synchronized,[Default]), UsedName(register1,[Default]), UsedName(toNamed,[Default]), UsedName(_namespace,[Default]), UsedName(_onModuleClose,[Default]), UsedName(!=,[Default]), UsedName(_id,[Default]), UsedName($asInstanceOf,[Default]), UsedName(==,[Default]), UsedName(initializeInParent,[Default]), UsedName(portsSize,[Default]), UsedName(MWO,[Default]), UsedName(_parent,[Default]), UsedName(clone,[Default]), UsedName(IO,[Default]), UsedName(nameIds,[Default]), UsedName(Data,[Default]), UsedName(isInstanceOf,[Default]), UsedName(reset,[Default]), UsedName(MRO,[Default]), UsedName(getPorts,[Default]), UsedName(compileOptions,[Default]), UsedName(parentPathName,[Default]), UsedName(ne,[Default]), UsedName(forceName,[Default]), UsedName(##,[Default]), UsedName($isInstanceOf,[Default]), UsedName(clock,[Default]), UsedName(_component,[Default]), UsedName(override_reset,[Default]), UsedName(MR,[Default]), UsedName(getPublicFields,[Default]), UsedName(_compatIoPortBound,[Default]), UsedName(_closed,[Default]), UsedName(circuitName,[Default]), UsedName(addCommand,[Default]), UsedName(equals,[Default]), UsedName(addId,[Default]), UsedName(pipeline3,[Default]), UsedName(AluRO,[Default]), UsedName(getClass,[Default]), UsedName(notify,[Default]), UsedName(wait,[Default]), UsedName(AB,[Default]))) invalidates 2 classes due to The riscv.pipeline3 has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName($init$,[Default]), UsedName(suggestName,[Default]), UsedName(parentModName,[Default]), UsedName(getRef,[Default]), UsedName(desiredName,[Default]), UsedName(_bindIoInPlace,[Default]), UsedName(pathName,[Default]), UsedName(finalize,[Default]), UsedName(MW,[Default]), UsedName(instanceName,[Default]), UsedName(toString,[Default]), UsedName(generateComponent,[Default]), UsedName(ABO,[Default]), UsedName(AluR,[Default]), UsedName(hashCode,[Default]), UsedName(override_clock,[Default]), UsedName(getModulePorts,[Default]), UsedName(notifyAll,[Default]), UsedName(getIds,[Default]), UsedName(addPostnameHook,[Default]), UsedName(portsContains,[Default]), UsedName(asInstanceOf,[Default]), UsedName(eq,[Default]), UsedName(setRef,[Default]), UsedName(riscv;pipeline3;init;,[Default]), UsedName(name,[Default]), UsedName(_compatAutoWrapPorts,[Default]), UsedName(DataO,[Default]), UsedName(io,[Default]), UsedName(annotate,[Default]), UsedName(getCommands,[Default]), UsedName(synchronized,[Default]), UsedName(register1,[Default]), UsedName(toNamed,[Default]), UsedName(_namespace,[Default]), UsedName(_onModuleClose,[Default]), UsedName(!=,[Default]), UsedName(_id,[Default]), UsedName($asInstanceOf,[Default]), UsedName(==,[Default]), UsedName(initializeInParent,[Default]), UsedName(portsSize,[Default]), UsedName(MWO,[Default]), UsedName(_parent,[Default]), UsedName(clone,[Default]), UsedName(IO,[Default]), UsedName(nameIds,[Default]), UsedName(Data,[Default]), UsedName(isInstanceOf,[Default]), UsedName(reset,[Default]), UsedName(MRO,[Default]), UsedName(getPorts,[Default]), UsedName(compileOptions,[Default]), UsedName(parentPathName,[Default]), UsedName(ne,[Default]), UsedName(forceName,[Default]), UsedName(##,[Default]), UsedName($isInstanceOf,[Default]), UsedName(clock,[Default]), UsedName(_component,[Default]), UsedName(override_reset,[Default]), UsedName(MR,[Default]), UsedName(getPublicFields,[Default]), UsedName(_compatIoPortBound,[Default]), UsedName(_closed,[Default]), UsedName(circuitName,[Default]), UsedName(addCommand,[Default]), UsedName(equals,[Default]), UsedName(addId,[Default]), UsedName(pipeline3,[Default]), UsedName(AluRO,[Default]), UsedName(getClass,[Default]), UsedName(notify,[Default]), UsedName(wait,[Default]), UsedName(AB,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(riscv.pipeline3)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(riscv.Top)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from riscv.pipeline4...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(riscv.pipeline4)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(riscv.pipeline4)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of riscv.Top: Set(UsedName(pipeline4,[Default]), UsedName(RegWO,[Default]), UsedName(DataO,[Default]), UsedName(io,[Default]), UsedName(RegW,[Default]), UsedName(MeMReGO,[Default]), UsedName(IO,[Default]), UsedName(Data,[Default]), UsedName(riscv;pipeline4;init;,[Default]), UsedName(RDO,[Default]), UsedName(MeMReG,[Default]), UsedName(RD,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(riscv.pipeline4,ModifiedNames(changes = UsedName($init$,[Default]), UsedName(suggestName,[Default]), UsedName(parentModName,[Default]), UsedName(getRef,[Default]), UsedName(desiredName,[Default]), UsedName(_bindIoInPlace,[Default]), UsedName(pathName,[Default]), UsedName(finalize,[Default]), UsedName(instanceName,[Default]), UsedName(toString,[Default]), UsedName(generateComponent,[Default]), UsedName(hashCode,[Default]), UsedName(override_clock,[Default]), UsedName(getModulePorts,[Default]), UsedName(pipeline4,[Default]), UsedName(notifyAll,[Default]), UsedName(getIds,[Default]), UsedName(addPostnameHook,[Default]), UsedName(portsContains,[Default]), UsedName(asInstanceOf,[Default]), UsedName(eq,[Default]), UsedName(setRef,[Default]), UsedName(name,[Default]), UsedName(_compatAutoWrapPorts,[Default]), UsedName(RegWO,[Default]), UsedName(DataO,[Default]), UsedName(io,[Default]), UsedName(annotate,[Default]), UsedName(getCommands,[Default]), UsedName(synchronized,[Default]), UsedName(register1,[Default]), UsedName(RegW,[Default]), UsedName(toNamed,[Default]), UsedName(_namespace,[Default]), UsedName(_onModuleClose,[Default]), UsedName(!=,[Default]), UsedName(_id,[Default]), UsedName($asInstanceOf,[Default]), UsedName(==,[Default]), UsedName(initializeInParent,[Default]), UsedName(portsSize,[Default]), UsedName(_parent,[Default]), UsedName(MeMReGO,[Default]), UsedName(clone,[Default]), UsedName(IO,[Default]), UsedName(nameIds,[Default]), UsedName(Data,[Default]), UsedName(isInstanceOf,[Default]), UsedName(reset,[Default]), UsedName(getPorts,[Default]), UsedName(compileOptions,[Default]), UsedName(parentPathName,[Default]), UsedName(ne,[Default]), UsedName(forceName,[Default]), UsedName(##,[Default]), UsedName($isInstanceOf,[Default]), UsedName(clock,[Default]), UsedName(_component,[Default]), UsedName(override_reset,[Default]), UsedName(getPublicFields,[Default]), UsedName(_compatIoPortBound,[Default]), UsedName(_closed,[Default]), UsedName(circuitName,[Default]), UsedName(addCommand,[Default]), UsedName(riscv;pipeline4;init;,[Default]), UsedName(equals,[Default]), UsedName(RDO,[Default]), UsedName(addId,[Default]), UsedName(getClass,[Default]), UsedName(notify,[Default]), UsedName(MeMReG,[Default]), UsedName(wait,[Default]), UsedName(RD,[Default]))) invalidates 2 classes due to The riscv.pipeline4 has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName($init$,[Default]), UsedName(suggestName,[Default]), UsedName(parentModName,[Default]), UsedName(getRef,[Default]), UsedName(desiredName,[Default]), UsedName(_bindIoInPlace,[Default]), UsedName(pathName,[Default]), UsedName(finalize,[Default]), UsedName(instanceName,[Default]), UsedName(toString,[Default]), UsedName(generateComponent,[Default]), UsedName(hashCode,[Default]), UsedName(override_clock,[Default]), UsedName(getModulePorts,[Default]), UsedName(pipeline4,[Default]), UsedName(notifyAll,[Default]), UsedName(getIds,[Default]), UsedName(addPostnameHook,[Default]), UsedName(portsContains,[Default]), UsedName(asInstanceOf,[Default]), UsedName(eq,[Default]), UsedName(setRef,[Default]), UsedName(name,[Default]), UsedName(_compatAutoWrapPorts,[Default]), UsedName(RegWO,[Default]), UsedName(DataO,[Default]), UsedName(io,[Default]), UsedName(annotate,[Default]), UsedName(getCommands,[Default]), UsedName(synchronized,[Default]), UsedName(register1,[Default]), UsedName(RegW,[Default]), UsedName(toNamed,[Default]), UsedName(_namespace,[Default]), UsedName(_onModuleClose,[Default]), UsedName(!=,[Default]), UsedName(_id,[Default]), UsedName($asInstanceOf,[Default]), UsedName(==,[Default]), UsedName(initializeInParent,[Default]), UsedName(portsSize,[Default]), UsedName(_parent,[Default]), UsedName(MeMReGO,[Default]), UsedName(clone,[Default]), UsedName(IO,[Default]), UsedName(nameIds,[Default]), UsedName(Data,[Default]), UsedName(isInstanceOf,[Default]), UsedName(reset,[Default]), UsedName(getPorts,[Default]), UsedName(compileOptions,[Default]), UsedName(parentPathName,[Default]), UsedName(ne,[Default]), UsedName(forceName,[Default]), UsedName(##,[Default]), UsedName($isInstanceOf,[Default]), UsedName(clock,[Default]), UsedName(_component,[Default]), UsedName(override_reset,[Default]), UsedName(getPublicFields,[Default]), UsedName(_compatIoPortBound,[Default]), UsedName(_closed,[Default]), UsedName(circuitName,[Default]), UsedName(addCommand,[Default]), UsedName(riscv;pipeline4;init;,[Default]), UsedName(equals,[Default]), UsedName(RDO,[Default]), UsedName(addId,[Default]), UsedName(getClass,[Default]), UsedName(notify,[Default]), UsedName(MeMReG,[Default]), UsedName(wait,[Default]), UsedName(RD,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(riscv.pipeline4)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(riscv.Top)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from riscv.pipeline1...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(riscv.pipeline1)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(riscv.pipeline1)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of riscv.Top: Set(UsedName(p4O,[Default]), UsedName(io,[Default]), UsedName(instI,[Default]), UsedName(pipeline1,[Default]), UsedName(riscv;pipeline1;init;,[Default]), UsedName(IO,[Default]), UsedName(iO,[Default]), UsedName(pc4I,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(riscv.pipeline1,ModifiedNames(changes = UsedName($init$,[Default]), UsedName(suggestName,[Default]), UsedName(parentModName,[Default]), UsedName(getRef,[Default]), UsedName(desiredName,[Default]), UsedName(_bindIoInPlace,[Default]), UsedName(pathName,[Default]), UsedName(finalize,[Default]), UsedName(instanceName,[Default]), UsedName(toString,[Default]), UsedName(generateComponent,[Default]), UsedName(hashCode,[Default]), UsedName(override_clock,[Default]), UsedName(getModulePorts,[Default]), UsedName(notifyAll,[Default]), UsedName(getIds,[Default]), UsedName(addPostnameHook,[Default]), UsedName(portsContains,[Default]), UsedName(asInstanceOf,[Default]), UsedName(eq,[Default]), UsedName(setRef,[Default]), UsedName(name,[Default]), UsedName(_compatAutoWrapPorts,[Default]), UsedName(p4O,[Default]), UsedName(io,[Default]), UsedName(annotate,[Default]), UsedName(getCommands,[Default]), UsedName(synchronized,[Default]), UsedName(register1,[Default]), UsedName(toNamed,[Default]), UsedName(_namespace,[Default]), UsedName(_onModuleClose,[Default]), UsedName(!=,[Default]), UsedName(_id,[Default]), UsedName($asInstanceOf,[Default]), UsedName(==,[Default]), UsedName(initializeInParent,[Default]), UsedName(portsSize,[Default]), UsedName(instI,[Default]), UsedName(_parent,[Default]), UsedName(pipeline1,[Default]), UsedName(riscv;pipeline1;init;,[Default]), UsedName(clone,[Default]), UsedName(IO,[Default]), UsedName(nameIds,[Default]), UsedName(iO,[Default]), UsedName(isInstanceOf,[Default]), UsedName(reset,[Default]), UsedName(getPorts,[Default]), UsedName(compileOptions,[Default]), UsedName(parentPathName,[Default]), UsedName(ne,[Default]), UsedName(forceName,[Default]), UsedName(##,[Default]), UsedName($isInstanceOf,[Default]), UsedName(clock,[Default]), UsedName(_component,[Default]), UsedName(override_reset,[Default]), UsedName(getPublicFields,[Default]), UsedName(_compatIoPortBound,[Default]), UsedName(_closed,[Default]), UsedName(pc4I,[Default]), UsedName(circuitName,[Default]), UsedName(addCommand,[Default]), UsedName(equals,[Default]), UsedName(addId,[Default]), UsedName(getClass,[Default]), UsedName(notify,[Default]), UsedName(wait,[Default]))) invalidates 2 classes due to The riscv.pipeline1 has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName($init$,[Default]), UsedName(suggestName,[Default]), UsedName(parentModName,[Default]), UsedName(getRef,[Default]), UsedName(desiredName,[Default]), UsedName(_bindIoInPlace,[Default]), UsedName(pathName,[Default]), UsedName(finalize,[Default]), UsedName(instanceName,[Default]), UsedName(toString,[Default]), UsedName(generateComponent,[Default]), UsedName(hashCode,[Default]), UsedName(override_clock,[Default]), UsedName(getModulePorts,[Default]), UsedName(notifyAll,[Default]), UsedName(getIds,[Default]), UsedName(addPostnameHook,[Default]), UsedName(portsContains,[Default]), UsedName(asInstanceOf,[Default]), UsedName(eq,[Default]), UsedName(setRef,[Default]), UsedName(name,[Default]), UsedName(_compatAutoWrapPorts,[Default]), UsedName(p4O,[Default]), UsedName(io,[Default]), UsedName(annotate,[Default]), UsedName(getCommands,[Default]), UsedName(synchronized,[Default]), UsedName(register1,[Default]), UsedName(toNamed,[Default]), UsedName(_namespace,[Default]), UsedName(_onModuleClose,[Default]), UsedName(!=,[Default]), UsedName(_id,[Default]), UsedName($asInstanceOf,[Default]), UsedName(==,[Default]), UsedName(initializeInParent,[Default]), UsedName(portsSize,[Default]), UsedName(instI,[Default]), UsedName(_parent,[Default]), UsedName(pipeline1,[Default]), UsedName(riscv;pipeline1;init;,[Default]), UsedName(clone,[Default]), UsedName(IO,[Default]), UsedName(nameIds,[Default]), UsedName(iO,[Default]), UsedName(isInstanceOf,[Default]), UsedName(reset,[Default]), UsedName(getPorts,[Default]), UsedName(compileOptions,[Default]), UsedName(parentPathName,[Default]), UsedName(ne,[Default]), UsedName(forceName,[Default]), UsedName(##,[Default]), UsedName($isInstanceOf,[Default]), UsedName(clock,[Default]), UsedName(_component,[Default]), UsedName(override_reset,[Default]), UsedName(getPublicFields,[Default]), UsedName(_compatIoPortBound,[Default]), UsedName(_closed,[Default]), UsedName(pc4I,[Default]), UsedName(circuitName,[Default]), UsedName(addCommand,[Default]), UsedName(equals,[Default]), UsedName(addId,[Default]), UsedName(getClass,[Default]), UsedName(notify,[Default]), UsedName(wait,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(riscv.pipeline1)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(riscv.Top)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mNew invalidations:[0m
[0m[[0m[0mdebug[0m] [0m[0m	Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mPreviously invalidated, but (transitively) depend on new invalidations:[0m
[0m[[0m[0mdebug[0m] [0m[0m	Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mAll newly invalidated classes after taking into account (previously) recompiled classes:Set()[0m
