# Thiáº¿t káº¿ bá»™ Ä‘iá»u khiá»ƒn UART vá»›i FIFO trÃªn FPGA (SystemVerilog)

![Language](https://img.shields.io/badge/Language-SystemVerilog-blue)
![Platform](https://img.shields.io/badge/Platform-FPGA-green)
![Tool](https://img.shields.io/badge/Tool-Vivado%20%7C%20ModelSim-orange)
![Status](https://img.shields.io/badge/Status-Verified-success)

## ğŸ“– Tá»•ng quan
Dá»± Ã¡n nÃ y lÃ  thiáº¿t káº¿ pháº§n cá»©ng cho giao thá»©c **UART (Universal Asynchronous Receiver-Transmitter)** sá»­ dá»¥ng ngÃ´n ngá»¯ **SystemVerilog**. Thiáº¿t káº¿ táº­p trung vÃ o Ä‘á»™ tin cáº­y vÃ  hiá»‡u nÄƒng cao, tÃ­ch há»£p bá»™ Ä‘á»‡m **FIFO (First-In-First-Out)** cho cáº£ luá»“ng truyá»n (TX) vÃ  nháº­n (RX), giÃºp há»‡ thá»‘ng hoáº¡t Ä‘á»™ng á»•n Ä‘á»‹nh mÃ  khÃ´ng máº¥t mÃ¡t dá»¯ liá»‡u á»Ÿ tá»‘c Ä‘á»™ cao.

Giao thá»©c Ä‘Æ°á»£c hiá»‡n thá»±c hÃ³a chuáº©n **8N1** (1 Start bit, 8 Data bits, No Parity, 1 Stop bit) cÃ¹ng ká»¹ thuáº­t **Oversampling 16x** Ä‘á»ƒ chá»‘ng nhiá»…u tÃ­n hiá»‡u Ä‘áº§u vÃ o.

## ğŸŒŸ TÃ­nh nÄƒng ná»•i báº­t
* **Tham sá»‘ hÃ³a toÃ n diá»‡n:** Dá»… dÃ ng cáº¥u hÃ¬nh Baud rate, Clock frequency, Ä‘á»™ rá»™ng dá»¯ liá»‡u (Data Width) vÃ  Ä‘á»™ sÃ¢u FIFO (FIFO Depth).
* **CÆ¡ cháº¿ RX tin cáº­y:**
    * Sá»­ dá»¥ng **16x Oversampling** Ä‘á»ƒ láº¥y máº«u táº¡i Ä‘iá»ƒm giá»¯a cá»§a bit (center-aligned sampling).
    * TÃ­ch há»£p bá»™ Ä‘á»“ng bá»™ hÃ³a 2 táº§ng (2-stage synchronizer) Ä‘á»ƒ chá»‘ng hiá»‡n tÆ°á»£ng **Metastability**.
* **Bá»™ Ä‘á»‡m FIFO tÃ­ch há»£p:** GiÃºp tÃ¡ch biá»‡t miá»n thá»i gian giá»¯a UART core vÃ  há»‡ thá»‘ng xá»­ lÃ½ chÃ­nh.
* **Giao diá»‡n Ä‘Æ¡n giáº£n:** Sá»­ dá»¥ng tÃ­n hiá»‡u `wr_en` (Write Enable) vÃ  `rd_en` (Read Enable) tiÃªu chuáº©n.

## ğŸ—ï¸ Kiáº¿n trÃºc pháº§n cá»©ng (Block Diagram)
SÆ¡ Ä‘á»“ khá»‘i tá»•ng quÃ¡t cá»§a há»‡ thá»‘ng, bao gá»“m cÃ¡c module chÃ­nh: Baud Rate Generator, UART TX, UART RX vÃ  cÃ¡c khá»‘i FIFO.

![Block Diagram](/public/uart_rx.png)
*(SÆ¡ Ä‘á»“ khá»‘i há»‡ thá»‘ng UART_RX)*

![Block Diagram](/public/uart_tx.png)
*(SÆ¡ Ä‘á»“ khá»‘i há»‡ thá»‘ng UART_TX)*

## ğŸ”„ MÃ¡y tráº¡ng thÃ¡i há»¯u háº¡n (FSM Diagram)
Luá»“ng hoáº¡t Ä‘á»™ng cá»§a bá»™ thu (RX) vÃ  bá»™ phÃ¡t (TX) Ä‘Æ°á»£c Ä‘iá»u khiá»ƒn bá»Ÿi cÃ¡c mÃ¡y tráº¡ng thÃ¡i (Finite State Machine) Ä‘á»ƒ Ä‘áº£m báº£o tuÃ¢n thá»§ cháº·t cháº½ timing cá»§a giao thá»©c UART.

![FSM Diagram](/public/fsm_rx.png)
![FSM Diagram](/public/fsm_tx.png)

*(Biá»ƒu Ä‘á»“ tráº¡ng thÃ¡i FSM cho TX vÃ  RX)*

## ğŸª¢ Waveform
![Waveform 1](https://raw.githubusercontent.com/NgoMinhDuc25/UART_Design/refs/heads/main/public/wf_rx%20.png)
- UART_RX
 
![Waveform 2](/public/wf_tx.png)
- UART_TX

## â™¾ï¸ Simulation with ModelSim
![Simulation 1](/public/sim_rx_1.png)
- UART_RX
 
![Simulation 2](/public/sim_tx_1.png)
![Simulation 3](/public/sim_tx_2.png)
- UART_TX
  
## ğŸ“‚ Cáº¥u trÃºc Repository

```text
â”œâ”€â”€ public/                # Chá»©a tÃ i liá»‡u hÃ¬nh áº£nh (Diagrams, Waveforms)
â”‚   â”œâ”€â”€ block_diagram.png
â”‚   â”œâ”€â”€ fsm_diagram.png
â”‚   â”œâ”€â”€ simulation.png
â”‚   â””â”€â”€ waveform.png
â”œâ”€â”€ rtl/                   # MÃ£ nguá»“n SystemVerilog (Source Code)
â”‚   â”œâ”€â”€ uart_tx_module.sv  # Top-level TX vá»›i FIFO
â”‚   â”œâ”€â”€ uart_rx_module.sv  # Top-level RX vá»›i FIFO
â”‚   â”œâ”€â”€ tx.sv              # Core xá»­ lÃ½ phÃ¡t (TX Core)
â”‚   â”œâ”€â”€ rx.sv              # Core xá»­ lÃ½ thu (RX Core)
â”‚   â”œâ”€â”€ bau_gen.sv         # Bá»™ táº¡o tá»‘c Ä‘á»™ Baud
â”‚   â”œâ”€â”€ FIFO.sv            # Wrapper cho FIFO
â”‚   â””â”€â”€ ... (CÃ¡c file con cá»§a FIFO)
â”œâ”€â”€ tb/                    # Testbenches
â”‚   â”œâ”€â”€ tb_uart_tx_module.sv
â”‚   â””â”€â”€ tb_uart_rx_module.sv
â””â”€â”€ README.md
