(kicad_pcb (version 4) (host pcbnew "(2015-11-19 BZR 6326)-product")

  (general
    (links 29)
    (no_connects 29)
    (area 99.366248 97.6847 185.633753 154.050001)
    (thickness 1.6)
    (drawings 4)
    (tracks 0)
    (zones 0)
    (modules 6)
    (nets 57)
  )

  (page A4)
  (title_block
    (title "96Boards Mezzanine Project Template")
    (date 2015-08-08)
    (rev A)
    (company "Linaro Ltd")
  )

  (layers
    (0 F.Cu signal)
    (31 B.Cu signal hide)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user hide)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user hide)
    (48 B.Fab user hide)
    (49 F.Fab user hide)
  )

  (setup
    (last_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.381)
    (user_trace_width 0.635)
    (trace_clearance 0.1778)
    (zone_clearance 0.508)
    (zone_45_only yes)
    (trace_min 0.1778)
    (segment_width 0.2)
    (edge_width 0.1)
    (via_size 0.6)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 3 3)
    (pad_drill 2.5)
    (pad_to_mask_clearance 0)
    (aux_axis_origin 100 100)
    (grid_origin 100 100)
    (visible_elements FFFFFF7B)
    (pcbplotparams
      (layerselection 0x010ef_80000001)
      (usegerberextensions false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory gerbers/))
  )

  (net 0 "")
  (net 1 +1V8)
  (net 2 GND)
  (net 3 +5V)
  (net 4 I2C0_SCL)
  (net 5 I2C0_SDA)
  (net 6 I2C1_SCL)
  (net 7 I2C1_SDA)
  (net 8 PWR_BTN_N)
  (net 9 RST_BTN_N)
  (net 10 SYS_DCIN)
  (net 11 "Net-(P1-Pad8)")
  (net 12 "Net-(P1-Pad10)")
  (net 13 "Net-(P1-Pad12)")
  (net 14 "Net-(P1-Pad14)")
  (net 15 "Net-(P1-Pad16)")
  (net 16 "Net-(P1-Pad18)")
  (net 17 "Net-(P1-Pad20)")
  (net 18 "Net-(P1-Pad22)")
  (net 19 "Net-(P1-Pad26)")
  (net 20 "Net-(P1-Pad28)")
  (net 21 "Net-(P1-Pad30)")
  (net 22 "Net-(P1-Pad32)")
  (net 23 "Net-(P1-Pad34)")
  (net 24 UART_CTS)
  (net 25 UART_TX)
  (net 26 UART_RX)
  (net 27 UART_RTS)
  (net 28 "Net-(P1-Pad11)")
  (net 29 "Net-(P1-Pad13)")
  (net 30 "Net-(P1-Pad25)")
  (net 31 "Net-(P1-Pad27)")
  (net 32 "Net-(P1-Pad29)")
  (net 33 "Net-(P1-Pad31)")
  (net 34 "Net-(P1-Pad33)")
  (net 35 "Net-(P2-Pad11)")
  (net 36 "Net-(P2-Pad13)")
  (net 37 "Net-(P2-Pad25)")
  (net 38 "Net-(P2-Pad27)")
  (net 39 "Net-(P2-Pad29)")
  (net 40 "Net-(P2-Pad31)")
  (net 41 "Net-(P2-Pad33)")
  (net 42 "Net-(P2-Pad8)")
  (net 43 "Net-(P2-Pad10)")
  (net 44 "Net-(P2-Pad12)")
  (net 45 "Net-(P2-Pad14)")
  (net 46 "Net-(P2-Pad16)")
  (net 47 "Net-(P2-Pad18)")
  (net 48 "Net-(P2-Pad20)")
  (net 49 "Net-(P2-Pad22)")
  (net 50 "Net-(P2-Pad26)")
  (net 51 "Net-(P2-Pad28)")
  (net 52 "Net-(P2-Pad30)")
  (net 53 "Net-(P2-Pad32)")
  (net 54 "Net-(P2-Pad34)")
  (net 55 GPIO_B)
  (net 56 GPIO_A)

  (net_class Default "This is the default net class."
    (clearance 0.1778)
    (trace_width 0.254)
    (via_dia 0.6)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net GPIO_A)
    (add_net GPIO_B)
    (add_net I2C0_SCL)
    (add_net I2C0_SDA)
    (add_net I2C1_SCL)
    (add_net I2C1_SDA)
    (add_net "Net-(C4-Pad1)")
    (add_net "Net-(C5-Pad1)")
    (add_net "Net-(CON1-Pad4)")
    (add_net "Net-(P1-Pad10)")
    (add_net "Net-(P1-Pad11)")
    (add_net "Net-(P1-Pad12)")
    (add_net "Net-(P1-Pad13)")
    (add_net "Net-(P1-Pad14)")
    (add_net "Net-(P1-Pad16)")
    (add_net "Net-(P1-Pad18)")
    (add_net "Net-(P1-Pad20)")
    (add_net "Net-(P1-Pad22)")
    (add_net "Net-(P1-Pad25)")
    (add_net "Net-(P1-Pad26)")
    (add_net "Net-(P1-Pad27)")
    (add_net "Net-(P1-Pad28)")
    (add_net "Net-(P1-Pad29)")
    (add_net "Net-(P1-Pad30)")
    (add_net "Net-(P1-Pad31)")
    (add_net "Net-(P1-Pad32)")
    (add_net "Net-(P1-Pad33)")
    (add_net "Net-(P1-Pad34)")
    (add_net "Net-(P1-Pad8)")
    (add_net "Net-(P2-Pad10)")
    (add_net "Net-(P2-Pad11)")
    (add_net "Net-(P2-Pad12)")
    (add_net "Net-(P2-Pad13)")
    (add_net "Net-(P2-Pad14)")
    (add_net "Net-(P2-Pad16)")
    (add_net "Net-(P2-Pad18)")
    (add_net "Net-(P2-Pad20)")
    (add_net "Net-(P2-Pad22)")
    (add_net "Net-(P2-Pad25)")
    (add_net "Net-(P2-Pad26)")
    (add_net "Net-(P2-Pad27)")
    (add_net "Net-(P2-Pad28)")
    (add_net "Net-(P2-Pad29)")
    (add_net "Net-(P2-Pad30)")
    (add_net "Net-(P2-Pad31)")
    (add_net "Net-(P2-Pad32)")
    (add_net "Net-(P2-Pad33)")
    (add_net "Net-(P2-Pad34)")
    (add_net "Net-(P2-Pad8)")
    (add_net PWR_BTN_N)
    (add_net RST_BTN_N)
    (add_net SYS_DCIN)
    (add_net UART_CTS)
    (add_net UART_RTS)
    (add_net UART_RX)
    (add_net UART_TX)
    (add_net VBUS)
  )

  (net_class Power ""
    (clearance 0.1778)
    (trace_width 0.381)
    (via_dia 0.6)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net +1V8)
    (add_net +5V)
    (add_net GND)
  )

  (module mezza:Pin_Header_SMD_2x20_Pitch2mm (layer F.Cu) (tedit 55F865FA) (tstamp 55E599EB)
    (at 110 105 90)
    (path /55D48226)
    (fp_text reference P2 (at 1 -4 270) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value CONN_02X20 (at 1 -2 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -3 -0.75) (end -3 38.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 5 38.75) (end 5 -0.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 5 -0.75) (end -3 -0.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 5 38.75) (end -3 38.75) (layer F.SilkS) (width 0.15))
    (pad 5 smd rect (at -1.65 4) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 25 UART_TX))
    (pad 3 smd rect (at -1.65 2) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 24 UART_CTS))
    (pad 4 smd rect (at 3.65 2) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 8 PWR_BTN_N))
    (pad 2 smd rect (at 3.65 -0.01) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 1 smd rect (at -1.65 -0.01) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 7 smd rect (at -1.65 6) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 26 UART_RX))
    (pad 9 smd rect (at -1.65 8) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 27 UART_RTS))
    (pad 11 smd rect (at -1.65 10) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 35 "Net-(P2-Pad11)"))
    (pad 13 smd rect (at -1.65 12) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 36 "Net-(P2-Pad13)"))
    (pad 15 smd rect (at -1.65 14) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 4 I2C0_SCL))
    (pad 17 smd rect (at -1.65 16) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 5 I2C0_SDA))
    (pad 19 smd rect (at -1.65 18) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 6 I2C1_SCL))
    (pad 21 smd rect (at -1.65 20) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 7 I2C1_SDA))
    (pad 23 smd rect (at -1.65 22) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 56 GPIO_A))
    (pad 25 smd rect (at -1.65 24) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 37 "Net-(P2-Pad25)"))
    (pad 27 smd rect (at -1.65 26) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 38 "Net-(P2-Pad27)"))
    (pad 29 smd rect (at -1.65 28) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 39 "Net-(P2-Pad29)"))
    (pad 31 smd rect (at -1.65 30) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 40 "Net-(P2-Pad31)"))
    (pad 33 smd rect (at -1.65 32) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 41 "Net-(P2-Pad33)"))
    (pad 35 smd rect (at -1.65 34) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 1 +1V8))
    (pad 37 smd rect (at -1.65 36) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 3 +5V))
    (pad 39 smd rect (at -1.65 38) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 6 smd rect (at 3.65 4) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 9 RST_BTN_N))
    (pad 8 smd rect (at 3.65 6) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 42 "Net-(P2-Pad8)"))
    (pad 10 smd rect (at 3.65 8) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 43 "Net-(P2-Pad10)"))
    (pad 12 smd rect (at 3.65 10) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 44 "Net-(P2-Pad12)"))
    (pad 14 smd rect (at 3.65 12) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 45 "Net-(P2-Pad14)"))
    (pad 16 smd rect (at 3.65 14) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 46 "Net-(P2-Pad16)"))
    (pad 18 smd rect (at 3.65 16) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 47 "Net-(P2-Pad18)"))
    (pad 20 smd rect (at 3.65 18) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 48 "Net-(P2-Pad20)"))
    (pad 22 smd rect (at 3.65 20) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 49 "Net-(P2-Pad22)"))
    (pad 24 smd rect (at 3.65 22) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 55 GPIO_B))
    (pad 26 smd rect (at 3.65 24) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 50 "Net-(P2-Pad26)"))
    (pad 28 smd rect (at 3.65 26) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 51 "Net-(P2-Pad28)"))
    (pad 30 smd rect (at 3.65 28) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 52 "Net-(P2-Pad30)"))
    (pad 32 smd rect (at 3.65 30) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 53 "Net-(P2-Pad32)"))
    (pad 34 smd rect (at 3.65 32) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 54 "Net-(P2-Pad34)"))
    (pad 36 smd rect (at 3.65 34) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 10 SYS_DCIN))
    (pad 38 smd rect (at 3.65 36) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 10 SYS_DCIN))
    (pad 40 smd rect (at 3.65 38) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (model Socket_Strips.3dshapes/Socket_Strip_Straight_2x20.wrl
      (at (xyz 0.0394 -0.749 0.01576))
      (scale (xyz 0.787 0.787 0.5))
      (rotate (xyz 0 0 90))
    )
  )

  (module mezza:Socket_Strip_SMD_2x20_Pitch2mm (layer B.Cu) (tedit 55F9A19C) (tstamp 55DED247)
    (at 110 105 270)
    (path /55D44709)
    (attr smd)
    (fp_text reference P1 (at -3.095 -40.165 270) (layer B.SilkS)
      (effects (font (size 0.7 0.7) (thickness 0.15)) (justify mirror))
    )
    (fp_text value CONN_02X20 (at -1 2 270) (layer B.Fab) hide
      (effects (font (size 0.5 0.5) (thickness 0.125)) (justify mirror))
    )
    (fp_line (start -4.95 0.6) (end -4.95 -38.7) (layer B.SilkS) (width 0.15))
    (fp_line (start -4.95 -38.7) (end 2.95 -38.7) (layer B.SilkS) (width 0.15))
    (fp_line (start -4.95 0.6) (end 2.95 0.6) (layer B.SilkS) (width 0.15))
    (fp_line (start 2.95 0.6) (end 2.95 -38.7) (layer B.SilkS) (width 0.15))
    (pad "" np_thru_hole circle (at -1 -37) (size 1.2 1.2) (drill 1.2) (layers *.Cu *.Mask B.SilkS))
    (pad 1 smd rect (at 1.25 0) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 2 GND))
    (pad 2 smd rect (at -3.25 0.01) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 2 GND))
    (pad "" np_thru_hole circle (at -1 -1) (size 1.2 1.2) (drill 1.2) (layers *.Cu *.Mask B.SilkS))
    (pad 4 smd rect (at -3.25 -2) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 8 PWR_BTN_N))
    (pad 6 smd rect (at -3.25 -4) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 9 RST_BTN_N))
    (pad 8 smd rect (at -3.25 -6) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 11 "Net-(P1-Pad8)"))
    (pad 10 smd rect (at -3.25 -8) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 12 "Net-(P1-Pad10)"))
    (pad 12 smd rect (at -3.25 -10) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 13 "Net-(P1-Pad12)"))
    (pad 14 smd rect (at -3.25 -12) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 14 "Net-(P1-Pad14)"))
    (pad 16 smd rect (at -3.25 -14) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 15 "Net-(P1-Pad16)"))
    (pad 18 smd rect (at -3.25 -16) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 16 "Net-(P1-Pad18)"))
    (pad 20 smd rect (at -3.25 -18) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 17 "Net-(P1-Pad20)"))
    (pad 22 smd rect (at -3.25 -20) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 18 "Net-(P1-Pad22)"))
    (pad 24 smd rect (at -3.25 -22) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 55 GPIO_B))
    (pad 26 smd rect (at -3.25 -24) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 19 "Net-(P1-Pad26)"))
    (pad 28 smd rect (at -3.25 -26) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 20 "Net-(P1-Pad28)"))
    (pad 30 smd rect (at -3.25 -28) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 21 "Net-(P1-Pad30)"))
    (pad 32 smd rect (at -3.25 -30) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 22 "Net-(P1-Pad32)"))
    (pad 34 smd rect (at -3.25 -32) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 23 "Net-(P1-Pad34)"))
    (pad 36 smd rect (at -3.25 -34) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 10 SYS_DCIN))
    (pad 38 smd rect (at -3.25 -36) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 10 SYS_DCIN))
    (pad 40 smd rect (at -3.25 -38) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 2 GND))
    (pad 3 smd rect (at 1.25 -2) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 24 UART_CTS))
    (pad 5 smd rect (at 1.25 -4) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 25 UART_TX))
    (pad 7 smd rect (at 1.25 -6) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 26 UART_RX))
    (pad 9 smd rect (at 1.25 -8) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 27 UART_RTS))
    (pad 11 smd rect (at 1.25 -10) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 28 "Net-(P1-Pad11)"))
    (pad 13 smd rect (at 1.25 -12) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 29 "Net-(P1-Pad13)"))
    (pad 15 smd rect (at 1.25 -14) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 4 I2C0_SCL))
    (pad 17 smd rect (at 1.25 -16) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 5 I2C0_SDA))
    (pad 19 smd rect (at 1.25 -18) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 6 I2C1_SCL))
    (pad 21 smd rect (at 1.25 -20) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 7 I2C1_SDA))
    (pad 23 smd rect (at 1.25 -22) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 56 GPIO_A))
    (pad 25 smd rect (at 1.25 -24) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 30 "Net-(P1-Pad25)"))
    (pad 27 smd rect (at 1.25 -26) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 31 "Net-(P1-Pad27)"))
    (pad 29 smd rect (at 1.25 -28) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 32 "Net-(P1-Pad29)"))
    (pad 31 smd rect (at 1.25 -30) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 33 "Net-(P1-Pad31)"))
    (pad 33 smd rect (at 1.25 -32) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 34 "Net-(P1-Pad33)"))
    (pad 35 smd rect (at 1.25 -34) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 1 +1V8))
    (pad 37 smd rect (at 1.25 -36) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 3 +5V))
    (pad 39 smd rect (at 1.25 -38) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 2 GND))
    (model Pin_Headers.3dshapes/Pin_Header_Straight_2x20.wrl
      (at (xyz -0.0394 -0.749 0.01576))
      (scale (xyz 0.787 0.787 0.5))
      (rotate (xyz 0 0 90))
    )
  )

  (module Sensors:Hole_2.5MM locked (layer F.Cu) (tedit 55DECD77) (tstamp 55F48FD6)
    (at 104 138)
    (fp_text reference REF** (at 0 0.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Hole_2.5MM (at 0 -0.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 -2.5) (size 3 3) (drill 2.5) (layers *.Cu *.Mask))
  )

  (module Sensors:Hole_2.5MM locked (layer F.Cu) (tedit 55DECD77) (tstamp 55DED4DA)
    (at 181 138)
    (fp_text reference REF** (at 0 0.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Hole_2.5MM (at 0 -0.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 -2.5) (size 3 3) (drill 2.5) (layers *.Cu *.Mask))
  )

  (module Sensors:Hole_2.5MM locked (layer F.Cu) (tedit 55C6917D) (tstamp 55C69203)
    (at 181 104)
    (fp_text reference REF** (at 0 0.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Hole_2.5MM (at 0 -0.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 2.5) (layers *.Cu *.Mask))
  )

  (module Sensors:Hole_2.5MM locked (layer F.Cu) (tedit 55C743C8) (tstamp 55C691E1)
    (at 104 104)
    (fp_text reference REF** (at 0 0.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Hole_2.5MM (at 0 -0.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 2.5) (layers *.Cu *.Mask))
  )

  (gr_line (start 100 154) (end 184.999492 154) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 55F1F924))
  (gr_line (start 184.999492 100) (end 184.999492 154) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 100 154) (end 100 100) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 100 100) (end 184.999492 100) (angle 90) (layer Edge.Cuts) (width 0.1))

)
