
*** Running vivado
    with args -log ALU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16948 
WARNING: [Synth 8-2611] redeclaration of ansi port alu_out is not allowed [D:/CPU/ALU/ALU.srcs/sources_1/new/ALU.v:33]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 442.742 ; gain = 110.711
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/CPU/ALU/ALU.srcs/sources_1/new/ALU.v:23]
	Parameter ADD bound to: 6'b000010 
	Parameter SUB bound to: 6'b000110 
	Parameter AND bound to: 6'b000000 
	Parameter OR bound to: 6'b000001 
WARNING: [Synth 8-567] referenced signal 'func' should be on the sensitivity list [D:/CPU/ALU/ALU.srcs/sources_1/new/ALU.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [D:/CPU/ALU/ALU.srcs/sources_1/new/ALU.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 476.094 ; gain = 144.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 476.094 ; gain = 144.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 476.094 ; gain = 144.062
INFO: [Device 21-403] Loading part xc7a35tftg256-1
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/CPU/ALU/ALU.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'alu_out_reg' [D:/CPU/ALU/ALU.srcs/sources_1/new/ALU.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 476.094 ; gain = 144.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[7]  is always disabled
WARNING: [Synth 8-3332] Sequential element (alu_out_reg[0]) is unused and will be removed from module ALU.
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[7]  is always disabled
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 624.742 ; gain = 292.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \alu_out_reg[1]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 624.742 ; gain = 292.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (alu_out_reg[7]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (alu_out_reg[6]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (alu_out_reg[5]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (alu_out_reg[4]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (alu_out_reg[3]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (alu_out_reg[2]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (alu_out_reg[1]) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 624.742 ; gain = 292.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 624.742 ; gain = 292.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 624.742 ; gain = 292.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 624.742 ; gain = 292.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 624.742 ; gain = 292.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 624.742 ; gain = 292.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 624.742 ; gain = 292.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT3   |    33|
|4     |LUT4   |     1|
|5     |LUT5   |     1|
|6     |LUT6   |    24|
|7     |LD     |    24|
|8     |IBUF   |    68|
|9     |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   192|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 624.742 ; gain = 292.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 123 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 624.742 ; gain = 292.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 624.742 ; gain = 292.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 724.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LD => LDCE: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 724.562 ; gain = 405.379
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 724.562 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/CPU/ALU/ALU.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  1 05:25:00 2020...
