# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ipshared/ec67/hdl" --include "../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ipshared/02c8/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../v_tpg_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_0_0/sim/ex_sim_axi_vip_0_0_pkg.sv" \
"../../../../v_tpg_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_0_0/sim/ex_sim_axi_vip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ipshared/ec67/hdl" --include "../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ipshared/02c8/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../v_tpg_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_v_axi4s_vid_out_0_0/sim/ex_sim_v_axi4s_vid_out_0_0.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColorbkb.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColorcud.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColordEe.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColoreOg.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColorfYi.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColorg8j.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColorhbi.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColoribs.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColorjbC.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColorkbM.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColorlbW.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColormb6.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColorncg.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternCheckerocq.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternCheckerqcK.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternCheckersc4.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternCheckertde.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_v_tpg_mac_muladd_wdI.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_v_tpg_mac_muladd_xdS.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_v_tpg_mac_muladd_yd2.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_v_tpg_mac_muladd_zec.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_v_tpg_mac_muladd_Aem.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_v_tpg_mac_muladd_Bew.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternRainbowvdy.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternCrossHaCeG.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternCrossHaDeQ.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternTartanCEe0.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_v_tpg_am_addmul_1Mgi.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_v_tpg_mac_muladd_Ngs.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_v_tpg_mac_muladd_OgC.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_v_tpg_mul_mul_9nsPgM.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternZonePlaLf8.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternSolidBlYie.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternSolidGrZio.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternSolidRe0iy.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternCrossHa1iI.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_fifo_w8_d1_A.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_v_tpg_CTRL_s_axi.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_reg_unsigned_short_s.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_AXIvideo2MultiPixStr.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColorSqu.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPBlackWhi.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternDPColorRam.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPRBS.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternCheckerBoa.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternVerticalHo.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternRainbow.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_reg_ap_uint_10_s.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternCrossHatch.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternTartanColo.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_reg_int_s.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternZonePlate.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternColorBars.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternSolidWhite.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternSolidBlack.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternSolidBlue.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternSolidGreen.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternSolidRed.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternTemporalRa.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternVerticalRa.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternHorizontal.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgBackground.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternBox.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternCrossHair.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgPatternMask.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_tpgForeground.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_MultiPixStream2AXIvi.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_1_0/hdl/verilog/ex_sim_v_tpg_1_0_v_tpg.v" \
"../../../../v_tpg_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_v_tpg_1_0/sim/ex_sim_v_tpg_1_0.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColorbkb.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColorcud.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColordEe.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColoreOg.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColorfYi.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColorg8j.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColorhbi.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColoribs.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColorjbC.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColorkbM.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColorlbW.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColormb6.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColorncg.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternCheckerocq.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternCheckerqcK.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternCheckersc4.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternCheckertde.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_v_tpg_mac_muladd_wdI.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_v_tpg_mac_muladd_xdS.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_v_tpg_mac_muladd_yd2.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_v_tpg_mac_muladd_zec.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_v_tpg_mac_muladd_Aem.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_v_tpg_mac_muladd_Bew.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternRainbowvdy.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternCrossHaCeG.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternCrossHaDeQ.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternTartanCEe0.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_v_tpg_mac_muladd_OgC.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternZonePlaLf8.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternSolidBlYie.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternSolidGrZio.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternSolidRe0iy.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternCrossHa1iI.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_fifo_w8_d1_A.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_v_tpg_CTRL_s_axi.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColorSqu.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPBlackWhi.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternDPColorRam.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPRBS.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternCheckerBoa.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternVerticalHo.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternRainbow.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_reg_ap_uint_10_s.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternCrossHatch.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternTartanColo.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_reg_int_s.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternZonePlate.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternColorBars.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternSolidWhite.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternSolidBlack.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternSolidBlue.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternSolidGreen.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternSolidRed.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternTemporalRa.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternVerticalRa.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternHorizontal.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgBackground.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternBox.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternCrossHair.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgPatternMask.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_tpgForeground.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_reg_unsigned_short_s.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_MultiPixStream2AXIvi.v" \
"../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ip/ex_sim_v_tpg_0_0/hdl/verilog/ex_sim_v_tpg_0_0_v_tpg.v" \
"../../../../v_tpg_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_v_tpg_0_0/sim/ex_sim_v_tpg_0_0.v" \
"../../../../v_tpg_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_xbar_0/sim/ex_sim_xbar_0.v" \
"../../../../v_tpg_0_ex.ip_user_files/bd/ex_sim/sim/ex_sim.v" \

sv xil_defaultlib  --include "../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ipshared/ec67/hdl" --include "../../../../v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ipshared/02c8/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../imports/v_tpg_0_exdes_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
