# Multicycle-Processor
Verilog Implementation of a simple multicycle processor


This repository presents a Central Process Unit that has multicycle architecture. The main structure is given in fourthData.bdf file. This structure includes several components as different types of registers, multiplexers, an Algorithmic Logic Unit(ALU), RAM, register file, constant value generators and a shifter. 
