Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring 2016/ECE 281/Labs_and_CEs/CE1_Orner/CE1_Orner_Top_CE1_Orner_Top_sch_tb_isim_beh.exe -prj C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring 2016/ECE 281/Labs_and_CEs/CE1_Orner/CE1_Orner_Top_CE1_Orner_Top_sch_tb_beh.prj work.CE1_Orner_Top_CE1_Orner_Top_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring 2016/ECE 281/Labs_and_CEs/CE1_Orner/CE1_Orner_Top.vhf" into library work
Parsing VHDL file "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring 2016/ECE 281/Labs_and_CEs/CE1_Orner/CE1_Orner_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity CE1_Orner_Top [ce1_orner_top_default]
Compiling architecture behavioral of entity ce1_orner_top_ce1_orner_top_sch_...
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring 2016/ECE 281/Labs_and_CEs/CE1_Orner/CE1_Orner_Top_CE1_Orner_Top_sch_tb_isim_beh.exe
Fuse Memory Usage: 46400 KB
Fuse CPU Usage: 717 ms
