`timescale 1 ps / 1 ps
module tb_rtl_ksa();
	integer failed = 0;
	integer i = 0;

	//module ksa(input logic clk, input logic rst_n,
	//           input logic en, output logic rdy,
	//           input logic [23:0] key,
	//           output logic [7:0] addr, input logic [7:0] rddata, output logic [7:0] wrdata, output logic wren);

	reg clk, rst_n, en, rdy, wren;
	reg [23:0] key;
	wire [7:0] addr;
	reg [7:0] rddata;
	wire [7:0] wrdata;

	ksa dut(.clk(clk),
		.rst_n(rst_n),
		.en(en),
		.rdy(rdy),
		.key(key),
		.addr(addr),
		.rddata(rddata),
		.wrdata(wrdata),
		.wren(wren));

	task clock;
		begin
			clk = 1'b1;
			#1;
			clk = 1'b0;
			#1;
			end
	endtask

	initial begin
		rst_n = 1'b0;
		#1;       
		rst_n = 1'b1;
		key = 10'b1100111100;	// same key as PDF
		#1;
		clock;
		if (wren == 0 && dut.state == 0 && rdy == 1) 
			$display("Correct output for wren: %b, state: %d, rdy: %b", wren, dut.state, rdy);
		else begin
			$error("Incorrect output for wren: %b, state: %d, rdy: %b", wren, dut.state, rdy);
			failed = failed + 1;
		end 
		en = 1'b1;
	
		for(i = 0; i < 256; i = i + 1) begin
			clock;     


			en = 1'b0;
			rddata = 8'd50;
		end
		

		//now check for rdy after en is pressed and initialization 
		clock;
		en = 1'b1;
		clock;
		en = 1'b0;
		clock;

		if(rdy == 1'b1) $display("Correct: rdy is %d after initialized", rdy);
		else begin
			$error("Incorret: rdy is %d after initialized", rdy);
			failed = failed + 1;	
		end

		//now check for rdy after reset is pressed 
		rst_n = 1'b0;
		#1;
		rst_n = 1'b1;
		#1;
		clock;
		en = 1'b1;
		clock;
		en = 1'b0;
		clock;

		if(rdy == 1'b0) $display("Correct: rdy is %d after reset", rdy);
		else begin
			$error("Incorret: rdy is %d after reset", rdy);
			failed = failed + 1;	
		end

		$display("Tests failed: %d", failed);
		$stop;
	end
endmodule: tb_rtl_ksa
