INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/Laboratoare_CID/Mux_primitive/Mux_primitive.srcs/sources_1/new/mux_primitive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_primitive
INFO: [VRFC 10-2458] undeclared symbol w1, assumed default net type wire [C:/Xilinx/Vivado/Laboratoare_CID/Mux_primitive/Mux_primitive.srcs/sources_1/new/mux_primitive.v:10]
INFO: [VRFC 10-2458] undeclared symbol w0, assumed default net type wire [C:/Xilinx/Vivado/Laboratoare_CID/Mux_primitive/Mux_primitive.srcs/sources_1/new/mux_primitive.v:10]
INFO: [VRFC 10-2458] undeclared symbol w2, assumed default net type wire [C:/Xilinx/Vivado/Laboratoare_CID/Mux_primitive/Mux_primitive.srcs/sources_1/new/mux_primitive.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/Laboratoare_CID/Mux/Mux.srcs/sim_1/new/mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/Laboratoare_CID/Mux_primitive/Mux_primitive.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
