--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
1 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data        |    0.849(R)|      SLOW  |    1.207(R)|      SLOW  |clk_BUFGP         |   0.000|
kb_clk      |    0.107(R)|      FAST  |    1.511(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |        13.405(R)|      SLOW  |         5.246(R)|      FAST  |clk_BUFGP         |   0.000|
AN<1>       |        13.115(R)|      SLOW  |         5.125(R)|      FAST  |clk_BUFGP         |   0.000|
AN<2>       |        13.382(R)|      SLOW  |         5.271(R)|      FAST  |clk_BUFGP         |   0.000|
AN<3>       |        13.122(R)|      SLOW  |         5.164(R)|      FAST  |clk_BUFGP         |   0.000|
audio       |        12.092(R)|      SLOW  |         4.669(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |        15.978(R)|      SLOW  |         5.532(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |        15.998(R)|      SLOW  |         5.439(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |        15.499(R)|      SLOW  |         5.135(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |        16.321(R)|      SLOW  |         5.701(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |        15.321(R)|      SLOW  |         5.246(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |        16.334(R)|      SLOW  |         5.694(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |        15.909(R)|      SLOW  |         5.475(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.886|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 01 00:14:51 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5416 MB



