# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 3.2e-05 512 185 860 262144 63.3469 13.3448 143.839 418.036 638.856 639.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 810 0.000128 2048 180 3070 119296 23.6765 14.3995 899.594 419.404 1357.21 1357.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1090 0.000256 512 150 2020 69120 2.74666 1.70435 78.9112 69.0238 152.523 152.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 0.000128 4096 50 1700 149888 28.4173 941.052 838.504 1808.02 1808.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 630 3.2e-05 2048 160 1070 397312 159.391 55.9016 1087.69 1671.23 2974.44 2974.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1350 0.000128 4096 280 2910 135552 23.0973 28.3504 1580.43 838.741 2470.69 2470.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 720 0.001024 4096 120 1400 15360 2.72848 78.5695 124.297 205.639 205.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1710 0.001024 2048 220 260 18112 1.37005 8.60979 52.4297 62.4523 62.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 610 3.2e-05 1024 110 860 458752 70.4033 26.8222 482.39 835.782 1415.62 1415.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 530 0.000256 1024 110 470 50176 7.59059 3.40659 30.0815 123.113 164.35 164.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 3.2e-05 512 185 860 239616 63.7783 13.0742 155.513 408.108 640.757 640.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 810 0.000128 2048 180 3070 119232 23.7016 14.3841 1044.9 418.925 1502.05 1502.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1090 0.000256 512 150 2020 69120 2.74026 1.70771 96.0697 69.5448 170.198 170.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 0.000128 4096 50 1700 149904 28.4264 1081.54 837.997 1948.01 1948.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 630 3.2e-05 2048 160 1070 396288 159.657 55.9389 1232.26 1668.53 3116.62 3116.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1350 0.000128 4096 280 2910 135504 23.1427 28.3914 1799.81 837.781 2689.21 2689.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 720 0.001024 4096 120 1400 15336 2.72173 91.1343 124.742 218.642 218.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1710 0.001024 2048 220 260 18144 1.37514 9.89184 52.4852 63.796 63.8556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 610 3.2e-05 1024 110 860 456192 70.8348 26.876 551.324 834.477 1483.74 1483.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 530 0.000256 1024 110 470 49536 7.56522 3.38323 33.902 123.17 168.174 168.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 3.2e-05 512 185 860 245760 63.8876 13.153 166.415 412.311 656.042 656.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 810 0.000128 2048 180 3070 119040 23.6655 14.3647 1086.71 419.206 1544.08 1544.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1090 0.000256 512 150 2020 68480 2.73552 1.69779 99.6067 68.4002 172.569 172.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 0.000128 4096 50 1700 149920 28.4436 1127.69 838.294 1994.47 1994.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 630 3.2e-05 2048 160 1070 399360 159.649 56.0777 1299.01 1675.77 3190.73 3190.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1350 0.000128 4096 280 2910 135520 23.1055 28.3714 1880.4 838.517 2770.47 2770.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 720 0.001024 4096 120 1400 15360 2.72998 95.3196 124.759 222.853 222.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1710 0.001024 2048 220 260 18080 1.37434 10.353 52.346 64.1161 64.1761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 610 3.2e-05 1024 110 860 460800 70.5371 26.9249 583.126 838.208 1519.02 1519.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 530 0.000256 1024 110 470 48640 7.56032 3.36698 34.8989 125.877 171.864 172.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 3.2e-05 512 185 860 245760 63.8119 13.1417 154.772 412.247 644.248 644.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 810 0.000128 2048 180 3070 119040 23.5948 14.3544 1013.04 418.6 1469.72 1469.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1090 0.000256 512 150 2020 68352 2.74323 1.69779 92.4416 69.4418 166.452 166.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 0.000128 4096 50 1700 149856 28.4099 1048.23 837.888 1914.57 1914.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 630 3.2e-05 2048 160 1070 393216 159.363 55.6462 1192.2 1664.5 3071.92 3072.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1350 0.000128 4096 280 2910 135360 23.039 28.3325 1745.41 837.952 2634.81 2634.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 720 0.001024 4096 120 1400 15360 2.73069 88.4244 126.184 217.385 217.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1710 0.001024 2048 220 260 18048 1.36442 9.60058 52.2948 63.3012 63.3594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 610 3.2e-05 1024 110 860 454656 70.3676 26.7256 535.12 835.833 1468.26 1468.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 530 0.000256 1024 110 470 49152 7.51325 3.36285 32.8858 123.638 167.556 167.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 3.2e-05 512 185 860 256000 62.8492 13.1789 163.082 412.653 652.05 652.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 810 0.000128 2048 180 3070 118400 23.8007 14.4468 1018.26 419.174 1475.82 1475.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1090 0.000256 512 150 2020 68800 2.74883 1.70538 93.6961 68.2884 166.57 166.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 0.000128 4096 50 1700 149900 28.4447 1060.54 838.976 1928.01 1928.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 630 3.2e-05 2048 160 1070 396800 158.825 55.8785 1216.4 1666.83 3098.16 3098.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1350 0.000128 4096 280 2910 135400 23.2466 28.416 1764.55 838.284 2654.57 2654.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 720 0.001024 4096 120 1400 15300 2.72298 89.0789 123.698 215.542 215.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1710 0.001024 2048 220 260 18100 1.37421 9.84918 52.4966 63.763 63.8215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 610 3.2e-05 1024 110 860 454400 70.7799 26.8186 540.824 833.659 1472.31 1472.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 530 0.000256 1024 110 470 49600 7.51686 3.37251 33.529 121.61 166.184 166.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 3.2e-05 512 185 860 229376 64.045 13.0619 151.571 404.293 633.244 633.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 810 0.000128 2048 180 3070 118272 23.6824 14.3746 1044.02 418.802 1501.02 1501.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1090 0.000256 512 150 2020 68992 2.74672 1.70947 96.9073 69.6909 171.182 171.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 0.000128 4096 50 1700 149856 28.4346 1086.1 838.524 1953.1 1953.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 630 3.2e-05 2048 160 1070 394240 160.644 56.0128 1240.65 1673.86 3131.4 3131.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1350 0.000128 4096 280 2910 135520 23.0921 28.391 1804.19 840.214 2695.96 2696.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 720 0.001024 4096 120 1400 15344 2.73338 91.8699 125.207 219.853 219.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1710 0.001024 2048 220 260 18032 1.36851 10.0969 52.3283 63.8365 63.8963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 610 3.2e-05 1024 110 860 458752 70.6328 26.9007 560.303 837.165 1495.21 1495.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 530 0.000256 1024 110 470 48384 7.60707 3.38038 33.8643 123.272 168.282 168.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 3.2e-05 512 185 860 245760 63.917 13.1727 163.468 412.266 653.097 653.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 810 0.000128 2048 180 3070 118080 23.7069 14.3647 1047.47 417.526 1503.21 1503.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1090 0.000256 512 150 2020 69120 2.74653 1.70653 97.6371 68.3015 170.522 170.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 0.000128 4096 50 1700 149880 28.4262 1091.64 838.196 1958.31 1958.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 630 3.2e-05 2048 160 1070 391680 161.232 56.0435 1238.06 1668.67 3124.23 3124.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1350 0.000128 4096 280 2910 135360 23.1567 28.3752 1817.37 837.648 2706.63 2706.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 720 0.001024 4096 120 1400 15240 2.71942 91.6314 124.266 218.66 218.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1710 0.001024 2048 220 260 18000 1.37094 10.1081 52.2291 63.7498 63.8082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 610 3.2e-05 1024 110 860 453120 71.4726 26.88 556.145 838.026 1492.75 1492.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 530 0.000256 1024 110 470 48000 7.63123 3.36922 33.557 121.709 166.425 166.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 3.2e-05 512 185 860 262144 63.3081 13.3518 168.342 418.156 663.435 663.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 810 0.000128 2048 180 3070 118784 23.5823 14.3486 1019.59 418.283 1475.93 1476.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1090 0.000256 512 150 2020 68608 2.7504 1.70573 93.6792 68.4469 166.712 166.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 0.000128 4096 50 1700 149760 28.4199 1057.02 838.257 1923.74 1923.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 630 3.2e-05 2048 160 1070 393216 160.529 56.0435 1202.63 1671.66 3091.09 3091.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1350 0.000128 4096 280 2910 135168 23.0694 28.3258 1755.56 837.898 2644.93 2645.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 720 0.001024 4096 120 1400 15232 2.72102 88.6946 124.149 215.609 215.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1710 0.001024 2048 220 260 18048 1.36957 9.73869 52.4309 63.5842 63.6416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 610 3.2e-05 1024 110 860 458752 70.2858 26.8247 544.195 855.223 1496.85 1497.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 530 0.000256 1024 110 470 49152 7.67248 3.40787 33.333 123.167 167.736 167.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 3.2e-05 512 185 860 196608 65.9338 12.8351 127.908 395.904 602.848 603.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 810 0.000128 2048 180 3070 118272 23.5621 14.3941 1022.92 416.75 1477.76 1477.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1090 0.000256 512 150 2020 67584 2.7209 1.68685 93.5525 67.7078 165.8 165.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 0.000128 4096 50 1700 149760 28.3957 1065.27 837.987 1931.7 1931.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 630 3.2e-05 2048 160 1070 380928 160.336 55.0564 1174.22 1648.51 3038.35 3038.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1350 0.000128 4096 280 2910 135168 23.0504 28.3256 1770.47 837.568 2659.49 2659.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 720 0.001024 4096 120 1400 15168 2.7177 89.1057 124.062 215.928 215.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1710 0.001024 2048 220 260 17856 1.35821 9.80992 52.0428 63.2548 63.3098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 610 3.2e-05 1024 110 860 442368 71.0052 26.4399 527.242 828.59 1453.49 1453.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 530 0.000256 1024 110 470 49152 7.52672 3.36858 33.6357 121.868 166.553 166.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 3.2e-05 512 185 860 256000 62.842 13.1738 179.359 412.706 668.36 668.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 810 0.000128 2048 180 3070 116800 23.783 14.3462 1089.94 417.28 1545.49 1545.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1090 0.000256 512 150 2020 67200 2.74333 1.68774 100.469 67.69 172.725 172.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 0.000128 4096 50 1700 149800 28.4344 1136.94 838.959 2004.38 2004.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 630 3.2e-05 2048 160 1070 384000 159.753 55.1538 1262.56 1649.87 3127.57 3127.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1350 0.000128 4096 280 2910 135200 23.1583 28.3873 1875.49 838.768 2765.88 2765.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 720 0.001024 4096 120 1400 15200 2.72202 95.758 124.512 223.037 223.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1710 0.001024 2048 220 260 18000 1.37414 10.5861 52.4944 64.4962 64.5543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 610 3.2e-05 1024 110 860 448000 70.2738 26.4988 571.308 825.142 1493.44 1493.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 530 0.000256 1024 110 470 48000 7.64026 3.37827 35.3483 120.765 167.288 167.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 3.2e-05 512 185 860 196608 65.9179 12.8323 160.125 395.884 635.036 635.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 810 0.000128 2048 180 3070 118784 23.6199 14.334 1282.58 418.235 1738.9 1739.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1090 0.000256 512 150 2020 67584 2.7824 1.70698 116.482 68.2624 189.368 189.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 0.000128 4096 50 1700 149504 28.4253 1328.88 836.865 2194.22 2194.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 630 3.2e-05 2048 160 1070 393216 160.381 56.0661 1518.18 1670.51 3405.37 3405.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1350 0.000128 4096 280 2910 134656 23.0625 28.3197 2196.69 836.291 3084.44 3084.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 720 0.001024 4096 120 1400 15104 2.71459 111.219 123.593 237.57 237.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1710 0.001024 2048 220 260 17920 1.36806 12.3175 52.3806 66.1094 66.1672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 610 3.2e-05 1024 110 860 458752 70.2535 26.8502 686.269 835.324 1618.92 1619.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 530 0.000256 1024 110 470 49152 7.69405 3.40877 42.3146 124.087 177.664 177.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 3.2e-05 512 185 855 262144 63.3124 13.3427 142.051 417.7 636.686 636.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 810 0.000128 2048 180 3075 119040 23.6626 14.4257 889.558 419.009 1346.79 1346.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1090 0.000256 512 150 2025 69376 2.74656 1.70416 81.5824 69.8088 155.972 156.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1020 0.000128 4096 50 1710 149920 28.4332 931.028 838.058 1797.57 1797.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 630 3.2e-05 2048 160 1080 395264 161.586 55.9776 2043.79 1675.29 3936.87 3937.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1350 0.000128 4096 280 2910 135488 23.0953 28.3341 1541.36 837.833 2430.7 2430.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 720 0.001024 4096 120 1395 15424 2.72566 77.0472 126.081 205.898 205.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1710 0.001024 2048 220 270 18112 1.37216 8.61146 52.4319 62.4578 62.5136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 610 3.2e-05 1024 110 855 458752 70.8443 26.9005 476.946 837.765 1412.68 1412.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 530 0.000256 1024 110 480 50688 7.57069 3.42611 55.3556 123.685 190.2 190.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 3.2e-05 512 185 855 256000 64.4347 13.4038 143.246 419.474 640.841 641.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 810 0.000128 2048 180 3075 119040 23.7543 14.3667 899.539 419.44 1357.24 1357.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1090 0.000256 512 150 2025 69440 2.75693 1.70954 82.6477 70.6485 157.894 158.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1020 0.000128 4096 50 1710 149920 28.4257 938.432 838.865 1805.77 1805.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 630 3.2e-05 2048 160 1080 396800 160.957 56.1481 1213.51 1677.64 3108.48 3108.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1350 0.000128 4096 280 2910 135520 23.1921 28.3921 1553.53 852.187 2457.38 2457.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 720 0.001024 4096 120 1395 15400 2.72614 77.7201 126.702 207.192 207.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1710 0.001024 2048 220 270 18120 1.37011 8.74701 52.5312 62.6921 62.7504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 610 3.2e-05 1024 110 855 458240 71.1178 26.947 477.133 838.588 1414 1414.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 530 0.000256 1024 110 480 51200 7.60432 3.42624 56.9836 124.725 192.918 193.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 3.2e-05 512 185 855 245760 63.9154 13.161 134.685 412.571 624.615 624.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 810 0.000128 2048 180 3075 118656 23.6804 14.3932 891.472 418.724 1348.4 1348.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1090 0.000256 512 150 2025 69120 2.75331 1.70803 82.0684 69.2366 155.893 156.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1020 0.000128 4096 50 1710 149904 28.4424 936.268 838.879 1803.63 1803.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 630 3.2e-05 2048 160 1080 393216 161.201 56.0087 1055.31 1674.07 2946.81 2946.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1350 0.000128 4096 280 2910 135552 23.111 28.3791 1551.49 838.911 2441.97 2442.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 720 0.001024 4096 120 1395 15408 2.72794 77.9584 126.326 207.056 207.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1710 0.001024 2048 220 270 18096 1.37638 8.70589 52.478 62.6045 62.6629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 610 3.2e-05 1024 110 855 457728 70.8983 26.8962 472.591 837.141 1407.75 1407.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 530 0.000256 1024 110 480 50688 7.51734 3.39968 29.7517 123.928 164.755 164.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 3.2e-05 512 185 855 243712 64.557 13.2096 137.136 413.908 629.087 629.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 810 0.000128 2048 180 3075 118720 23.7713 14.438 913.803 418.701 1370.85 1370.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1090 0.000256 512 150 2025 69440 2.75078 1.71232 84.5628 69.2026 158.358 158.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 0.000128 4096 50 1710 149912 28.4303 953.617 838.775 1820.87 1820.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 630 3.2e-05 2048 160 1080 394240 161.029 56.1013 1092.51 1673.89 2983.76 2983.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1350 0.000128 4096 280 2910 135408 23.2052 28.3894 1576.21 838.522 2466.4 2466.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 720 0.001024 4096 120 1395 15400 2.72998 79.5179 123.987 206.28 206.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1710 0.001024 2048 220 270 18088 1.37136 8.96416 52.4714 62.8484 62.9071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 610 3.2e-05 1024 110 855 458752 70.8555 26.9251 486.005 837.157 1421.15 1421.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 530 0.000256 1024 110 480 51072 7.54979 3.42026 31.2323 123.378 165.739 165.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 3.2e-05 512 185 855 262144 63.3137 13.3394 148.061 418.112 643.101 643.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 810 0.000128 2048 180 3075 118784 23.6799 14.4068 922.517 419.476 1380.21 1380.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1090 0.000256 512 150 2025 69120 2.74422 1.7031 81.5032 69.5417 155.619 155.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 0.000128 4096 50 1710 149888 28.4348 969.606 838.864 1836.95 1837.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 630 3.2e-05 2048 160 1080 393216 160.535 55.8858 1113.7 1671.66 3002 3002.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1350 0.000128 4096 280 2910 135424 23.089 28.3499 1612.16 838.894 2502.57 2502.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 720 0.001024 4096 120 1395 15360 2.71958 80.3417 124.904 208.01 208.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1710 0.001024 2048 220 270 18048 1.3687 9.22198 52.3948 63.0286 63.0866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 610 3.2e-05 1024 110 855 454656 71.1044 26.8414 489.549 836.098 1423.81 1423.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 530 0.000256 1024 110 480 50176 7.58714 3.4064 31.5309 123.146 165.827 165.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 3.2e-05 512 185 855 239616 63.7696 13.0686 159.078 408.41 644.603 644.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 810 0.000128 2048 180 3075 118656 23.7192 14.3651 1059.71 419.24 1517.17 1517.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1090 0.000256 512 150 2025 69120 2.74614 1.70486 98.3545 68.4327 171.364 171.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 0.000128 4096 50 1710 149904 28.4424 1102.16 838.789 1969.44 1969.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 630 3.2e-05 2048 160 1080 391680 161.135 56.0369 1250.92 1669.76 3138.07 3138.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1350 0.000128 4096 280 2910 135360 23.1231 28.3823 1818.02 838.541 2708.15 2708.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 720 0.001024 4096 120 1395 15336 2.72442 92.332 124.371 219.472 219.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1710 0.001024 2048 220 270 18072 1.372 10.5842 52.469 64.4684 64.5261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 610 3.2e-05 1024 110 855 456192 70.764 26.8657 560.71 834.98 1493.55 1493.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 530 0.000256 1024 110 480 49536 7.56029 3.3849 35.2621 122.111 168.47 168.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 3.2e-05 512 185 855 245760 63.8533 13.1596 159.219 412.553 649.053 649.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 810 0.000128 2048 180 3075 119040 23.6653 14.4607 1039.15 419.443 1496.86 1496.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1090 0.000256 512 150 2025 68480 2.72803 1.69693 95.0304 69.4132 168.997 169.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 0.000128 4096 50 1710 149840 28.4112 1074.86 838.538 1941.86 1941.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 630 3.2e-05 2048 160 1080 394240 161.055 56.0699 1229.83 1676.68 3123.84 3124.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1350 0.000128 4096 280 2910 135520 23.1055 28.3774 1776.5 838.817 2666.88 2666.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 720 0.001024 4096 120 1395 15360 2.72794 90.2372 125.552 218.561 218.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1710 0.001024 2048 220 270 18080 1.37549 10.3117 52.5128 64.2429 64.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 610 3.2e-05 1024 110 855 455680 71.4009 26.9148 546.372 839.175 1484.08 1484.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 530 0.000256 1024 110 480 49920 7.45466 3.3713 34.735 124.17 169.889 170.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 3.2e-05 512 185 855 245760 63.7762 13.14 170.819 412.546 660.552 660.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 810 0.000128 2048 180 3075 118272 23.6262 14.3671 1100.64 418.794 1557.56 1557.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1090 0.000256 512 150 2025 68352 2.73824 1.69664 101.531 69.4039 175.499 175.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 0.000128 4096 50 1710 149856 28.4352 1143.31 838.771 2010.57 2010.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 630 3.2e-05 2048 160 1080 387072 161.063 55.7184 1286.73 1665.75 3169.48 3169.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1350 0.000128 4096 280 2910 135360 23.0249 28.3425 1885.77 838.69 2775.9 2775.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 720 0.001024 4096 120 1395 15360 2.73078 95.9461 124.59 223.311 223.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1710 0.001024 2048 220 270 18048 1.37386 10.9715 52.4677 64.8554 64.9109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 610 3.2e-05 1024 110 855 454656 70.2601 26.7252 581.601 833.069 1511.87 1512.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 530 0.000256 1024 110 480 49152 7.50669 3.36294 36.6118 122.516 170.156 170.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 3.2e-05 512 185 855 230400 65.8898 13.1809 158.507 412.6 650.449 650.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 810 0.000128 2048 180 3075 118400 23.7994 14.3811 1089.97 419.114 1547.4 1547.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1090 0.000256 512 150 2025 68800 2.75024 1.70246 100.953 68.2306 173.764 173.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 0.000128 4096 50 1710 149800 28.4069 1133.92 838.44 2000.82 2000.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 630 3.2e-05 2048 160 1080 390400 160.772 55.8707 1287.43 1666.61 3170.9 3171.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1350 0.000128 4096 280 2910 135200 23.2277 28.4102 1871.1 838.151 2760.97 2761.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 720 0.001024 4096 120 1395 15300 2.71776 94.969 123.932 221.66 221.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1710 0.001024 2048 220 270 18000 1.36275 10.8781 52.3557 64.6374 64.6944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 610 3.2e-05 1024 110 855 454400 70.6634 26.9128 577.289 846.714 1521.8 1521.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 530 0.000256 1024 110 480 49600 7.51392 3.37101 36.6115 121.322 168.975 169.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 3.2e-05 512 185 855 229376 63.9883 13.0632 158.769 404.407 640.508 640.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 810 0.000128 2048 180 3075 118272 23.6798 14.3587 1096.13 418.943 1553.25 1553.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1090 0.000256 512 150 2025 68992 2.75226 1.70672 101.765 69.5471 175.902 176.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 0.000128 4096 50 1710 149856 28.4338 1145.23 838.978 2012.69 2012.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 630 3.2e-05 2048 160 1080 394240 160.438 56.1132 1310.94 1674.38 3202.1 3202.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1350 0.000128 4096 280 2910 135296 23.0875 28.3729 1889.67 839.018 2780.23 2780.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 720 0.001024 4096 120 1395 15344 2.72656 96.0946 125.656 224.522 224.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1710 0.001024 2048 220 270 18032 1.36998 11.0154 52.481 64.9074 64.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 610 3.2e-05 1024 110 855 458752 70.5785 26.9076 586.45 837.307 1521.46 1521.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 530 0.000256 1024 110 480 50176 7.47981 3.37898 37.3506 124.143 172.514 172.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 3.2e-05 512 185 855 245760 63.9154 13.1713 166.975 412.267 656.608 656.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 810 0.000128 2048 180 3075 118080 23.7004 14.3625 1077.98 417.525 1533.7 1533.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1090 0.000256 512 150 2025 69120 2.74698 1.70803 100.983 69.3881 174.954 175.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 0.000128 4096 50 1710 149760 28.4082 1128.15 837.717 1994.32 1994.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 630 3.2e-05 2048 160 1080 391680 160.952 55.9691 1280.99 1668.67 3166.81 3166.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1350 0.000128 4096 280 2910 135360 23.1281 28.3725 1866.66 837.575 2755.81 2755.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 720 0.001024 4096 120 1395 15240 2.71587 94.2521 124.981 221.994 222.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1710 0.001024 2048 220 270 18000 1.36806 10.8401 52.3661 64.6172 64.6738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 610 3.2e-05 1024 110 855 453120 71.378 26.8976 569.59 834.563 1502.65 1502.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 530 0.000256 1024 110 480 49920 7.48643 3.36896 36.5604 122.468 170.041 170.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 3.2e-05 512 185 855 262144 63.2896 13.3448 170.333 418.163 665.406 665.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 810 0.000128 2048 180 3075 117760 23.6604 14.358 1030.84 418.305 1487.3 1487.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1090 0.000256 512 150 2025 68608 2.75088 1.70368 95.7242 68.4995 168.812 168.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 0.000128 4096 50 1710 149760 28.4304 1082.54 838.483 1949.5 1949.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 630 3.2e-05 2048 160 1080 393216 160.484 55.9597 1232.13 1671.71 3120.49 3120.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1350 0.000128 4096 280 2910 135168 23.0768 28.3238 1790.22 837.922 2679.62 2679.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 720 0.001024 4096 120 1395 15232 2.71328 90.2738 124.008 217.038 217.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1710 0.001024 2048 220 270 17920 1.36784 10.4751 52.221 64.105 64.1594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 610 3.2e-05 1024 110 855 450560 71.6068 26.8242 542.759 836.043 1477.45 1477.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 530 0.000256 1024 110 480 49152 7.67658 3.40787 34.4808 124.045 169.766 169.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 3.2e-05 512 185 855 196608 65.9188 12.8268 150.632 395.85 625.501 625.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 810 0.000128 2048 180 3075 116736 23.6749 14.432 1189.03 416.696 1643.97 1644.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1090 0.000256 512 150 2025 67584 2.72464 1.68893 110.349 67.4771 182.37 182.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 0.000128 4096 50 1710 149760 28.4254 1257.48 838.098 2124.05 2124.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 630 3.2e-05 2048 160 1080 380928 160.258 55.0957 1391.82 1648.32 3255.72 3255.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1350 0.000128 4096 280 2910 135168 23.0331 28.3336 2068.47 837.342 2957.26 2957.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 720 0.001024 4096 120 1395 15168 2.71606 104.274 123.633 230.668 230.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1710 0.001024 2048 220 270 17856 1.36125 12.0361 52.1703 65.6115 65.6686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 610 3.2e-05 1024 110 855 442368 70.9815 26.477 621.347 824.278 1543.3 1543.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 530 0.000256 1024 110 480 49152 7.52064 3.36912 40.578 121.711 173.333 173.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 3.2e-05 512 185 855 204800 69.0211 13.1718 158.671 412.319 653.456 653.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 810 0.000128 2048 180 3075 116800 23.7865 14.3636 1198.74 416.886 1653.91 1654.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1090 0.000256 512 150 2025 67200 2.74195 1.68966 111.139 67.4842 183.19 183.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 0.000128 4096 50 1710 149600 28.4262 1261.77 837.175 2127.42 2127.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 630 3.2e-05 2048 160 1080 384000 159.707 55.1493 1403.66 1648.88 3267.62 3267.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1350 0.000128 4096 280 2910 135200 23.1532 28.3881 2074.6 838.035 2964.25 2964.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 720 0.001024 4096 120 1395 15200 2.71549 105.65 123.918 232.326 232.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1710 0.001024 2048 220 270 17800 1.36442 11.9937 52.0425 65.4446 65.5031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 610 3.2e-05 1024 110 855 448000 70.244 26.6433 628.822 824.257 1550.19 1550.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 530 0.000256 1024 110 480 48000 7.64118 3.38115 39.6051 121.722 172.506 172.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 3.2e-05 512 185 855 196608 65.9502 12.8318 137.003 396.21 612.273 612.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 810 0.000128 2048 180 3075 116736 23.8033 14.3544 1088.19 418.587 1545.07 1545.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1090 0.000256 512 150 2025 67584 2.78253 1.70598 100.211 69.4254 174.261 174.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 0.000128 4096 50 1710 149504 28.4392 1154.31 838.035 2020.83 2020.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 630 3.2e-05 2048 160 1080 393216 160.437 55.8735 1317.49 1671.83 3205.85 3206.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1350 0.000128 4096 280 2910 134656 23.0641 28.3187 1899.44 837.146 2788.05 2788.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 720 0.001024 4096 120 1395 15104 2.7121 95.8656 124.651 223.273 223.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1710 0.001024 2048 220 270 17664 1.352 11.1002 51.8705 64.3648 64.4225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 610 3.2e-05 1024 110 855 442368 72.6399 26.9987 568.208 836.016 1504.08 1504.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 530 0.000256 1024 110 480 49152 7.69738 3.41606 37.1357 125.229 173.637 173.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 3.2e-05 512 185 860 262144 63.2692 13.3412 134.793 417.712 629.391 629.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 810 0.000128 2048 180 3080 119040 23.6396 14.3486 842.205 419.006 1299.33 1299.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1090 0.000256 512 150 2020 69376 2.74598 1.7057 77.0048 69.1955 150.782 150.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1020 0.000128 4096 50 1700 149952 28.4296 870.639 838.074 1737.19 1737.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 630 3.2e-05 2048 160 1080 397312 160.732 56.0146 2020.76 1675.32 3913.05 3913.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1350 0.000128 4096 280 2920 135488 23.0666 28.3415 1455.67 839.236 2346.39 2346.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 720 0.001024 4096 120 1400 15424 2.73565 73.4487 125.786 202.014 202.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1710 0.001024 2048 220 260 18176 1.37424 7.90723 52.4632 61.7877 61.8443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 610 3.2e-05 1024 110 860 454656 71.5825 26.8782 450.968 837.755 1387.4 1387.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 530 0.000256 1024 110 480 49152 7.68301 3.4248 49.1291 124.708 185.101 185.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 3.2e-05 512 185 860 266240 63.2027 13.4024 157.854 423.18 657.926 658.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 810 0.000128 2048 180 3080 119040 23.7463 14.3856 948.597 423.146 1410.01 1410.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1090 0.000256 512 150 2020 69440 2.75949 1.7113 87.7451 70.8399 163.18 163.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1020 0.000128 4096 50 1700 149960 28.4407 979.337 846.272 1854.1 1854.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 630 3.2e-05 2048 160 1080 396800 160.823 56.1494 1278.49 1691.76 3187.45 3187.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1350 0.000128 4096 280 2920 135440 23.1756 28.4013 1634.65 846.153 2532.46 2532.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 720 0.001024 4096 120 1400 15400 2.72179 82.5323 127.211 212.51 212.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1710 0.001024 2048 220 260 18160 1.37357 8.96634 52.9575 63.3389 63.4011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 610 3.2e-05 1024 110 860 453120 71.8091 26.9455 501.396 845.989 1446.37 1446.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 530 0.000256 1024 110 480 49280 7.74493 3.43462 57.3259 125.705 194.382 194.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 3.2e-05 512 185 860 258048 62.5057 13.1554 140.581 412.214 628.734 628.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 810 0.000128 2048 180 3080 118656 23.6699 14.3796 882.942 418.365 1339.49 1339.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1090 0.000256 512 150 2020 69120 2.74851 1.7065 80.9612 69.1188 154.669 154.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1020 0.000128 4096 50 1700 149952 28.4472 911.659 838.114 1778.27 1778.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 630 3.2e-05 2048 160 1080 396288 160.129 55.9756 1058.97 1672.77 2948.07 2948.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1350 0.000128 4096 280 2920 135456 23.1283 28.3761 1520.36 838.198 2410.14 2410.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 720 0.001024 4096 120 1400 15408 2.73354 76.7167 125.426 204.919 204.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1710 0.001024 2048 220 260 18144 1.37421 8.42138 52.4201 62.2594 62.3165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 610 3.2e-05 1024 110 860 451584 71.8459 26.8947 464.358 836.408 1399.72 1399.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 530 0.000256 1024 110 480 48384 7.68349 3.40173 28.6222 122.827 162.686 162.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 3.2e-05 512 185 860 258048 62.8753 13.2137 144.941 413.893 635.199 635.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 810 0.000128 2048 180 3080 118720 23.7548 14.3794 894.895 418.681 1351.85 1351.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1090 0.000256 512 150 2020 68992 2.756 1.71053 82.6229 68.9152 156.139 156.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 0.000128 4096 50 1700 149912 28.4314 924.748 838.55 1791.78 1791.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 630 3.2e-05 2048 160 1080 394240 160.832 56.1307 1076.62 1673.81 2967.62 2967.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1350 0.000128 4096 280 2920 135408 23.2151 28.3816 1544.18 838.452 2434.3 2434.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 720 0.001024 4096 120 1400 15400 2.73024 78.171 125.53 206.474 206.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1710 0.001024 2048 220 260 18144 1.37379 8.55069 52.4841 62.4517 62.5101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 610 3.2e-05 1024 110 860 451584 71.9324 26.9168 471.725 840.661 1411.45 1411.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 530 0.000256 1024 110 480 49280 7.69933 3.41811 30.1224 124.327 165.722 165.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 3.2e-05 512 185 860 262144 63.309 13.3476 145.506 418.114 640.563 640.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 810 0.000128 2048 180 3080 118784 23.6868 14.348 891.078 419.491 1348.74 1348.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1090 0.000256 512 150 2020 69120 2.73786 1.70579 78.6241 70.2926 153.493 153.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 0.000128 4096 50 1700 149888 28.4153 932.274 838.586 1799.32 1799.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 630 3.2e-05 2048 160 1080 393216 160.523 55.9276 1085.6 1671.49 2973.77 2973.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1350 0.000128 4096 280 2920 135424 23.103 28.3516 1566.18 838.867 2456.58 2456.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 720 0.001024 4096 120 1400 15360 2.7232 78.0527 126.151 206.97 207.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1710 0.001024 2048 220 260 18112 1.37379 8.76803 52.4288 62.6129 62.6694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 610 3.2e-05 1024 110 860 450560 71.6473 26.8247 473.427 835.848 1407.96 1408.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 530 0.000256 1024 110 480 49152 7.66752 3.40643 30.4582 124.082 165.776 165.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 3.2e-05 512 185 860 239616 63.7539 13.0779 168.638 408.424 654.169 654.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 810 0.000128 2048 180 3080 118656 23.7181 14.3606 1113.17 419.254 1570.63 1570.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1090 0.000256 512 150 2020 69120 2.74051 1.70429 102.991 69.4525 177.019 177.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 0.000128 4096 50 1700 149904 28.4262 1147.25 838.76 2014.48 2014.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 630 3.2e-05 2048 160 1080 391680 160.925 56.1419 1321.31 1669.86 3208.45 3208.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1350 0.000128 4096 280 2920 135360 23.136 28.3853 1904.94 838.554 2795.09 2795.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 720 0.001024 4096 120 1400 15336 2.72173 97.151 124.123 224.038 224.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1710 0.001024 2048 220 260 18144 1.37296 10.8203 52.5254 64.7624 64.8213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 610 3.2e-05 1024 110 860 451584 71.636 26.8698 586.057 835.127 1519.89 1520.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 530 0.000256 1024 110 480 48384 7.64288 3.3792 36.9353 123.108 171.221 171.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 3.2e-05 512 185 860 221184 62.935 12.8369 109.217 395.828 581.094 581.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 810 0.000128 2048 180 3080 117504 23.6605 14.3933 767.388 417.613 1223.19 1223.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1090 0.000256 512 150 2020 67968 2.73219 1.6937 71.0248 68.9037 144.483 144.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 0.000128 4096 50 1700 149760 28.4201 796.007 837.583 1662.05 1662.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 630 3.2e-05 2048 160 1080 387072 159.714 55.3882 907.472 1656.56 2779.36 2779.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1350 0.000128 4096 280 2920 135360 23.0793 28.3791 1321.61 838.127 2211.27 2211.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 720 0.001024 4096 120 1400 15264 2.71632 67.4803 125.096 195.336 195.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1710 0.001024 2048 220 260 18000 1.364 7.47315 52.2942 61.1758 61.2332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 610 3.2e-05 1024 110 860 442368 71.6143 26.5752 399.114 828.437 1325.95 1326.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 530 0.000256 1024 110 480 46080 7.65782 3.524 24.7962 122.214 158.347 158.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 3.2e-05 512 185 860 245760 63.8311 13.1617 166.25 412.588 656.109 656.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 810 0.000128 2048 180 3080 119040 23.6509 14.3581 1079.86 419.494 1537.5 1537.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1090 0.000256 512 150 2020 68480 2.73866 1.69574 98.7693 69.5977 172.93 173.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 0.000128 4096 50 1700 149920 28.4447 1110.26 838.77 1977.52 1977.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 630 3.2e-05 2048 160 1080 394240 160.989 56.1332 1284.62 1676.86 3178.82 3179.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1350 0.000128 4096 280 2920 135360 23.0842 28.3808 1847.83 838.898 2738.27 2738.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 720 0.001024 4096 120 1400 15360 2.72982 93.7417 124.518 221.035 221.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1710 0.001024 2048 220 260 18080 1.36598 10.3943 52.3803 64.1837 64.2427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 610 3.2e-05 1024 110 860 450560 71.9466 26.9215 563.814 838.629 1501.53 1501.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 530 0.000256 1024 110 480 47360 7.65706 3.36896 34.5755 122.828 168.582 168.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 3.2e-05 512 185 860 245760 63.765 13.14 117.257 412.588 607.023 607.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 810 0.000128 2048 180 3080 117760 23.5179 14.3913 743.992 416.23 1198.26 1198.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1090 0.000256 512 150 2020 67840 2.71309 1.68346 68.5617 68.4848 141.567 141.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 0.000128 4096 50 1700 149760 28.4174 770.625 838.207 1637.29 1637.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 630 3.2e-05 2048 160 1080 389120 162.02 55.9624 882.899 1676.83 2777.94 2778.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1350 0.000128 4096 280 2920 135040 23.0413 28.3367 1281.82 837.545 2170.82 2170.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 720 0.001024 4096 120 1400 15200 2.7177 65.1282 123.739 191.626 191.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1710 0.001024 2048 220 260 17920 1.35782 7.3296 52.1544 60.8851 60.9435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 610 3.2e-05 1024 110 860 450560 71.8118 26.8841 394.38 838.634 1331.92 1332.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 530 0.000256 1024 110 480 46080 7.77469 3.3673 24.0345 121.849 157.181 157.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 3.2e-05 512 185 860 245760 63.7964 13.1461 156.354 412.596 646.168 646.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 810 0.000128 2048 180 3080 118272 23.6315 14.3335 1005.7 418.857 1462.65 1462.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1090 0.000256 512 150 2020 68352 2.74637 1.69984 92.4923 69.6326 166.7 166.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 0.000128 4096 50 1700 149856 28.4162 1040.05 838.525 1907.04 1907.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 630 3.2e-05 2048 160 1080 393216 159.204 55.6205 1200.25 1665.91 3081.22 3081.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1350 0.000128 4096 280 2920 135360 23.0314 28.3402 1733.63 838.67 2623.75 2623.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 720 0.001024 4096 120 1400 15360 2.73392 88.5965 125.719 217.095 217.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1710 0.001024 2048 220 260 18048 1.36973 9.63392 52.3347 63.3844 63.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 610 3.2e-05 1024 110 860 448512 71.3292 27.0061 526.614 837.1 1462.27 1462.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 530 0.000256 1024 110 480 47616 7.62317 3.36691 32.6716 122.406 166.222 166.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 3.2e-05 512 185 860 196608 65.9203 12.8294 90.043 395.9 564.969 565.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 810 0.000128 2048 180 3080 116736 23.664 14.3616 709.546 416.755 1164.46 1164.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1090 0.000256 512 150 2020 67584 2.72538 1.68659 65.7228 67.5281 137.787 137.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 0.000128 4096 50 1700 149760 28.4072 737.926 837.943 1604.32 1604.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 630 3.2e-05 2048 160 1080 380928 160.185 55.0588 828.502 1648.57 2692.53 2692.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1350 0.000128 4096 280 2920 135168 23.0322 28.3303 1227 837.456 2115.9 2115.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 720 0.001024 4096 120 1400 15168 2.71539 62.4107 123.843 189.01 189.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1710 0.001024 2048 220 260 17856 1.36003 6.91555 52.045 60.3624 60.4176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 610 3.2e-05 1024 110 860 442368 70.9444 26.4807 370.389 824.474 1292.5 1292.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 530 0.000256 1024 110 480 46080 7.77914 3.37462 22.9452 121.293 155.551 155.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 3.2e-05 512 185 860 256000 62.7992 13.1885 169.47 412.311 658.046 658.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 810 0.000128 2048 180 3080 118400 23.7804 14.4362 1050.65 418.828 1507.83 1507.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1090 0.000256 512 150 2020 68800 2.75472 1.70557 96.9684 69.6352 171.193 171.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 0.000128 4096 50 1700 149900 28.4406 1085.2 838.205 1951.9 1951.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 630 3.2e-05 2048 160 1080 390400 160.78 55.8734 1245.2 1665.52 3127.6 3127.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1350 0.000128 4096 280 2920 135200 23.2222 28.4099 1803.38 837.583 2692.67 2692.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 720 0.001024 4096 120 1400 15300 2.72368 91.5641 124.312 218.644 218.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1710 0.001024 2048 220 260 18100 1.37197 10.2035 52.4533 64.0705 64.1269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 610 3.2e-05 1024 110 860 448000 71.6539 26.8212 549.259 832.904 1480.86 1481.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 530 0.000256 1024 110 480 48000 7.64042 3.37517 34.581 122.303 168.055 168.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 3.2e-05 512 185 860 256000 62.8359 13.1728 120.369 412.664 609.315 609.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 810 0.000128 2048 180 3080 116800 23.7838 14.373 728.106 417.241 1183.64 1183.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1090 0.000256 512 150 2020 67200 2.74317 1.69165 66.86 68.6197 140.043 140.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 0.000128 4096 50 1700 149800 28.4346 760.365 838.785 1627.63 1627.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 630 3.2e-05 2048 160 1080 384000 159.713 55.1613 861.646 1649.72 2726.46 2726.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1350 0.000128 4096 280 2920 135200 23.1455 28.3996 1264.98 838.761 2155.36 2155.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 720 0.001024 4096 120 1400 15200 2.71882 64.4832 125.135 192.379 192.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1710 0.001024 2048 220 260 18000 1.36832 7.33254 52.4861 61.2296 61.2864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 610 3.2e-05 1024 110 860 435200 72.0807 26.5023 376.74 824.956 1300.5 1300.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 530 0.000256 1024 110 480 48000 7.63232 3.37574 24.6677 121.814 157.65 157.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 3.2e-05 512 185 860 229376 64.0143 13.054 194.622 403.983 675.946 676.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 810 0.000128 2048 180 3080 118272 23.6682 14.3546 1333.49 418.487 1790.13 1790.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1090 0.000256 512 150 2020 68992 2.75152 1.70598 123.85 68.4732 196.912 197.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 0.000128 4096 50 1700 149856 28.4239 1378.15 837.801 2244.42 2244.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 630 3.2e-05 2048 160 1080 394240 160.371 55.9968 1599.08 1672.61 3488.28 3488.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1350 0.000128 4096 280 2920 135296 23.0828 28.3742 2287.92 838.137 3177.59 3177.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 720 0.001024 4096 120 1400 15344 2.7305 116.752 124.295 243.82 243.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1710 0.001024 2048 220 260 18032 1.36154 12.8373 52.2827 66.5235 66.5826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 610 3.2e-05 1024 110 860 451584 71.6524 26.93 702.101 836.531 1637.44 1637.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 530 0.000256 1024 110 480 48384 7.61501 3.38096 44.1825 122.981 178.312 178.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 3.2e-05 512 185 860 172032 66.2028 12.6349 96.1923 385.195 560.504 560.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 810 0.000128 2048 180 3080 118272 23.6516 14.3401 868.289 419.271 1325.68 1325.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1090 0.000256 512 150 2020 68096 2.72138 1.69229 80.6989 69.0312 154.27 154.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 0.000128 4096 50 1700 149632 28.4268 902.82 837.985 1769.28 1769.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 630 3.2e-05 2048 160 1080 387072 159.072 55.2925 1023.3 1655.87 2893.77 2893.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1350 0.000128 4096 280 2920 134848 23.0143 28.3341 1501.83 838.207 2391.46 2391.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 720 0.001024 4096 120 1400 15232 2.72896 76.5207 124.302 203.594 203.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1710 0.001024 2048 220 260 17920 1.36301 8.55069 52.3366 62.2921 62.3499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 610 3.2e-05 1024 110 860 444416 71.0588 26.5318 455.376 827.723 1380.91 1381.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 530 0.000256 1024 110 480 46592 7.5017 3.30138 28.3434 120.026 159.329 159.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 3.2e-05 512 185 860 245760 63.92 13.183 200.551 412.268 690.201 690.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 810 0.000128 2048 180 3080 118080 23.6909 14.3552 1276.02 417.522 1731.72 1731.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1090 0.000256 512 150 2020 69120 2.7464 1.70662 119.488 69.2939 193.369 193.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 0.000128 4096 50 1700 149880 28.4552 1327.79 838.123 2194.42 2194.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 630 3.2e-05 2048 160 1080 391680 160.955 55.9354 1523.16 1668.68 3408.94 3409.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1350 0.000128 4096 280 2920 135120 23.1369 28.3784 2199.86 837.539 3088.99 3089.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 720 0.001024 4096 120 1400 15240 2.71776 111.604 124.756 239.123 239.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1710 0.001024 2048 220 260 18000 1.36672 12.2295 52.2304 65.8679 65.9251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 610 3.2e-05 1024 110 860 445440 72.278 26.8759 665.497 834.439 1599.3 1599.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 530 0.000256 1024 110 480 48000 7.62147 3.37213 42.0798 123.526 176.754 176.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 3.2e-05 512 185 860 245760 63.8258 13.1631 135.451 412.44 625.155 625.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 810 0.000128 2048 180 3080 117120 23.7333 14.3591 857.09 417.85 1313.16 1313.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1090 0.000256 512 150 2020 67200 2.73638 1.68742 78.4048 68.7518 151.711 151.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 0.000128 4096 50 1700 149760 28.4428 896.535 838.065 1763.09 1763.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 630 3.2e-05 2048 160 1080 384000 159.554 55.193 1011.99 1648.48 2875.44 2875.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1350 0.000128 4096 280 2920 134880 23.0828 28.3752 1487.56 838.284 2377.38 2377.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 720 0.001024 4096 120 1400 15120 2.71578 75.3254 124.826 202.913 202.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1710 0.001024 2048 220 260 17760 1.35459 8.50006 51.9066 61.806 61.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 610 3.2e-05 1024 110 860 430080 72.7254 26.4748 435.535 824.304 1359.25 1359.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 530 0.000256 1024 110 480 46080 7.79405 3.37901 27.9434 122.836 162.111 162.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 3.2e-05 512 185 860 262144 63.3049 13.3438 207.245 417.762 701.935 702.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 810 0.000128 2048 180 3080 117760 23.6646 14.46 1235.96 417.888 1692.1 1692.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1090 0.000256 512 150 2020 68608 2.7504 1.70534 115.115 68.3829 188.081 188.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 0.000128 4096 50 1700 149760 28.4136 1291.61 837.454 2157.52 2157.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 630 3.2e-05 2048 160 1080 393216 160.395 55.8572 1484.83 1670.06 3371.37 3371.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1350 0.000128 4096 280 2920 135168 23.055 28.3242 2144.87 837.059 3033.39 3033.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 720 0.001024 4096 120 1400 15232 2.71974 108.613 123.665 235.04 235.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1710 0.001024 2048 220 260 18048 1.36806 11.9972 52.3774 65.7855 65.8429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 610 3.2e-05 1024 110 860 450560 71.5862 26.8216 652.636 835.129 1586.39 1586.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 530 0.000256 1024 110 480 49152 7.67366 3.40992 41.8975 122.869 175.998 176.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 3.2e-05 512 185 860 196608 65.9277 12.8335 104.636 395.878 579.551 579.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 810 0.000128 2048 180 3080 116736 23.8086 14.3875 823.993 418.233 1280.56 1280.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1090 0.000256 512 150 2020 67584 2.78422 1.70781 76.021 69.4291 150.074 150.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 0.000128 4096 50 1700 149504 28.43 865.089 836.77 1730.34 1730.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 630 3.2e-05 2048 160 1080 393216 160.322 55.9215 997.222 1670.56 2884.25 2884.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1350 0.000128 4096 280 2920 134656 23.061 28.3197 1434.05 837.385 2322.89 2322.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 720 0.001024 4096 120 1400 15104 2.71952 72.6774 124.643 200.082 200.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1710 0.001024 2048 220 260 17920 1.3672 8.31008 52.3754 62.0947 62.1557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 610 3.2e-05 1024 110 860 442368 72.6266 26.9961 431.582 835.322 1366.74 1366.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 530 0.000256 1024 110 480 49152 7.6975 3.4072 28.8242 124.084 164.169 164.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 3.2e-05 512 185 860 196608 65.9431 12.8309 134.854 395.841 609.748 609.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 810 0.000128 2048 180 3080 116736 23.6865 14.3217 1073.5 416.701 1528.35 1528.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1090 0.000256 512 150 2020 67584 2.72214 1.6865 98.9867 67.8874 171.418 171.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 0.000128 4096 50 1700 149760 28.414 1130.72 838.059 1997.24 1997.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 630 3.2e-05 2048 160 1080 380928 160.261 55.1616 1259.28 1648.3 3123.23 3123.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1350 0.000128 4096 280 2920 135168 23.05 28.3342 1878.51 837.449 2767.44 2767.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 720 0.001024 4096 120 1400 15168 2.72099 94.5723 123.697 221.033 221.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1710 0.001024 2048 220 260 17856 1.35782 10.2673 52.0354 63.704 63.7612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 610 3.2e-05 1024 110 860 442368 71.0129 26.5698 559.319 824.373 1481.49 1481.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 530 0.000256 1024 110 480 46080 7.78509 3.37101 34.5301 121.85 167.694 167.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 3.2e-05 512 185 860 196608 65.9854 12.8343 95.5297 395.968 570.597 570.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 810 0.000128 2048 180 3080 113664 23.6784 14.2643 732.015 413.086 1183.18 1183.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1090 0.000256 512 150 2020 67584 2.74333 1.69213 69.7 67.2214 141.491 141.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 0.000128 4096 50 1700 149376 28.4283 783.843 836.779 1649.1 1649.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 630 3.2e-05 2048 160 1080 368640 164.429 55.204 854.494 1648.81 2723.16 2723.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1350 0.000128 4096 280 2920 134400 23.0389 28.306 1298.93 834.219 2184.57 2184.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 720 0.001024 4096 120 1400 14976 2.71709 65.9306 123.433 192.122 192.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1710 0.001024 2048 220 260 17664 1.36138 7.2681 52.0312 60.7027 60.7592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 610 3.2e-05 1024 110 860 442368 70.9775 26.4459 393.401 824.61 1315.65 1315.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 530 0.000256 1024 110 480 43008 7.60102 3.25018 23.2408 119.861 154.107 154.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 3.2e-05 512 185 860 256000 62.8296 13.1688 184.478 412.382 673.136 673.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 810 0.000128 2048 180 3080 116800 23.7951 14.3504 1116.49 416.957 1571.72 1571.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1090 0.000256 512 150 2020 67200 2.7417 1.69165 103.146 68.9486 176.661 176.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 0.000128 4096 50 1700 149800 28.4445 1160.15 838.207 2026.85 2026.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 630 3.2e-05 2048 160 1080 384000 159.755 55.1446 1310.9 1649.28 3175.3 3175.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1350 0.000128 4096 280 2920 135200 23.1549 28.3853 1921.19 838.128 2810.94 2811.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 720 0.001024 4096 120 1400 15200 2.71664 98.6236 125.061 226.445 226.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1710 0.001024 2048 220 260 18000 1.37085 11.0776 52.4497 64.9422 65.0008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 610 3.2e-05 1024 110 860 435200 72.0539 26.4936 570.7 824.398 1493.86 1494.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 530 0.000256 1024 110 480 48000 7.6401 3.37677 37.2183 122.793 171.18 171.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 3.2e-05 512 185 860 204800 68.953 13.1613 106.498 412.454 601.345 601.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 810 0.000128 2048 180 3080 115200 23.557 14.3088 792.884 413.137 1244.02 1244.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1090 0.000256 512 150 2020 67200 2.75021 1.69165 74.5379 67.2357 146.348 146.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1020 0.000128 4096 50 1700 149600 28.4508 827.326 838.055 1693.88 1693.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 630 3.2e-05 2048 160 1080 384000 159.484 55.1753 930.876 1648.86 2794.61 2794.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1350 0.000128 4096 280 2920 134400 23.0502 28.3464 1357.77 834.831 2244.07 2244.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 720 0.001024 4096 120 1400 14800 2.6968 68.8299 122.623 194.193 194.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1710 0.001024 2048 220 260 17600 1.35395 7.78854 51.9052 61.0908 61.1471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 610 3.2e-05 1024 110 860 435200 71.9682 26.4724 409.021 824.517 1332.2 1332.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 530 0.000256 1024 110 480 44800 7.90451 3.38125 25.4887 120.941 157.872 158.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 3.2e-05 512 185 864 253952 64.2627 13.3386 131.19 417.689 626.762 626.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 810 0.000128 2048 180 3072 119040 23.6321 14.3783 830.781 419.007 1287.94 1288.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1090 0.000256 512 150 2040 69376 2.74531 1.70762 77.4474 68.0925 150.125 150.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1020 0.000128 4096 50 1704 149952 28.4268 865.393 838.134 1732 1732.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 630 3.2e-05 2048 160 1080 395264 161.319 56.2025 1810.74 1675.34 3703.83 3704.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1350 0.000128 4096 280 2928 135360 23.0583 28.3361 1447.45 837.92 2336.84 2336.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 720 0.001024 4096 120 1392 15424 2.72381 72.2179 124.044 199.03 199.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1710 0.001024 2048 220 264 18144 1.36893 7.94067 52.4334 61.7869 61.8455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 610 3.2e-05 1024 110 864 452608 71.791 26.8716 447.922 837.808 1384.61 1384.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 530 0.000256 1024 110 480 48128 7.78429 3.42835 47.849 123.597 182.816 182.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 3.2e-05 512 185 864 256000 64.4148 13.397 142.468 419.42 639.982 640.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 810 0.000128 2048 180 3072 119040 23.7441 14.3704 881.015 419.377 1338.64 1338.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1090 0.000256 512 150 2040 69120 2.76381 1.71008 81.6603 70.4805 156.742 156.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1020 0.000128 4096 50 1704 149920 28.4205 911.622 838.62 1778.71 1778.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 630 3.2e-05 2048 160 1080 394240 161.412 56.1204 1078.08 1677.34 2973.18 2973.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1350 0.000128 4096 280 2928 135360 23.195 28.3976 1520.82 838.682 2411.17 2411.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 720 0.001024 4096 120 1392 15440 2.74195 76.4945 125.392 204.672 204.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1710 0.001024 2048 220 264 18160 1.37414 8.53008 52.5435 62.4901 62.5496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 610 3.2e-05 1024 110 864 453120 71.8486 26.9476 468.48 840.898 1408.4 1408.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 530 0.000256 1024 110 480 48000 7.87728 3.4304 49.5086 123.679 184.66 184.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 3.2e-05 512 185 864 245760 63.882 13.4137 134.962 412.221 624.754 624.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 810 0.000128 2048 180 3072 118656 23.6728 14.3929 866.424 418.361 1322.99 1323.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1090 0.000256 512 150 2040 69120 2.74874 1.70982 81.175 69.3591 155.12 155.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 0.000128 4096 50 1704 149904 28.4282 898.028 837.973 1764.48 1764.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 630 3.2e-05 2048 160 1080 393216 160.969 56.0868 1028.79 1672.61 2918.69 2918.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1350 0.000128 4096 280 2928 135360 23.1144 28.3873 1498.27 838.234 2388.08 2388.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 720 0.001024 4096 120 1392 15408 2.72589 75.5814 125.194 203.544 203.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1710 0.001024 2048 220 264 18144 1.37613 8.50506 52.4778 62.4026 62.4599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 610 3.2e-05 1024 110 864 451584 71.7849 26.8964 461.021 836.52 1396.44 1396.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 530 0.000256 1024 110 480 47616 7.76323 3.39763 28.2832 122.868 162.468 162.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 3.2e-05 512 185 864 245760 63.789 13.1482 88.1153 412.152 577.489 577.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 810 0.000128 2048 180 3072 118272 23.6298 14.3319 555.256 418.376 1011.73 1011.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1090 0.000256 512 150 2040 68352 2.74483 1.69981 52.075 68.3093 124.96 125.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1020 0.000128 4096 50 1704 149856 28.4101 578.695 837.668 1444.82 1444.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 630 3.2e-05 2048 160 1080 387072 161.352 55.7859 819.785 1664.07 2701.22 2701.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1350 0.000128 4096 280 2928 135168 23.0438 28.3384 963.666 837.606 1852.73 1852.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 720 0.001024 4096 120 1392 15360 2.72589 48.5044 124.526 175.798 175.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1710 0.001024 2048 220 264 18048 1.36909 5.56221 52.3349 59.308 59.3647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 610 3.2e-05 1024 110 864 448512 71.3958 26.7234 294.994 832.275 1225.61 1225.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 530 0.000256 1024 110 480 46080 7.78736 3.36672 46.9503 120.843 179.121 179.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 3.2e-05 512 185 864 243712 64.4827 13.2083 156.565 414 648.531 648.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 810 0.000128 2048 180 3072 118720 23.7272 14.4531 999.65 418.982 1456.95 1457.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1090 0.000256 512 150 2040 68992 2.75824 1.7064 94.1678 68.4412 167.204 167.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 0.000128 4096 50 1704 149912 28.416 1046.31 838.807 1913.58 1913.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 630 3.2e-05 2048 160 1080 394240 160.651 56.0476 1199.65 1674.34 3090.91 3091.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1350 0.000128 4096 280 2928 135296 23.1547 28.3832 1741.35 838.704 2631.67 2631.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 720 0.001024 4096 120 1392 15400 2.72794 87.7142 124.535 215.02 215.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1710 0.001024 2048 220 264 18144 1.37299 9.856 52.5508 63.8224 63.8814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 610 3.2e-05 1024 110 864 451584 71.8099 26.927 532.229 837.213 1468.4 1468.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 530 0.000256 1024 110 480 48384 7.78224 3.41818 33.5147 124.231 169.101 169.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 3.2e-05 512 185 864 229376 64.0107 13.0621 93.214 404.363 574.921 575.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 810 0.000128 2048 180 3072 118272 23.6549 14.3475 629.166 418.874 1086.17 1086.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1090 0.000256 512 150 2040 68992 2.75155 1.70803 59.5866 69.4154 133.585 133.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1020 0.000128 4096 50 1704 149856 28.4195 654.692 838.676 1521.83 1521.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 630 3.2e-05 2048 160 1080 394240 160.299 55.9745 761.442 1674.2 2652.14 2652.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1350 0.000128 4096 280 2928 135296 23.0981 28.3815 1095.42 838.872 1985.84 1985.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 720 0.001024 4096 120 1392 15344 2.72918 55.1367 125.421 183.332 183.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1710 0.001024 2048 220 264 18032 1.36912 6.40829 52.3895 60.2077 60.2696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 610 3.2e-05 1024 110 864 451584 71.6607 26.9047 338.377 837.249 1274.41 1274.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 530 0.000256 1024 110 480 46592 7.76714 3.37856 20.9112 123.708 155.917 156.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 3.2e-05 512 185 864 245760 65.2112 13.3492 148.987 418.125 645.949 646.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 810 0.000128 2048 180 3072 118784 23.6476 14.3927 958.164 419.497 1415.83 1415.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1090 0.000256 512 150 2040 69120 2.74026 1.70803 85.8766 68.5142 158.969 159.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 0.000128 4096 50 1704 149888 28.4194 1001.27 838.675 1868.41 1868.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 630 3.2e-05 2048 160 1080 393216 160.337 55.9652 1163.62 1671.51 3051.65 3051.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1350 0.000128 4096 280 2928 135296 23.0724 28.3627 1684.95 839.185 2575.64 2575.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 720 0.001024 4096 120 1392 15360 2.72794 83.9323 124.394 211.099 211.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1710 0.001024 2048 220 264 18112 1.37366 9.54112 52.4822 63.4384 63.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 610 3.2e-05 1024 110 864 450560 71.6058 26.8217 508.539 835.928 1443.11 1443.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 530 0.000256 1024 110 480 48128 7.75834 3.40858 32.379 127.918 171.624 171.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 3.2e-05 512 185 864 229376 67.3186 13.3448 91.3101 418.116 590.36 590.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 810 0.000128 2048 180 3072 117760 23.6602 14.3401 622.22 418.246 1078.6 1078.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1090 0.000256 512 150 2040 68608 2.74675 1.70512 55.2901 68.2069 128.077 128.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 0.000128 4096 50 1704 149760 28.4017 655.17 838.25 1521.87 1521.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 630 3.2e-05 2048 160 1080 393216 160.252 55.9022 772.576 1671.57 2660.51 2660.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1350 0.000128 4096 280 2928 134912 23.0422 28.3318 1107.93 837.76 1997.15 1997.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 720 0.001024 4096 120 1392 15232 2.71389 54.8384 123.63 181.224 181.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1710 0.001024 2048 220 264 18048 1.36602 6.40077 52.4779 60.2886 60.3462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 610 3.2e-05 1024 110 864 450560 71.5542 26.8268 337.818 836.028 1272.44 1272.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 530 0.000256 1024 110 480 47104 7.84147 3.40838 21.8171 123.762 156.986 157.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 3.2e-05 512 185 864 239616 63.7782 13.0766 162.614 408.024 647.781 648.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 810 0.000128 2048 180 3072 118656 23.7182 14.4901 1065.87 418.844 1523.07 1523.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1090 0.000256 512 150 2040 68544 2.75478 1.70547 98.5994 69.3617 172.55 172.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 0.000128 4096 50 1704 149904 28.4322 1105.37 837.912 1971.76 1971.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 630 3.2e-05 2048 160 1080 391680 161.045 56.0353 1259.88 1668.19 3145.37 3145.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1350 0.000128 4096 280 2928 135216 23.1117 28.3928 1838.17 849.429 2739.18 2739.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 720 0.001024 4096 120 1392 15408 2.73629 93.1627 125.702 221.645 221.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1710 0.001024 2048 220 264 18072 1.36454 10.4466 52.336 64.1897 64.2462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 610 3.2e-05 1024 110 864 446976 72.0576 26.8676 561.396 834.188 1494.73 1494.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 530 0.000256 1024 110 480 47232 7.74973 3.3825 34.7916 123.941 170.017 170.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 3.2e-05 512 185 864 221184 62.9404 12.8446 105.674 396.172 577.914 578.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 810 0.000128 2048 180 3072 117504 23.6666 14.3601 738.038 417.984 1194.18 1194.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1090 0.000256 512 150 2040 67968 2.73504 1.6967 69.0997 68.9621 142.622 142.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 0.000128 4096 50 1704 149760 28.4058 770.439 838.489 1637.38 1637.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 630 3.2e-05 2048 160 1080 387072 159.716 55.4004 869.559 1657.95 2742.85 2743.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1350 0.000128 4096 280 2928 135072 23.074 28.3736 1280.87 838.978 2171.37 2171.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 720 0.001024 4096 120 1392 15264 2.71571 65.0076 125.066 192.832 192.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1710 0.001024 2048 220 264 18000 1.36816 7.50182 52.394 61.3098 61.3667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 610 3.2e-05 1024 110 864 442368 71.6349 26.6977 387.729 829.195 1315.48 1315.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 530 0.000256 1024 110 480 46080 7.66374 3.33878 24.1862 121.17 156.52 156.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 3.2e-05 512 185 864 245760 63.8873 13.1565 158.708 412.591 648.62 648.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 810 0.000128 2048 180 3072 119040 23.6551 14.379 1017.8 419.498 1475.47 1475.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1090 0.000256 512 150 2040 68480 2.73408 1.69574 94.4412 68.2508 167.257 167.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 0.000128 4096 50 1704 149840 28.4 1050.3 838.435 1917.18 1917.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 630 3.2e-05 2048 160 1080 394240 160.884 56.1407 1205.95 1676.86 3100.05 3100.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1350 0.000128 4096 280 2928 135360 23.0804 28.3893 1753.79 862.221 2667.56 2667.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 720 0.001024 4096 120 1392 15360 2.72608 88.1409 124.58 215.489 215.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1710 0.001024 2048 220 264 18080 1.37421 9.97581 52.4352 63.8283 63.8843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 610 3.2e-05 1024 110 864 450560 71.9339 26.9169 537.233 843.562 1479.86 1480.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 530 0.000256 1024 110 480 46080 7.78224 3.36691 32.3026 122.814 166.421 166.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 3.2e-05 512 185 864 245760 63.7861 14.6452 114.166 412.297 605.172 605.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 810 0.000128 2048 180 3072 117760 23.5163 14.3135 718.991 415.925 1172.89 1172.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1090 0.000256 512 150 2040 67840 2.71638 1.68672 67.0325 68.3505 139.911 140.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 0.000128 4096 50 1704 149760 28.4078 746.697 837.722 1612.87 1612.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 630 3.2e-05 2048 160 1080 389120 162.047 56.0552 850.588 1675.69 2744.59 2744.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1350 0.000128 4096 280 2928 135040 23.0339 28.3327 1243.7 836.912 2132.05 2132.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 720 0.001024 4096 120 1392 15200 2.71565 62.9048 124.601 190.264 190.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1710 0.001024 2048 220 264 17920 1.36246 7.25606 52.175 60.8365 60.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 610 3.2e-05 1024 110 864 450560 71.7892 26.9066 385.62 837.957 1322.48 1322.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 530 0.000256 1024 110 480 46080 7.76806 3.36896 23.4803 123.885 158.657 158.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 3.2e-05 512 185 864 245760 63.7886 13.1381 203.957 412.641 693.798 693.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 810 0.000128 2048 180 3072 118272 23.6293 14.4287 1291.72 418.888 1748.8 1748.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1090 0.000256 512 150 2040 68352 2.7408 1.69994 120.224 68.1921 192.98 193.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 0.000128 4096 50 1704 149856 28.4096 1338.34 838.687 2205.48 2205.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 630 3.2e-05 2048 160 1080 387072 161.05 55.6903 1514.76 1666.11 3397.83 3397.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1350 0.000128 4096 280 2928 135168 23.0142 28.3248 2221.57 838.78 3111.77 3111.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 720 0.001024 4096 120 1392 15360 2.72384 112.288 124.271 239.323 239.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1710 0.001024 2048 220 264 18048 1.36781 12.7109 52.3966 66.5205 66.5743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 610 3.2e-05 1024 110 864 448512 71.3421 27.3057 681.802 833.147 1613.81 1613.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 530 0.000256 1024 110 480 46080 7.75574 3.36093 41.1945 122.377 174.843 174.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 3.2e-05 512 185 864 196608 65.919 12.8348 105.968 396.218 581.215 581.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 810 0.000128 2048 180 3072 116736 23.676 14.3443 814.443 417.088 1269.69 1269.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1090 0.000256 512 150 2040 67584 2.72266 1.68742 77.5449 67.4645 149.548 149.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 0.000128 4096 50 1704 149760 28.4134 861.379 838.691 1728.53 1728.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 630 3.2e-05 2048 160 1080 380928 160.181 55.0994 952.468 1649.86 2817.83 2818.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1350 0.000128 4096 280 2928 134784 23.0461 28.3338 1431.67 838.128 2321.25 2321.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 720 0.001024 4096 120 1392 15168 2.71325 72.1119 123.682 198.552 198.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1710 0.001024 2048 220 264 17856 1.35981 8.34333 52.1362 61.8812 61.9376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 610 3.2e-05 1024 110 864 442368 70.929 26.4411 431.795 825.094 1354.48 1354.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 530 0.000256 1024 110 480 46080 7.78595 3.37306 26.9001 121.549 159.764 159.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 3.2e-05 512 185 864 230400 65.9064 13.183 188.858 412.646 680.873 681.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 810 0.000128 2048 180 3072 118400 23.7825 14.4542 1269.37 419.164 1726.91 1727.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1090 0.000256 512 150 2040 68800 2.74899 1.70589 119.615 69.2517 193.454 193.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 0.000128 4096 50 1704 149800 28.3804 1320.43 838.421 2187.28 2187.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 630 3.2e-05 2048 160 1080 390400 160.759 55.8415 1500.64 1666.82 3384.27 3384.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1350 0.000128 4096 280 2928 135200 23.2161 28.4137 2196.35 838.247 3086.31 3086.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 720 0.001024 4096 120 1392 15300 2.71565 110.652 123.903 237.315 237.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1710 0.001024 2048 220 264 18100 1.37373 12.5459 52.5455 66.5083 66.5661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 610 3.2e-05 1024 110 864 448000 71.67 26.8206 672.029 833.494 1604.23 1604.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 530 0.000256 1024 110 480 46400 7.77616 3.37306 40.9383 121.388 173.636 173.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 3.2e-05 512 185 864 204800 69.0324 13.1727 113.388 412.374 608.246 608.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 810 0.000128 2048 180 3072 116800 23.7848 14.3606 849.51 416.957 1304.74 1304.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1090 0.000256 512 150 2040 67200 2.74154 1.6913 78.876 68.4885 151.926 152.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 0.000128 4096 50 1704 149600 28.4177 892.86 837.497 1758.82 1758.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 630 3.2e-05 2048 160 1080 384000 159.715 55.1547 1001.24 1649.22 2865.56 2865.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1350 0.000128 4096 280 2928 135200 23.1526 28.3977 1488.26 838.167 2378.06 2378.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 720 0.001024 4096 120 1392 15200 2.71344 74.7146 124.938 202.409 202.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1710 0.001024 2048 220 264 18000 1.37024 8.57968 52.5032 62.4967 62.5541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 610 3.2e-05 1024 110 864 435200 72.0732 26.5022 442.107 824.378 1365.28 1365.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 530 0.000256 1024 110 480 44800 7.89606 3.37779 27.2866 122.803 161.519 161.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 3.2e-05 512 185 864 229376 64.0228 13.0568 183.44 404.364 665.151 665.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 810 0.000128 2048 180 3072 118272 23.6695 14.3646 1246.43 418.894 1703.49 1703.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1090 0.000256 512 150 2040 68992 2.7481 1.70848 117.297 68.4625 190.349 190.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 0.000128 4096 50 1704 149856 28.4198 1297.35 838.776 2164.59 2164.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 630 3.2e-05 2048 160 1080 394240 160.42 56.0122 1489.62 1674.2 3380.48 3380.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1350 0.000128 4096 280 2928 135296 23.0893 28.3789 2161.31 838.908 3051.76 3051.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 720 0.001024 4096 120 1392 15344 2.7255 109.105 124.256 236.128 236.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1710 0.001024 2048 220 264 18032 1.36598 12.4481 52.3895 66.2454 66.3033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 610 3.2e-05 1024 110 864 451584 71.6925 26.8923 665.039 837.29 1601.12 1601.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 530 0.000256 1024 110 480 46592 7.77373 3.37872 40.4232 123.077 174.807 174.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 3.2e-05 512 185 864 172032 66.2025 12.6312 91.4736 385.194 555.768 555.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 810 0.000128 2048 180 3072 118272 23.6381 14.3398 821.842 419.182 1279.13 1279.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1090 0.000256 512 150 2040 68096 2.72224 1.69187 76.6961 67.8408 149.091 149.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 0.000128 4096 50 1704 149632 28.4063 852.369 838.066 1718.89 1718.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 630 3.2e-05 2048 160 1080 387072 159.143 55.2861 964.685 1656.09 2835.42 2835.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1350 0.000128 4096 280 2928 134848 23.0108 28.33 1415.19 838.194 2304.8 2304.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 720 0.001024 4096 120 1392 15232 2.72669 71.9585 124.183 198.91 198.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1710 0.001024 2048 220 264 17920 1.36806 7.99293 52.3902 61.7928 61.8526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 610 3.2e-05 1024 110 864 444416 71.0289 26.5187 431.475 827.833 1357.07 1357.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 530 0.000256 1024 110 480 43008 7.78477 3.30157 25.0601 119.481 155.784 155.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 3.2e-05 512 185 864 245760 63.9308 13.1684 192.183 412.66 682.222 682.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 810 0.000128 2048 180 3072 118080 23.6876 14.3647 1203.55 417.928 1659.66 1659.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1090 0.000256 512 150 2040 68160 2.7663 1.70646 112.624 68.1709 185.405 185.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 0.000128 4096 50 1704 149760 28.4181 1249.53 838.4 2116.39 2116.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 630 3.2e-05 2048 160 1080 391680 160.953 55.9787 1433.65 1670.83 3321.64 3321.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1350 0.000128 4096 280 2928 135120 23.1342 28.3832 2077.05 838.325 2966.97 2967.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 720 0.001024 4096 120 1392 15360 2.7343 105.245 124.324 232.346 232.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1710 0.001024 2048 220 264 18000 1.36352 11.9931 52.3297 65.7282 65.7845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 610 3.2e-05 1024 110 864 445440 72.2912 26.8742 638.25 835.241 1572.87 1573.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 530 0.000256 1024 110 480 46080 7.8089 3.37101 38.8387 122.561 172.733 172.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 3.2e-05 512 185 864 245760 63.8656 13.1577 124.674 412.346 614.316 614.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 810 0.000128 2048 180 3072 117120 23.7351 14.422 771.497 417.846 1227.63 1227.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1090 0.000256 512 150 2040 67200 2.73568 1.68912 72.1669 67.5719 144.297 144.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 0.000128 4096 50 1704 149520 28.4023 804.718 836.862 1670.03 1670.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 630 3.2e-05 2048 160 1080 384000 159.39 55.1076 906.613 1648.39 2769.72 2769.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1350 0.000128 4096 280 2928 134880 23.083 28.3679 1338.29 838.198 2228.02 2228.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 720 0.001024 4096 120 1392 15120 2.71155 66.7887 123.658 193.199 193.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1710 0.001024 2048 220 264 17760 1.36192 7.46723 51.9582 60.831 60.8891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 610 3.2e-05 1024 110 864 430080 72.736 26.5223 397.485 824.29 1321.25 1321.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 530 0.000256 1024 110 480 46080 7.79638 3.37667 25.5448 123.04 159.913 160.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 3.2e-05 512 185 864 229376 67.3472 13.3384 171.379 418.149 670.49 670.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 810 0.000128 2048 180 3072 117760 23.6521 14.3401 1149.6 418.277 1606.01 1606.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1090 0.000256 512 150 2040 68608 2.74576 1.70598 108.511 68.3034 181.395 181.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 0.000128 4096 50 1704 149760 28.4132 1197.33 838.326 2064.11 2064.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 630 3.2e-05 2048 160 1080 393216 160.343 55.8592 1375.76 1671.65 3263.84 3264.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1350 0.000128 4096 280 2928 134912 23.0551 28.3341 1985.42 837.969 2874.85 2874.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 720 0.001024 4096 120 1392 15232 2.71475 99.849 123.64 226.247 226.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1710 0.001024 2048 220 264 18048 1.3673 11.2863 52.4781 65.176 65.2311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 610 3.2e-05 1024 110 864 450560 71.5751 26.8252 616.594 835.93 1551.14 1551.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 530 0.000256 1024 110 480 47104 7.85184 3.40816 38.0408 124.009 173.463 173.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 3.2e-05 512 185 864 196608 65.9755 12.8429 98.8954 395.895 573.887 574.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 810 0.000128 2048 180 3072 116736 23.7889 14.5091 765.269 418.238 1221.94 1222.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1090 0.000256 512 150 2040 67584 2.78314 1.70794 72.2326 69.3319 146.188 146.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 0.000128 4096 50 1704 149504 28.4183 807.258 836.878 1672.6 1672.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 630 3.2e-05 2048 160 1080 393216 160.38 55.9092 926.303 1671.07 2813.89 2814.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1350 0.000128 4096 280 2928 134656 23.0461 28.3238 1344.71 836.315 2232.48 2232.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 720 0.001024 4096 120 1392 15104 2.71594 67.2666 124.527 194.553 194.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1710 0.001024 2048 220 264 17920 1.36634 7.91162 52.4325 61.7518 61.8096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 610 3.2e-05 1024 110 864 442368 72.594 26.8353 406.677 835.369 1341.69 1341.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 530 0.000256 1024 110 480 45056 8.01053 3.41021 24.6448 124.595 160.812 160.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 3.2e-05 512 185 875 262144 63.2519 13.3415 156.673 417.61 651.159 651.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 810 0.000128 2048 180 3075 118784 23.6264 14.3565 940.189 418.914 1397.22 1397.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1090 0.000256 512 150 2025 69376 2.74339 1.70518 87.4013 69.1974 161.178 161.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1020 0.000128 4096 50 1700 149952 28.4361 972.873 837.789 1839.15 1839.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 630 3.2e-05 2048 160 1075 389120 163.021 56.0373 1958.55 1675.56 3853.41 3853.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1350 0.000128 4096 280 2925 135424 23.0482 28.3292 1626.96 837.75 2516.16 2516.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 720 0.001024 4096 120 1400 15424 2.73366 82.2554 125.049 210.082 210.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1710 0.001024 2048 220 275 18112 1.37805 9.40963 52.4904 63.322 63.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 610 3.2e-05 1024 110 875 450560 71.9655 26.8876 508.577 837.69 1445.35 1445.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 530 0.000256 1024 110 475 48640 7.71962 3.42426 53.8264 123.785 188.914 189.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 3.2e-05 512 185 875 266240 63.202 13.4023 142.965 419.39 639.235 639.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 810 0.000128 2048 180 3075 118720 23.7691 14.377 846.008 419.334 1303.62 1303.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1090 0.000256 512 150 2025 69440 2.75674 1.71008 78.1921 70.1836 152.968 153.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1020 0.000128 4096 50 1700 149960 28.4406 874.392 838.679 1741.56 1741.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 630 3.2e-05 2048 160 1075 389120 162.98 56.1661 1026.86 1676.69 2922.91 2923.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1350 0.000128 4096 280 2925 135440 23.1954 28.3828 1460.44 839.736 2351.83 2351.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 720 0.001024 4096 120 1400 15400 2.72794 73.8729 126.93 203.57 203.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1710 0.001024 2048 220 275 18080 1.37162 8.52422 52.4752 62.4142 62.4726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 610 3.2e-05 1024 110 875 450560 72.1906 26.9529 449.094 838.475 1386.92 1387.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 530 0.000256 1024 110 475 48640 7.80698 3.4263 47.4569 125.873 184.72 184.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 3.2e-05 512 185 875 245760 63.8638 13.1645 85.7074 412.252 575.263 575.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 810 0.000128 2048 180 3075 118400 23.7234 14.377 545.652 419.147 1003.03 1003.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1090 0.000256 512 150 2025 68480 2.73741 1.69574 50.2361 69.4792 124.278 124.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1020 0.000128 4096 50 1700 149920 28.4334 564.171 838.153 1430.8 1430.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 630 3.2e-05 2048 160 1075 389120 162.887 56.0681 796.896 1675.48 2691.55 2691.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1350 0.000128 4096 280 2925 135360 23.1017 28.3767 938.789 838.192 1828.53 1828.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 720 0.001024 4096 120 1400 15360 2.72784 47.7368 126.076 176.584 176.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1710 0.001024 2048 220 275 18000 1.36768 5.61942 52.3265 59.3552 59.4141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 610 3.2e-05 1024 110 875 450560 71.958 27.0828 298.258 838.016 1235.53 1235.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 530 0.000256 1024 110 475 47360 7.68976 3.38621 43.9805 121.264 176.48 176.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 3.2e-05 512 185 875 258048 62.5359 13.1571 147.3 412.211 635.484 635.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 810 0.000128 2048 180 3075 118656 23.6748 14.4118 899.44 418.364 1356.03 1356.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1090 0.000256 512 150 2025 69120 2.74714 1.70845 83.3017 69.1135 157.002 157.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 0.000128 4096 50 1700 149952 28.4388 931.138 838.117 1797.74 1797.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 630 3.2e-05 2048 160 1075 387072 162.802 55.9942 1054.14 1672.91 2946.07 2946.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1350 0.000128 4096 280 2925 135456 23.1079 28.3735 1558.16 838.253 2447.97 2448.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 720 0.001024 4096 120 1400 15408 2.73261 78.6835 124.138 205.598 205.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1710 0.001024 2048 220 275 18096 1.37242 9.03194 52.4958 62.9434 63.0031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 610 3.2e-05 1024 110 875 448512 72.1443 26.8904 478.285 836.397 1413.94 1414.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 530 0.000256 1024 110 475 48384 7.6905 3.39802 29.1546 122.86 163.259 163.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 3.2e-05 512 185 875 245760 63.8195 13.144 90.8212 412.316 580.371 580.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 810 0.000128 2048 180 3075 118272 23.6474 14.3932 578.941 418.561 1035.67 1035.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1090 0.000256 512 150 2025 68352 2.74352 1.70192 53.2896 69.3861 127.25 127.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1020 0.000128 4096 50 1700 149856 28.4068 600.232 837.932 1466.61 1466.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 630 3.2e-05 2048 160 1075 380928 163.181 55.6332 828.119 1665.01 2712.17 2712.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1350 0.000128 4096 280 2925 135360 23.0495 28.3334 1003.28 838.033 1892.77 1892.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 720 0.001024 4096 120 1400 15360 2.72973 50.6903 125.872 179.334 179.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1710 0.001024 2048 220 275 18048 1.37626 6.00659 52.5062 59.9288 59.9894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 610 3.2e-05 1024 110 875 442368 72.0383 26.7222 303.372 834.191 1236.54 1236.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 530 0.000256 1024 110 475 47616 7.68982 3.36282 47.2418 121.112 179.576 179.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 3.2e-05 512 185 875 258048 62.8021 13.2135 159.882 413.576 649.745 649.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 810 0.000128 2048 180 3075 118272 23.7466 14.3707 968.713 418.363 1425.33 1425.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1090 0.000256 512 150 2025 68992 2.75488 1.71142 89.4908 69.7719 163.857 163.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 0.000128 4096 50 1700 149912 28.4248 1002.46 837.84 1868.77 1868.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 630 3.2e-05 2048 160 1075 387072 162.871 56.0637 1134.34 1673.15 3026.64 3026.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1350 0.000128 4096 280 2925 135408 23.1445 28.3905 1670.52 837.857 2559.99 2560.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 720 0.001024 4096 120 1400 15400 2.73421 84.8794 128.266 215.922 215.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1710 0.001024 2048 220 275 18088 1.37331 9.84442 52.4943 63.7533 63.8108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 610 3.2e-05 1024 110 875 448000 72.2676 26.9271 509.116 836.541 1445.06 1445.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 530 0.000256 1024 110 475 48384 7.78243 3.41536 31.6739 125.19 168.214 168.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 3.2e-05 512 185 875 229376 63.9855 13.0615 90.0723 403.968 571.367 571.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 810 0.000128 2048 180 3075 118272 23.661 14.379 607.163 418.473 1063.81 1063.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1090 0.000256 512 150 2025 68992 2.75626 1.70829 56.7568 68.3561 129.71 129.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1020 0.000128 4096 50 1700 149856 28.4197 629.993 837.774 1496.23 1496.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 630 3.2e-05 2048 160 1075 387072 162.52 56.0573 724.074 1672.99 2615.86 2616.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1350 0.000128 4096 280 2925 135296 23.0915 28.3645 1051.9 837.979 1941.41 1941.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 720 0.001024 4096 120 1400 15344 2.73642 53.3623 123.31 179.453 179.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1710 0.001024 2048 220 275 18032 1.37363 6.41258 52.4954 60.324 60.3834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 610 3.2e-05 1024 110 875 444416 72.6272 26.8994 321.157 838.476 1259.38 1259.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 530 0.000256 1024 110 475 46592 7.77994 3.38086 19.8786 117.282 148.479 148.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 3.2e-05 512 185 875 262144 63.2851 13.3446 166.19 418.013 661.111 661.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 810 0.000128 2048 180 3075 118784 23.6647 14.3442 1000.59 419.392 1458.13 1458.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1090 0.000256 512 150 2025 69120 2.74214 1.70528 88.5369 68.8213 161.936 162.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 0.000128 4096 50 1700 149888 28.414 1034.39 838.406 1901.26 1901.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 630 3.2e-05 2048 160 1075 385024 162.646 55.9074 1174.58 1671.08 3064.44 3064.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1350 0.000128 4096 280 2925 135424 23.0805 28.3541 1728.43 838.702 2618.65 2618.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 720 0.001024 4096 120 1400 15360 2.72819 87.2432 124.467 214.484 214.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1710 0.001024 2048 220 275 18048 1.37229 10.2172 52.4452 64.0778 64.1355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 610 3.2e-05 1024 110 875 446464 72.0663 26.8245 529.835 838.879 1467.82 1468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 530 0.000256 1024 110 475 48128 7.7624 3.40771 32.9668 122.89 167.187 167.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 3.2e-05 512 185 875 262144 63.2764 13.3416 108.516 417.765 603.172 603.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 810 0.000128 2048 180 3075 117760 23.6531 14.4074 646.354 417.896 1102.44 1102.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1090 0.000256 512 150 2025 68608 2.75206 1.70598 56.7599 69.3257 130.675 130.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 0.000128 4096 50 1700 149760 28.4168 676.407 837.518 1542.39 1542.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 630 3.2e-05 2048 160 1075 385024 162.621 55.8697 781.014 1670.1 2669.82 2670
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1350 0.000128 4096 280 2925 135168 23.0439 28.3299 1142.75 837.149 2031.35 2031.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 720 0.001024 4096 120 1400 15232 2.72 57.2283 124.726 184.72 184.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1710 0.001024 2048 220 275 17920 1.36397 6.87718 52.2379 60.5211 60.5798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 610 3.2e-05 1024 110 875 442368 72.6148 26.8233 344.888 835.262 1279.81 1279.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 530 0.000256 1024 110 475 47104 7.85203 3.40992 21.99 125.151 158.56 158.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 3.2e-05 512 185 875 239616 63.7465 13.0746 163.435 408.126 648.661 648.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 810 0.000128 2048 180 3075 118656 23.7128 14.3503 1068.52 418.953 1525.68 1525.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1090 0.000256 512 150 2025 69120 2.74413 1.70803 98.9023 68.4748 171.956 172.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 0.000128 4096 50 1700 149904 28.4214 1103.92 837.963 1970.36 1970.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 630 3.2e-05 2048 160 1075 387072 162.241 55.9309 1247.54 1668.62 3134.55 3134.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1350 0.000128 4096 280 2925 135360 23.1199 28.3848 1836.28 837.839 2725.7 2725.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 720 0.001024 4096 120 1400 15336 2.72176 93.2101 123.369 219.347 219.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1710 0.001024 2048 220 275 18072 1.37437 10.8295 52.4984 64.7478 64.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 610 3.2e-05 1024 110 875 446976 72.0859 26.8698 562.426 836.502 1498.1 1498.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 530 0.000256 1024 110 475 47232 7.75005 3.38125 34.175 121.999 167.46 167.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 3.2e-05 512 185 875 221184 62.9508 12.8452 109.099 396.363 581.53 581.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 810 0.000128 2048 180 3075 117504 23.664 14.4271 758.663 417.981 1214.87 1214.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1090 0.000256 512 150 2025 67968 2.73066 1.69456 70.1891 67.8154 142.557 142.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 0.000128 4096 50 1700 149760 28.4241 786.928 838.32 1653.72 1653.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 630 3.2e-05 2048 160 1075 377856 162.443 55.3725 871.12 1658.04 2747.18 2747.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1350 0.000128 4096 280 2925 135360 23.0777 28.3785 1308.81 839.691 2200.03 2200.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 720 0.001024 4096 120 1400 15264 2.71706 67.0207 124.133 193.914 193.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1710 0.001024 2048 220 275 18000 1.37267 7.92774 52.545 61.888 61.9426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 610 3.2e-05 1024 110 875 442368 71.6293 26.5853 398.48 829.192 1326.1 1326.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 530 0.000256 1024 110 475 46080 7.65587 3.33824 24.2561 121.068 156.471 156.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 3.2e-05 512 185 875 245760 63.8409 13.1602 162.664 412.189 652.13 652.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 810 0.000128 2048 180 3075 118400 23.7019 14.4239 1036.47 419.09 1493.82 1493.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1090 0.000256 512 150 2025 68480 2.73376 1.69539 95.1455 68.1709 167.874 167.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 0.000128 4096 50 1700 149920 28.4426 1069.53 838.056 1936.08 1936.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 630 3.2e-05 2048 160 1075 389120 162.295 56.0684 1219.66 1675.24 3113.49 3113.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1350 0.000128 4096 280 2925 135360 23.1 28.3794 1781.81 838.126 2671.49 2671.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 720 0.001024 4096 120 1400 15360 2.72419 90.8097 124.26 217.836 217.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1710 0.001024 2048 220 275 18000 1.36554 10.6053 52.3207 64.3339 64.3925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 610 3.2e-05 1024 110 875 450560 71.9499 26.9218 551.559 837.88 1488.52 1488.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 530 0.000256 1024 110 475 47360 7.65232 3.36755 33.4239 122.818 167.419 167.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 3.2e-05 512 185 875 245760 63.7769 13.1508 115.305 412.29 604.798 604.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 810 0.000128 2048 180 3075 116480 23.5988 14.361 714.911 415.918 1168.92 1169.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1090 0.000256 512 150 2025 67840 2.71216 1.68294 66.609 67.3403 138.476 138.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 0.000128 4096 50 1700 149760 28.4136 747.579 837.642 1613.68 1613.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 630 3.2e-05 2048 160 1075 389120 162.076 55.9688 856.786 1675.66 2750.71 2750.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1350 0.000128 4096 280 2925 135040 23.0332 28.3382 1246.82 837.027 2135.29 2135.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 720 0.001024 4096 120 1400 15200 2.71562 63.443 123.677 189.879 189.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1710 0.001024 2048 220 275 17920 1.36544 7.60618 52.3263 61.3387 61.3947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 610 3.2e-05 1024 110 875 450560 71.7841 26.8898 388.716 837.924 1325.53 1325.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 530 0.000256 1024 110 475 46080 7.77309 3.36832 23.0491 122.832 157.181 157.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 3.2e-05 512 185 875 245760 63.8081 13.149 200.21 412.528 689.97 690.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 810 0.000128 2048 180 3075 118272 23.6305 14.338 1257.22 418.772 1714.1 1714.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1090 0.000256 512 150 2025 68352 2.74278 1.70218 116.458 69.2474 190.277 190.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 0.000128 4096 50 1700 149856 28.4221 1301.1 838.378 2167.95 2168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 630 3.2e-05 2048 160 1075 380928 162.763 55.7124 1451.68 1665.63 3336.01 3336.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1350 0.000128 4096 280 2925 135360 23.0257 28.3359 2166.29 838.489 3056.21 3056.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 720 0.001024 4096 120 1400 15360 2.72797 110.294 124.364 237.427 237.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1710 0.001024 2048 220 275 18048 1.37421 12.8395 55.5872 69.8434 69.8991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 610 3.2e-05 1024 110 875 442368 71.9925 26.7501 658.566 832.902 1590.42 1590.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 530 0.000256 1024 110 475 47616 7.6295 3.36445 40.9372 122.342 174.425 174.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 3.2e-05 512 185 875 196608 65.9017 12.8266 107.231 396.128 582.359 582.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 810 0.000128 2048 180 3075 116736 23.6732 14.4018 832.042 416.994 1287.24 1287.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1090 0.000256 512 150 2025 67584 2.72278 1.68298 77.1787 68.5751 150.29 150.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 0.000128 4096 50 1700 149760 28.4165 872.376 838.419 1739.26 1739.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 630 3.2e-05 2048 160 1075 368640 164.372 55.0482 940.833 1649.96 2810.43 2810.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1350 0.000128 4096 280 2925 135168 23.04 28.332 1454.16 837.93 2343.54 2343.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 720 0.001024 4096 120 1400 15168 2.71946 73.5491 124.838 201.152 201.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1710 0.001024 2048 220 275 17856 1.36349 8.83098 52.2732 62.5106 62.5672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 610 3.2e-05 1024 110 875 430080 72.7122 26.4357 430.902 824.851 1355.11 1355.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 530 0.000256 1024 110 475 46080 7.78214 3.36854 26.7921 122.847 160.944 161.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 3.2e-05 512 185 875 256000 62.816 13.1833 208.375 412.259 696.909 697.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 810 0.000128 2048 180 3075 118400 23.778 14.3748 1264.08 418.769 1721.13 1721.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1090 0.000256 512 150 2025 68800 2.75219 1.69984 117.822 69.5418 191.945 192.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 0.000128 4096 50 1700 149900 28.4385 1314.83 838.083 2181.4 2181.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 630 3.2e-05 2048 160 1075 384000 162.239 55.8469 1469.93 1665.28 3353.53 3353.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1350 0.000128 4096 280 2925 135200 23.2087 28.4173 2177.2 837.444 3066.34 3066.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 720 0.001024 4096 120 1400 15300 2.71974 110.166 124.974 237.903 237.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1710 0.001024 2048 220 275 18000 1.37216 12.9141 52.3763 66.704 66.7627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 610 3.2e-05 1024 110 875 448000 71.6486 26.8234 666.456 832.844 1597.99 1598.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 530 0.000256 1024 110 475 46400 7.77981 3.3751 39.8903 122.287 173.491 173.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 3.2e-05 512 185 875 256000 62.8218 13.1765 139.703 412.702 628.678 628.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 810 0.000128 2048 180 3075 116800 23.7803 14.3562 834.182 417.338 1289.79 1289.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1090 0.000256 512 150 2025 67200 2.74426 1.68902 76.69 67.5269 148.776 148.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 0.000128 4096 50 1700 149800 28.4484 877.965 838.856 1745.31 1745.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 630 3.2e-05 2048 160 1075 371200 163.883 55.3738 949.133 1649.86 2818.47 2818.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1350 0.000128 4096 280 2925 135200 23.1496 28.3933 1460.26 838.765 2350.64 2350.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 720 0.001024 4096 120 1400 15200 2.72051 73.4833 124.088 200.335 200.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1710 0.001024 2048 220 275 17800 1.36173 8.82467 52.1562 62.3852 62.4415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 610 3.2e-05 1024 110 875 435200 72.0622 26.5113 432.713 825.043 1356.54 1356.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 530 0.000256 1024 110 475 44800 7.89469 3.37722 26.4174 120.782 158.629 158.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 3.2e-05 512 185 875 229376 64.0212 13.056 180.003 404.11 661.472 661.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 810 0.000128 2048 180 3075 118272 23.6616 14.3687 1220.37 418.594 1677.13 1677.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1090 0.000256 512 150 2025 68992 2.75053 1.70598 113.217 68.4573 186.266 186.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 0.000128 4096 50 1700 149856 28.4241 1262.95 838.102 2129.52 2129.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 630 3.2e-05 2048 160 1075 387072 162.587 55.9989 1435.52 1673.02 3327.36 3327.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1350 0.000128 4096 280 2925 135296 23.0725 28.3693 2099.76 838.308 2989.59 2989.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 720 0.001024 4096 120 1400 15344 2.72806 107.001 123.259 233.031 233.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1710 0.001024 2048 220 275 18032 1.37619 12.6607 52.5055 66.5844 66.6421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 610 3.2e-05 1024 110 875 444416 72.5992 26.8983 646.207 840.063 1585.99 1586.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 530 0.000256 1024 110 475 46592 7.76909 3.38006 38.8265 122.018 172.154 172.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 3.2e-05 512 185 875 172032 66.2161 12.6376 89.9084 384.936 553.971 554.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 810 0.000128 2048 180 3075 118272 23.63 14.3703 800.568 418.903 1257.6 1257.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1090 0.000256 512 150 2025 68096 2.7233 1.69165 73.9015 68.9132 147.363 147.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 0.000128 4096 50 1700 149632 28.4221 825.997 837.426 1691.89 1691.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 630 3.2e-05 2048 160 1075 372736 163.834 55.45 905.176 1654.12 2778.8 2778.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1350 0.000128 4096 280 2925 134848 23.0118 28.3571 1369.18 837.626 2258.25 2258.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 720 0.001024 4096 120 1400 15232 2.72858 69.2609 125.286 197.32 197.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1710 0.001024 2048 220 275 17920 1.37411 8.0569 52.5032 61.9791 62.0374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 610 3.2e-05 1024 110 875 430080 73.0614 26.6936 407.739 827.275 1334.98 1335.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 530 0.000256 1024 110 475 43008 7.788 3.2976 24.0802 120.468 155.79 155.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 3.2e-05 512 185 875 245760 63.9145 13.168 188.666 412.606 678.628 678.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 810 0.000128 2048 180 3075 118080 23.6864 14.3967 1179.73 417.882 1635.83 1635.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1090 0.000256 512 150 2025 69120 2.74723 1.70602 110.542 68.2036 183.337 183.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 0.000128 4096 50 1700 149880 28.4487 1222.02 838.77 2089.29 2089.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 630 3.2e-05 2048 160 1075 384000 162.996 55.98 1376.48 1670.1 3265.79 3265.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1350 0.000128 4096 280 2925 135120 23.1035 28.3793 2026.83 838.247 2916.64 2916.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 720 0.001024 4096 120 1400 15240 2.71174 102.452 123.784 228.992 229.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1710 0.001024 2048 220 275 18000 1.36938 12.1801 52.4739 66.0643 66.1211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 610 3.2e-05 1024 110 875 445440 72.3126 26.8706 625.843 835.259 1560.51 1560.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 530 0.000256 1024 110 475 46080 7.80182 3.36896 37.2301 122.551 171.109 171.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 3.2e-05 512 185 875 245760 63.8525 13.1596 124.978 412.688 614.948 615.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 810 0.000128 2048 180 3075 117120 23.72 14.3676 774.326 418.182 1230.72 1230.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1090 0.000256 512 150 2025 67200 2.73597 1.69171 71.7589 68.7193 145.041 145.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 0.000128 4096 50 1700 149760 28.4376 807.72 838.744 1674.94 1675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 630 3.2e-05 2048 160 1075 368640 164.482 55.1411 876.525 1650.41 2746.78 2746.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1350 0.000128 4096 280 2925 134880 23.0846 28.3732 1350.34 838.985 2240.86 2240.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 720 0.001024 4096 120 1400 15120 2.71779 67.6634 124.92 195.344 195.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1710 0.001024 2048 220 275 17760 1.36307 7.82275 52.1497 61.3752 61.4359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 610 3.2e-05 1024 110 875 430080 72.7483 26.4711 402.516 828.287 1330.23 1330.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 530 0.000256 1024 110 475 46080 7.80134 3.37856 25.4167 122.92 159.673 159.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 3.2e-05 512 185 875 262144 63.2896 13.3366 192.232 417.755 686.892 687.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 810 0.000128 2048 180 3075 117760 23.6522 14.3322 1123.94 417.893 1579.95 1580.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1090 0.000256 512 150 2025 68608 2.75302 1.70458 105.062 69.364 179.015 179.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 0.000128 4096 50 1700 149760 28.4214 1168.93 837.462 2034.86 2034.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 630 3.2e-05 2048 160 1075 385024 162.643 55.8978 1318.32 1670.06 3207.14 3207.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1350 0.000128 4096 280 2925 135168 23.0529 28.3238 1945.52 837.048 2834.02 2834.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 720 0.001024 4096 120 1400 15232 2.71171 98.218 124.72 225.693 225.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1710 0.001024 2048 220 275 17920 1.36515 11.4695 52.2365 65.1146 65.1694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 610 3.2e-05 1024 110 875 442368 72.6324 26.8223 591.274 835.244 1526.19 1526.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 530 0.000256 1024 110 475 47104 7.84621 3.41101 36.567 124.972 172.953 173.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 3.2e-05 512 185 875 196608 65.9185 12.8308 101.703 396.12 576.847 577.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 810 0.000128 2048 180 3075 116736 23.8237 14.3461 787.205 418.502 1244.01 1244.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1090 0.000256 512 150 2025 67584 2.79053 1.70614 73.1448 68.3669 146.143 146.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 0.000128 4096 50 1700 149504 28.4258 832.236 837.303 1698.01 1698.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 630 3.2e-05 2048 160 1075 376832 165.822 55.9827 912.472 1671.46 2805.95 2806.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1350 0.000128 4096 280 2925 134656 23.0689 28.322 1383.78 837.76 2273.01 2273.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 720 0.001024 4096 120 1400 15104 2.71635 69.3919 123.65 195.799 195.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1710 0.001024 2048 220 275 17664 1.35782 8.39766 51.9288 61.7272 61.7853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 610 3.2e-05 1024 110 875 442368 72.6191 26.8251 416.351 835.935 1351.94 1352.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 530 0.000256 1024 110 475 45056 8.01581 3.40992 24.9136 123.31 159.807 159.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 3.2e-05 512 185 864 245760 65.2203 13.3332 129.158 418.103 626.086 626.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 810 0.000128 2048 180 3072 119040 23.5993 14.3894 826.787 419.405 1284.31 1284.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1090 0.000256 512 150 2048 69120 2.75286 1.70774 76.949 70.3183 151.857 151.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1020 0.000128 4096 50 1728 149856 28.4281 866.928 838.814 1734.21 1734.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 630 3.2e-05 2048 160 1088 395264 160.821 56.0553 1105.13 1676.92 2999.16 2999.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1350 0.000128 4096 280 2912 135360 23.0543 28.3257 1423.61 838.722 2313.78 2313.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 720 0.001024 4096 120 1408 15392 2.72589 72.3231 125.26 200.351 200.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1710 0.001024 2048 220 256 18208 1.37648 7.73731 52.693 61.8477 61.9086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 610 3.2e-05 1024 110 864 446464 72.5196 26.8758 439.635 838.65 1377.9 1378.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 530 0.000256 1024 110 480 49664 7.64278 3.42042 47.0578 124.601 182.882 183.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 3.2e-05 512 185 864 245760 65.2817 13.3429 83.8522 417.718 580.474 580.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 810 0.000128 2048 180 3072 118784 23.6659 14.3392 531.782 419.164 989.078 989.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1090 0.000256 512 150 2048 68608 2.75181 1.70285 49.414 68.5831 122.58 122.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1020 0.000128 4096 50 1728 149824 28.4221 557.167 838.007 1423.64 1423.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 630 3.2e-05 2048 160 1088 393216 161.472 55.9227 1789 1669.89 3676.52 3676.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1350 0.000128 4096 280 2912 135296 23.0969 28.3447 912.381 838.109 1802.01 1802.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 720 0.001024 4096 120 1408 15360 2.72906 46.5223 125.186 174.479 174.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1710 0.001024 2048 220 256 18176 1.37421 5.15478 52.4964 59.0666 59.1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 610 3.2e-05 1024 110 864 442368 72.6689 26.8202 284.635 835.149 1219.49 1219.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 530 0.000256 1024 110 480 49152 7.69846 3.40989 47.2271 123.803 182.293 182.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 3.2e-05 512 185 864 245760 65.6419 13.402 132.751 419.475 631.552 631.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 810 0.000128 2048 180 3072 119040 23.7346 14.4506 844.562 419.427 1302.31 1302.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1090 0.000256 512 150 2048 69120 2.76918 1.71149 78.9798 69.3473 152.935 153.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1020 0.000128 4096 50 1728 149840 28.4039 883.678 838.742 1750.87 1750.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 630 3.2e-05 2048 160 1088 396800 160.496 56.2015 1015.34 1676.91 2909.17 2909.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1350 0.000128 4096 280 2912 135360 23.1752 28.3958 1452.68 838.755 2343.09 2343.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 720 0.001024 4096 120 1408 15400 2.73126 74.2979 125.779 202.85 202.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1710 0.001024 2048 220 256 18200 1.37466 7.98291 52.5476 61.9476 62.0037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 610 3.2e-05 1024 110 864 445440 72.8442 26.9435 443.413 838.664 1382.08 1382.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 530 0.000256 1024 110 480 49920 7.68944 3.4233 50.3127 123.64 185.222 185.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 3.2e-05 512 185 864 225280 66.5645 13.1564 78.6988 412.547 571.239 571.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 810 0.000128 2048 180 3072 119040 23.6723 14.3549 543.748 419.442 1001.36 1001.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1090 0.000256 512 150 2048 68480 2.73546 1.69984 50.5648 69.3778 124.509 124.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1020 0.000128 4096 50 1728 149760 28.4013 568.621 838.557 1435.63 1435.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 630 3.2e-05 2048 160 1088 394240 161.252 56.0404 805.318 1677.34 2700.18 2700.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1350 0.000128 4096 280 2912 135360 23.0868 28.3914 932.186 838.697 1822.44 1822.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 720 0.001024 4096 120 1408 15360 2.73645 47.5914 125.85 176.22 176.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1710 0.001024 2048 220 256 18160 1.37594 5.23178 52.5364 59.1864 59.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 610 3.2e-05 1024 110 864 445440 72.6154 26.9148 285.54 838.595 1223.88 1224.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 530 0.000256 1024 110 480 48640 7.5784 3.37091 47.0295 123.873 182.027 182.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 3.2e-05 512 185 864 233472 65.4487 13.1543 137.15 416.171 632.201 632.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 810 0.000128 2048 180 3072 118656 23.6467 14.4314 913.669 422.451 1374.33 1374.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1090 0.000256 512 150 2048 69120 2.75069 1.70646 85.5743 69.0625 159.224 159.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 0.000128 4096 50 1728 149856 28.415 959.377 846.135 1833.97 1834.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 630 3.2e-05 2048 160 1088 393216 160.852 56.0204 1090.9 1688.67 2996.66 2996.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1350 0.000128 4096 280 2912 135360 23.0848 28.3753 1573.2 846.198 2470.93 2471.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 720 0.001024 4096 120 1408 15360 2.72259 80.4147 125.517 208.698 208.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1710 0.001024 2048 220 256 18192 1.37802 8.6976 52.9991 63.118 63.1742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 610 3.2e-05 1024 110 864 445440 72.4179 26.8943 478.675 844.488 1422.69 1422.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 530 0.000256 1024 110 480 49152 7.62842 3.40099 31.047 124.735 166.967 167.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 3.2e-05 512 185 864 221184 66.9707 13.1377 84.2419 412.25 576.874 577.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 810 0.000128 2048 180 3072 118272 23.6415 14.4835 583.353 418.497 1040.11 1040.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1090 0.000256 512 150 2048 68352 2.74314 1.69984 55.0262 69.0955 128.686 128.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1020 0.000128 4096 50 1728 149760 28.4024 612.102 837.844 1478.39 1478.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 630 3.2e-05 2048 160 1088 387072 160.953 55.6925 688.768 1664.51 2570.14 2570.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1350 0.000128 4096 280 2912 135168 23.0495 28.3482 999.278 837.837 1888.59 1888.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 720 0.001024 4096 120 1408 15264 2.71334 51.0751 124.019 177.85 177.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1710 0.001024 2048 220 256 18144 1.37165 5.7776 52.4967 59.689 59.7463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 610 3.2e-05 1024 110 864 442368 72.0014 26.7267 307.523 832.455 1238.92 1239.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 530 0.000256 1024 110 480 47616 7.63018 3.36317 19.7449 121.744 152.635 152.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 3.2e-05 512 185 864 243712 64.5249 13.21 140.5 413.988 632.496 632.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 810 0.000128 2048 180 3072 118720 23.7228 14.4258 900.059 418.78 1357.12 1357.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1090 0.000256 512 150 2048 68992 2.75667 1.70765 84.0746 69.7868 158.456 158.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 0.000128 4096 50 1728 149800 28.4066 941.988 838.619 1809.06 1809.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 630 3.2e-05 2048 160 1088 394240 160.696 56.0224 1080.8 1674.29 2972.02 2972.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1350 0.000128 4096 280 2912 135296 23.1484 28.3861 1542.47 840.286 2434.36 2434.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 720 0.001024 4096 120 1408 15344 2.7224 78.8849 124.517 206.172 206.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1710 0.001024 2048 220 256 18144 1.37011 8.64048 52.439 62.4909 62.5484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 610 3.2e-05 1024 110 864 444416 72.7602 26.9209 473.655 837.398 1410.95 1411.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 530 0.000256 1024 110 480 50176 7.6153 3.4121 31.5089 124.392 167.084 167.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 3.2e-05 512 185 864 229376 64.0501 13.057 85.0334 404.405 566.826 567.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 810 0.000128 2048 180 3072 118272 23.671 14.3572 573.74 418.99 1030.89 1031.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1090 0.000256 512 150 2048 68992 2.75328 1.70931 54.2548 69.5904 128.436 128.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 0.000128 4096 50 1728 149744 28.4017 603.042 838.637 1470.13 1470.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 630 3.2e-05 2048 160 1088 394240 160.376 55.9883 698.751 1674.36 2589.7 2589.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1350 0.000128 4096 280 2912 135296 23.1014 28.3935 990.479 840.015 1882.07 1882.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 720 0.001024 4096 120 1408 15232 2.71968 50.2164 125.098 178.078 178.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1710 0.001024 2048 220 256 18032 1.368 5.49949 52.2916 59.2033 59.2609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 610 3.2e-05 1024 110 864 444416 72.5757 26.8975 303.043 837.369 1240.1 1240.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 530 0.000256 1024 110 480 48384 7.61472 3.37472 20.0417 122.6 153.789 153.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 3.2e-05 512 185 864 215040 65.8397 13.0724 66.3533 404.448 549.984 550.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 810 0.000128 2048 180 3072 118272 23.7388 14.3749 470.104 419.08 927.426 927.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1090 0.000256 512 150 2048 68544 2.77696 1.71034 44.6627 68.4869 117.767 117.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1020 0.000128 4096 50 1728 149688 28.4091 495.921 838.63 1363 1363.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 630 3.2e-05 2048 160 1088 387072 162.679 56.1705 567.343 1674.52 2460.94 2461.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1350 0.000128 4096 280 2912 135072 23.1378 28.3817 814.185 838.061 1703.84 1703.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 720 0.001024 4096 120 1408 15120 2.70813 41.1972 123.222 167.17 167.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1710 0.001024 2048 220 256 17976 1.36035 4.6224 52.2879 58.3162 58.3741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 610 3.2e-05 1024 110 864 440832 73.3737 27.0541 247.393 837.406 1185.45 1185.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 530 0.000256 1024 110 480 48384 7.82211 3.42205 49.3023 123.964 184.673 184.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 3.2e-05 512 185 864 245760 65.2511 13.343 141.114 418.071 638.053 638.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 810 0.000128 2048 180 3072 118784 23.6426 14.417 901.345 419.445 1358.97 1359.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1090 0.000256 512 150 2048 68608 2.74928 1.70189 80.9633 69.6523 155.197 155.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 0.000128 4096 50 1728 149824 28.4239 950.588 838.709 1817.77 1817.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 630 3.2e-05 2048 160 1088 393216 160.426 55.8511 1100.81 1671.94 2989.25 2989.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1350 0.000128 4096 280 2912 135296 23.0793 28.3365 1572.08 838.717 2462.29 2462.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 720 0.001024 4096 120 1408 15360 2.72899 79.4282 124.669 206.87 206.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1710 0.001024 2048 220 256 18176 1.3727 8.78726 52.5519 62.7535 62.8118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 610 3.2e-05 1024 110 864 442368 72.6286 26.8192 476.59 835.752 1412 1412.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 530 0.000256 1024 110 480 49152 7.65805 3.40643 31.3943 122.893 165.511 165.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 3.2e-05 512 185 864 229376 67.3222 13.3504 87.4229 417.732 586.098 586.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 810 0.000128 2048 180 3072 117760 23.6552 14.5224 591.843 417.859 1048.01 1048.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1090 0.000256 512 150 2048 68608 2.75107 1.70614 52.1331 68.3912 125.11 125.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 0.000128 4096 50 1728 149760 28.4303 638.826 837.955 1505.26 1505.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 630 3.2e-05 2048 160 1088 393216 160.285 55.9618 738.565 1670.59 2625.65 2625.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1350 0.000128 4096 280 2912 134912 23.0689 28.3237 1059.86 836.912 1948.24 1948.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 720 0.001024 4096 120 1408 15232 2.71946 53.0614 123.918 179.74 179.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1710 0.001024 2048 220 256 18048 1.36931 5.99453 52.3224 59.729 59.7869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 610 3.2e-05 1024 110 864 442368 72.6442 26.831 318.554 835.212 1253.46 1253.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 530 0.000256 1024 110 480 49152 7.67987 3.41507 21.6518 124.045 156.947 157.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 3.2e-05 512 185 864 196608 65.948 12.8297 62.9962 395.84 537.889 538.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 810 0.000128 2048 180 3072 116736 23.6683 14.3673 492.268 416.695 947.13 947.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1090 0.000256 512 150 2048 67584 2.72435 1.6855 43.3911 68.8273 116.759 116.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 0.000128 4096 50 1728 149568 28.414 527.899 837.338 1393.69 1393.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 630 3.2e-05 2048 160 1088 380928 160.32 55.0941 600.573 1648.3 2464.52 2464.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1350 0.000128 4096 280 2912 134784 23.0393 28.3177 872.78 837.402 1761.61 1761.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 720 0.001024 4096 120 1408 15168 2.71558 44.2079 124.889 171.857 171.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1710 0.001024 2048 220 256 18048 1.37187 5.23046 52.4953 59.141 59.1954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 610 3.2e-05 1024 110 864 430080 72.7572 26.4413 259.072 824.303 1182.79 1182.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 530 0.000256 1024 110 480 46080 7.79002 3.37302 17.4722 122.859 151.653 151.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 3.2e-05 512 185 864 221184 66.08 13.0753 184.563 408.5 672.499 672.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 810 0.000128 2048 180 3072 118656 23.7132 14.3585 1299.65 419.344 1757.2 1757.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1090 0.000256 512 150 2048 68544 2.7567 1.7079 120.803 69.4192 194.818 194.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 0.000128 4096 50 1728 149832 28.4293 1358.2 838.896 2225.58 2225.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 630 3.2e-05 2048 160 1088 391680 160.922 55.98 1544.88 1670.13 3432.15 3432.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1350 0.000128 4096 280 2912 135216 23.1104 28.3794 2214.45 838.694 3104.71 3104.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 720 0.001024 4096 120 1408 15336 2.72384 113.735 124.26 240.762 240.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1710 0.001024 2048 220 256 18144 1.36627 12.2921 52.4955 66.1986 66.2585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 610 3.2e-05 1024 110 864 442368 72.6714 26.8677 675.534 835.177 1610.47 1610.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 530 0.000256 1024 110 480 48384 7.65885 3.38534 43.7918 121.964 176.96 177.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 3.2e-05 512 185 864 184320 67.4091 12.8447 99.7546 395.884 576.169 576.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 810 0.000128 2048 180 3072 117504 23.6528 14.3503 811.145 417.668 1266.94 1267.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1090 0.000256 512 150 2048 67968 2.73616 1.69824 77.9385 68.8022 151.31 151.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 0.000128 4096 50 1728 149760 28.4182 865.078 838.244 1731.78 1731.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 630 3.2e-05 2048 160 1088 387072 159.681 55.4662 958.449 1657.3 2831.12 2831.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1350 0.000128 4096 280 2912 135072 23.0858 28.3667 1421.47 838.242 2311.24 2311.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 720 0.001024 4096 120 1408 15264 2.71997 73.1481 125.235 201.147 201.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1710 0.001024 2048 220 256 18000 1.36547 7.81926 52.2465 61.4745 61.5326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 610 3.2e-05 1024 110 864 433152 72.8848 26.5837 425.357 828.453 1353.49 1353.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 530 0.000256 1024 110 480 46080 7.66253 3.33869 27.1719 122.049 160.377 160.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 3.2e-05 512 185 864 221184 66.1056 13.0785 99.4778 408.274 587.207 587.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 810 0.000128 2048 180 3072 117504 23.749 14.4007 672.906 417.86 1129.05 1129.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1090 0.000256 512 150 2048 67392 2.7927 1.70752 64.0461 68.1762 136.861 136.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 0.000128 4096 50 1728 149688 28.416 708.861 838.235 1575.56 1575.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 630 3.2e-05 2048 160 1088 387072 162.137 56.0087 792.864 1669.83 2681.07 2681.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1350 0.000128 4096 280 2912 134784 23.1208 28.3947 1157.02 837.832 2046.44 2046.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 720 0.001024 4096 120 1408 15120 2.71878 59.6764 122.751 185.188 185.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1710 0.001024 2048 220 256 17928 1.36778 6.53722 52.2476 60.1944 60.2526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 610 3.2e-05 1024 110 864 442368 72.7206 26.8739 361.342 834.701 1295.85 1296.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 530 0.000256 1024 110 480 44928 7.79005 3.34656 22.062 120.544 153.897 154.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 3.2e-05 512 185 864 225280 66.5238 13.1666 177.225 412.636 669.836 670.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 810 0.000128 2048 180 3072 119040 23.6682 14.3547 1217.77 419.539 1675.47 1675.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1090 0.000256 512 150 2048 68480 2.73571 1.6975 114.091 69.2388 187.892 188.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 0.000128 4096 50 1728 149760 28.4056 1274.94 838.562 2141.95 2142.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 630 3.2e-05 2048 160 1088 394240 160.878 56.0626 1452.5 1677.05 3346.72 3346.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1350 0.000128 4096 280 2912 135360 23.0871 28.3791 2091.53 839.158 2982.23 2982.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 720 0.001024 4096 120 1408 15360 2.73427 107.252 124.438 234.471 234.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1710 0.001024 2048 220 256 18160 1.37216 11.5157 52.5474 65.4787 65.5381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 610 3.2e-05 1024 110 864 445440 72.5619 26.921 638.332 838.628 1576.66 1576.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 530 0.000256 1024 110 480 48640 7.5537 3.36691 41.0272 122.823 174.929 175.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 3.2e-05 512 185 864 204800 68.8449 13.1397 108.327 412.218 602.803 603.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 810 0.000128 2048 180 3072 117760 23.5139 14.3198 810.749 415.833 1264.55 1264.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1090 0.000256 512 150 2048 67840 2.71392 1.68346 75.354 67.2713 147.156 147.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 0.000128 4096 50 1728 149600 28.4123 858.541 837.164 1724.17 1724.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 630 3.2e-05 2048 160 1088 389120 162.004 55.988 962.283 1675.82 2856.31 2856.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1350 0.000128 4096 280 2912 135040 23.0366 28.3382 1399.66 836.638 2287.75 2287.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 720 0.001024 4096 120 1408 15200 2.71558 71.2776 123.772 197.807 197.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1710 0.001024 2048 220 256 18080 1.37485 7.99949 52.4844 61.9014 61.9582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 610 3.2e-05 1024 110 864 440320 73.3268 26.8855 420.691 837.764 1358.88 1359.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 530 0.000256 1024 110 480 48640 7.55344 3.36282 27.806 122.806 161.683 161.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 3.2e-05 512 185 864 184320 71.3339 13.1605 82.3788 412.691 579.846 580.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 810 0.000128 2048 180 3072 117120 23.7404 14.3563 673.689 418.197 1130.12 1130.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1090 0.000256 512 150 2048 67200 2.73478 1.69146 63.054 68.6625 136.278 136.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 0.000128 4096 50 1728 149520 28.4166 720.263 838.017 1586.74 1586.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 630 3.2e-05 2048 160 1088 384000 159.35 55.1189 795.499 1650.23 2660.43 2660.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1350 0.000128 4096 280 2912 134880 23.0759 28.3796 1175.9 838.797 2066.23 2066.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 720 0.001024 4096 120 1408 15120 2.71728 59.7258 125.053 187.541 187.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1710 0.001024 2048 220 256 18000 1.37526 6.58432 52.5413 60.5464 60.6043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 610 3.2e-05 1024 110 864 430080 72.7072 26.4724 346.139 826.747 1272.28 1272.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 530 0.000256 1024 110 480 46080 7.80307 3.3792 22.3265 121.322 154.985 155.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 3.2e-05 512 185 864 221184 66.9752 13.142 165.514 412.141 658.044 658.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 810 0.000128 2048 180 3072 118272 23.6254 14.3319 1146.59 418.389 1603.07 1603.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1090 0.000256 512 150 2048 68352 2.74086 1.69946 107.39 69.1981 181.159 181.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 0.000128 4096 50 1728 149760 28.4142 1201.74 837.627 2067.83 2067.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 630 3.2e-05 2048 160 1088 387072 161.02 55.6016 1353.01 1664.08 3233.94 3234.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1350 0.000128 4096 280 2912 135168 23.0295 28.3412 1962.45 837.781 2851.68 2851.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 720 0.001024 4096 120 1408 15264 2.71664 100.45 124.936 228.146 228.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1710 0.001024 2048 220 256 18144 1.37149 11.1372 52.4834 65.0356 65.0923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 610 3.2e-05 1024 110 864 442368 72.0174 26.7225 604.744 832.138 1535.84 1536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 530 0.000256 1024 110 480 47616 7.62656 3.36611 38.2707 123.312 172.731 172.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 3.2e-05 512 185 864 196608 65.9021 12.8308 96.0697 395.793 570.87 571.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 810 0.000128 2048 180 3072 116736 23.679 14.3229 734.549 416.628 1189.31 1189.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1090 0.000256 512 150 2048 67584 2.72576 1.6855 69.9773 68.4649 142.986 143.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 0.000128 4096 50 1728 149568 28.4247 774.729 837.297 1640.5 1640.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 630 3.2e-05 2048 160 1088 380928 160.222 55.0994 860.848 1648.07 2724.46 2724.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1350 0.000128 4096 280 2912 134784 23.0484 28.3617 1271.67 837.207 2160.36 2160.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 720 0.001024 4096 120 1408 15168 2.7113 65.5943 124.871 193.22 193.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1710 0.001024 2048 220 256 18048 1.37219 7.5223 52.4882 61.4259 61.4817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 610 3.2e-05 1024 110 864 430080 72.6808 26.4432 379.92 824.302 1303.55 1303.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 530 0.000256 1024 110 480 46080 7.78493 3.36717 24.8149 122.947 159.069 159.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 3.2e-05 512 185 864 147456 72.0994 12.8222 62.7657 395.963 543.925 544.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 810 0.000128 2048 180 3072 115200 23.6592 14.3341 631.402 414.945 1084.47 1084.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1090 0.000256 512 150 2048 66816 2.70659 1.67354 59.586 66.796 130.897 131.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 0.000128 4096 50 1728 149472 28.4058 677.828 837.445 1543.73 1543.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 630 3.2e-05 2048 160 1088 368640 161.361 54.7555 727.854 1632.32 2576.53 2576.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1350 0.000128 4096 280 2912 134208 23.0064 28.32 1099.19 835.894 1986.48 1986.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 720 0.001024 4096 120 1408 14976 2.7073 55.9303 123.286 181.964 182.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1710 0.001024 2048 220 256 17856 1.36579 6.58669 52.2445 60.2387 60.2957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 610 3.2e-05 1024 110 864 423936 72.2425 26.23 326.379 816.343 1241.41 1241.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 530 0.000256 1024 110 480 41472 7.70128 3.24384 19.4139 116.531 147.042 147.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 3.2e-05 512 185 864 230400 65.8839 13.18 169.535 412.641 661.517 661.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 810 0.000128 2048 180 3072 118400 23.7811 14.442 1129.24 419.153 1586.74 1586.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1090 0.000256 512 150 2048 68800 2.75152 1.70547 106.646 68.2115 179.449 179.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 0.000128 4096 50 1728 149800 28.3768 1187.31 838.887 2054.62 2054.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 630 3.2e-05 2048 160 1088 390400 160.734 55.8981 1340.7 1666.91 3224.48 3224.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1350 0.000128 4096 280 2912 135200 23.2109 28.4113 1937.66 839.802 2829.16 2829.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 720 0.001024 4096 120 1408 15300 2.72538 99.1369 124.151 226.057 226.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1710 0.001024 2048 220 256 18100 1.37389 10.915 52.4391 64.7732 64.8305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 610 3.2e-05 1024 110 864 441600 72.4998 26.8224 590.732 833.619 1523.89 1524.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 530 0.000256 1024 110 480 48000 7.62077 3.37142 38.0549 121.335 170.54 170.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 3.2e-05 512 185 864 204800 69.03 13.259 104.919 412.717 600.202 600.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 810 0.000128 2048 180 3072 116800 23.7908 14.354 773.191 417.277 1228.74 1228.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1090 0.000256 512 150 2048 67200 2.74893 1.69165 72.9049 68.528 146.004 146.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 0.000128 4096 50 1728 149600 28.4178 825.774 838.336 1692.57 1692.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 630 3.2e-05 2048 160 1088 384000 159.702 55.3588 919.017 1649.89 2784.19 2784.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1350 0.000128 4096 280 2912 135200 23.1476 28.3955 1364.92 839.748 2256.29 2256.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 720 0.001024 4096 120 1408 15200 2.7193 69.4682 125.28 197.512 197.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1710 0.001024 2048 220 256 18000 1.37347 7.5887 52.439 61.4425 61.4974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 610 3.2e-05 1024 110 864 435200 72.088 26.4989 407.594 825.055 1331.45 1331.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 530 0.000256 1024 110 480 48000 7.64109 3.37715 27.1124 122.878 161.164 161.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 3.2e-05 512 185 864 230400 65.9244 13.1825 98.8524 412.78 591.013 591.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 810 0.000128 2048 180 3072 115200 23.6583 14.2991 634.81 413.245 1086.14 1086.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1090 0.000256 512 150 2048 67200 2.76269 1.69165 60.6636 68.1228 133.376 133.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1020 0.000128 4096 50 1728 149400 28.3996 685.245 837.806 1551.49 1551.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 630 3.2e-05 2048 160 1088 384000 159.685 55.1969 762.298 1650.15 2627.56 2627.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1350 0.000128 4096 280 2912 134400 23.1749 28.3996 1118.11 836.047 2005.81 2005.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 720 0.001024 4096 120 1408 15000 2.71366 57.0388 124.514 184.309 184.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1710 0.001024 2048 220 256 17700 1.35373 6.12592 51.9037 59.4269 59.4842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 610 3.2e-05 1024 110 864 422400 74.1635 26.5168 327.161 825.247 1253.31 1253.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 530 0.000256 1024 110 480 48000 7.66403 3.38259 23.1086 121.422 155.736 155.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 3.2e-05 512 185 864 229376 63.9993 13.0592 163.235 404.36 644.939 645.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 810 0.000128 2048 180 3072 118272 23.67 14.3688 1099.27 418.884 1556.33 1556.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1090 0.000256 512 150 2048 68992 2.75011 1.70422 104.03 68.4584 177.077 177.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 0.000128 4096 50 1728 149744 28.3949 1158.28 838.562 2025.29 2025.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 630 3.2e-05 2048 160 1088 394240 160.384 56.0722 1322.39 1674.88 3213.97 3214.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1350 0.000128 4096 280 2912 135296 23.0825 28.3832 1896.18 838.907 2786.63 2786.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 720 0.001024 4096 120 1408 15232 2.71626 96.6144 122.861 222.236 222.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1710 0.001024 2048 220 256 18032 1.36787 10.3383 52.281 64.0292 64.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 610 3.2e-05 1024 110 864 444416 72.6413 26.9066 580.9 837.206 1517.88 1518.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 530 0.000256 1024 110 480 48384 7.60685 3.3833 37.4999 122.028 170.672 170.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 3.2e-05 512 185 864 172032 66.2285 12.6356 85.473 384.932 549.547 549.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 810 0.000128 2048 180 3072 118272 23.6349 14.3346 764.099 418.897 1221.1 1221.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1090 0.000256 512 150 2048 68096 2.73056 1.69008 71.756 67.7989 144.111 144.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 0.000128 4096 50 1728 149632 28.4183 807.523 837.968 1673.96 1674.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 630 3.2e-05 2048 160 1088 387072 159.103 55.2612 903.59 1654.11 2772.29 2772.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1350 0.000128 4096 280 2912 134848 23.0207 28.3275 1318.84 837.79 2208.05 2208.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 720 0.001024 4096 120 1408 15008 2.70157 67.0103 123.174 192.929 192.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1710 0.001024 2048 220 256 17920 1.36333 7.59469 52.2448 61.2454 61.3024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 610 3.2e-05 1024 110 864 430080 73.0355 26.5236 389.089 827.242 1316.1 1316.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 530 0.000256 1024 110 480 46592 7.50733 3.44662 25.2492 119.412 155.765 155.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 3.2e-05 512 185 864 172032 71.1096 13.0582 71.5233 404.166 560.144 560.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 810 0.000128 2048 180 3072 118272 23.7178 14.3541 631.967 419.132 1089.3 1089.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1090 0.000256 512 150 2048 64512 2.72285 1.66109 56.5422 65.7388 126.798 126.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1020 0.000128 4096 50 1728 149520 28.4087 661.677 837.833 1527.96 1528.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 630 3.2e-05 2048 160 1088 387072 162.582 56.1307 743.324 1673.73 2635.99 2636.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1350 0.000128 4096 280 2912 135072 23.0793 28.3738 1084.41 838.079 1974.02 1974.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 720 0.001024 4096 120 1408 14784 2.68848 54.3114 123.255 180.299 180.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1710 0.001024 2048 220 256 17808 1.36416 6.54893 52.2339 60.1933 60.2495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 610 3.2e-05 1024 110 864 430080 75.0663 26.9128 322.629 836.949 1261.77 1261.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 530 0.000256 1024 110 480 43008 7.83574 3.31062 20.0348 119.304 150.641 150.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 3.2e-05 512 185 864 215040 67.7957 13.1727 149.024 412.522 642.788 642.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 810 0.000128 2048 180 3072 118080 23.6873 14.3823 1068.3 417.783 1524.29 1524.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1090 0.000256 512 150 2048 68160 2.76685 1.7056 99.4259 68.0708 172.101 172.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 0.000128 4096 50 1728 149760 28.4093 1146.5 838.667 2013.62 2013.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 630 3.2e-05 2048 160 1088 391680 160.902 55.9653 1286.89 1669.7 3173.68 3173.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1350 0.000128 4096 280 2912 135120 23.1137 28.3738 1867.91 838.097 2757.58 2757.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 720 0.001024 4096 120 1408 15240 2.71562 94.5111 123.893 221.162 221.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1710 0.001024 2048 220 256 18120 1.37197 10.2291 52.5265 64.1712 64.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 610 3.2e-05 1024 110 864 437760 73.4869 26.8703 554.598 834.96 1490.12 1490.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 530 0.000256 1024 110 480 48000 7.61939 3.3728 36.3987 121.478 169.021 169.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 3.2e-05 512 185 864 184320 71.3407 13.1661 92.382 412.238 589.404 589.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 810 0.000128 2048 180 3072 117120 23.7331 14.382 763.396 417.741 1219.39 1219.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1090 0.000256 512 150 2048 67200 2.74045 1.6896 71.0092 67.5509 143.123 143.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 0.000128 4096 50 1728 149520 28.412 807.055 837.104 1672.62 1672.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 630 3.2e-05 2048 160 1088 384000 159.389 55.1276 902.124 1647.99 2764.86 2765.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1350 0.000128 4096 280 2912 134880 23.0817 28.3761 1317.89 837.878 2207.31 2207.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 720 0.001024 4096 120 1408 15120 2.7177 66.9655 123.887 193.612 193.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1710 0.001024 2048 220 256 18000 1.37158 7.38838 52.4832 61.2859 61.3442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 610 3.2e-05 1024 110 864 430080 72.7252 26.468 392.536 824.216 1316.16 1316.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 530 0.000256 1024 110 480 46080 7.79869 3.3751 25.3429 107.213 143.884 144.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 3.2e-05 512 185 864 92160 72.6239 11.9111 38.8609 371.294 494.963 495.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 810 0.000128 2048 180 3072 118080 23.7631 14.375 640.366 418.225 1096.86 1096.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1090 0.000256 512 150 2048 66240 2.82957 1.71357 59.0164 68.6783 132.369 132.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 0.000128 4096 50 1728 149400 28.4097 679.158 837.461 1545.07 1545.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 630 3.2e-05 2048 160 1088 391680 161.081 56.0841 766.641 1669.58 2653.61 2653.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1350 0.000128 4096 280 2912 134640 23.1566 28.3919 1107.13 836.293 1995.05 1995.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 720 0.001024 4096 120 1408 14760 2.69232 54.8179 122.455 180.009 180.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1710 0.001024 2048 220 256 17640 1.35194 6.16573 51.8602 59.4212 59.4779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 610 3.2e-05 1024 110 864 437760 73.54 26.8843 334.764 834.892 1270.3 1270.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 530 0.000256 1024 110 480 46080 7.53728 3.29306 21.8303 120.247 153.063 153.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 3.2e-05 512 185 864 229376 67.3253 13.3417 161.306 417.719 659.963 660.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 810 0.000128 2048 180 3072 117760 23.6644 14.3431 1078.96 417.84 1534.94 1535.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1090 0.000256 512 150 2048 68608 2.7513 1.70595 101.771 68.2561 174.621 174.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 0.000128 4096 50 1728 149760 28.4262 1138.18 838.071 2004.73 2004.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 630 3.2e-05 2048 160 1088 393216 160.353 55.8816 1298.73 1669.88 3185.07 3185.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1350 0.000128 4096 280 2912 134912 23.0461 28.3311 1854.78 837.063 2743.29 2743.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 720 0.001024 4096 120 1408 15232 2.7168 94.5781 123.781 221.118 221.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1710 0.001024 2048 220 256 18048 1.36547 10.3961 52.3207 64.125 64.1843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 610 3.2e-05 1024 110 864 442368 72.6338 26.8227 569.501 847.139 1516.32 1516.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 530 0.000256 1024 110 480 49152 7.68294 3.40758 37.1616 122.858 171.266 171.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 3.2e-05 512 185 864 196608 65.9386 12.8284 94.3604 395.943 569.351 569.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 810 0.000128 2048 180 3072 116736 23.8024 14.3897 723.028 418.306 1179.66 1179.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1090 0.000256 512 150 2048 67584 2.78301 1.70672 68.3233 69.3316 142.277 142.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 0.000128 4096 50 1728 149504 28.412 765.603 837.452 1631.51 1631.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 630 3.2e-05 2048 160 1088 393216 160.314 55.872 877.015 1670.72 2764.14 2764.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1350 0.000128 4096 280 2912 134656 23.0615 28.317 1251.87 836.433 2139.76 2139.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 720 0.001024 4096 120 1408 15104 2.71565 63.9878 124.787 191.534 191.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1710 0.001024 2048 220 256 17920 1.36602 7.41539 52.3427 61.1671 61.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 610 3.2e-05 1024 110 864 442368 72.6216 26.8632 385.398 835.61 1320.71 1320.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 530 0.000256 1024 110 480 49152 7.69856 3.41155 25.5979 124.724 161.586 161.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 3.2e-05 512 185 864 196608 65.9511 12.8369 84.6139 396.032 559.711 559.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 810 0.000128 2048 180 3072 113664 23.6854 14.2636 638.389 413.146 1089.62 1089.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1090 0.000256 512 150 2048 67584 2.74634 1.68934 61.3828 67.1201 133.073 133.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 0.000128 4096 50 1728 149376 28.4207 704.547 837.444 1570.46 1570.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 630 3.2e-05 2048 160 1088 368640 164.396 55.1006 746.953 1649.05 2615.72 2615.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1350 0.000128 4096 280 2912 133632 23.0625 28.302 1140.02 834.349 2025.81 2025.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 720 0.001024 4096 120 1408 14976 2.72045 58.5841 123.655 185.004 185.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1710 0.001024 2048 220 256 17664 1.36365 6.72154 51.9917 60.1188 60.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 610 3.2e-05 1024 110 864 417792 74.7454 26.4419 327.817 824.815 1254.03 1254.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 530 0.000256 1024 110 480 43008 7.61187 3.25366 20.5066 117.352 148.878 149.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 3.2e-05 512 185 880 262144 63.263 13.3389 142.197 417.687 636.764 636.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 810 0.000128 2048 180 3080 119040 23.6209 14.3442 842.74 419.132 1299.97 1300.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1090 0.000256 512 150 2040 69120 2.74912 1.7047 78.3059 69.21 152.097 152.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1020 0.000128 4096 50 1720 149888 28.4486 876.558 838.51 1743.56 1743.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 630 3.2e-05 2048 160 1080 391168 161.915 55.993 1133.59 1675.25 3026.98 3027.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1350 0.000128 4096 280 2920 135488 23.0572 28.3442 1448.05 837.936 2337.46 2337.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 720 0.001024 4096 120 1400 15424 2.73613 73.7055 125.293 201.776 201.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1710 0.001024 2048 220 280 18080 1.37389 8.68147 52.4776 62.5764 62.6319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 610 3.2e-05 1024 110 880 444416 72.8093 26.8798 448.388 837.735 1386.04 1386.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 530 0.000256 1024 110 480 48640 7.73443 3.40912 46.2092 123.31 180.831 180.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 3.2e-05 512 185 880 262144 63.2912 13.3408 91.4676 417.718 586.096 586.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 810 0.000128 2048 180 3080 118784 23.662 14.3914 541.093 419.093 998.37 998.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1090 0.000256 512 150 2040 68608 2.75251 1.7041 50.2531 69.7101 124.547 124.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1020 0.000128 4096 50 1720 149824 28.412 563.118 837.833 1429.41 1429.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 630 3.2e-05 2048 160 1080 389120 162.695 55.9306 1814.87 1669.91 3703.63 3703.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1350 0.000128 4096 280 2920 135424 23.0628 28.3388 928.641 838.118 1818.24 1818.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 720 0.001024 4096 120 1400 15360 2.72579 47.0303 124.558 174.359 174.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1710 0.001024 2048 220 280 18048 1.37421 5.76512 52.48 59.6631 59.7195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 610 3.2e-05 1024 110 880 442368 72.6239 26.8247 294.25 835.159 1229.08 1229.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 530 0.000256 1024 110 480 48128 7.79142 3.42794 46.9009 107.974 166.25 166.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 3.2e-05 512 185 880 266240 63.1449 13.398 162.867 419.385 659.074 659.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 810 0.000128 2048 180 3080 119040 23.7292 14.4883 966.791 419.337 1424.48 1424.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1090 0.000256 512 150 2040 69120 2.76352 1.71056 89.6994 68.7115 163.011 163.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1020 0.000128 4096 50 1720 149880 28.4373 1002.98 838.647 1870.11 1870.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 630 3.2e-05 2048 160 1080 391680 161.872 56.1558 1149.09 1676.58 3043.92 3044.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1350 0.000128 4096 280 2920 135440 23.1579 28.3934 1653.32 838.607 2543.55 2543.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 720 0.001024 4096 120 1400 15400 2.72701 84.4917 124.854 212.115 212.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1710 0.001024 2048 220 280 18080 1.37421 9.94691 52.5397 63.9027 63.9631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 610 3.2e-05 1024 110 880 442880 73.1958 26.9532 502.315 838.526 1441.2 1441.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 530 0.000256 1024 110 480 48640 7.7696 3.42426 32.0819 127.422 170.852 170.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 3.2e-05 512 185 880 245760 63.8206 13.1602 97.6163 412.209 587.091 587.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 810 0.000128 2048 180 3080 119040 23.6471 14.446 609.169 419.105 1066.5 1066.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1090 0.000256 512 150 2040 68480 2.73203 1.6984 56.9497 68.263 129.779 129.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1020 0.000128 4096 50 1720 149840 28.4564 631.083 837.956 1497.54 1497.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 630 3.2e-05 2048 160 1080 389120 162.511 56.1306 907.442 1676.07 2802.39 2802.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1350 0.000128 4096 280 2920 135360 23.0963 28.3709 1040.8 838.126 1930.47 1930.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 720 0.001024 4096 120 1400 15360 2.73085 53.2224 124.309 180.307 180.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1710 0.001024 2048 220 280 18000 1.37216 6.51261 52.3895 60.3172 60.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 610 3.2e-05 1024 110 880 440320 73.3994 26.9204 320.534 841.39 1262.46 1262.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 530 0.000256 1024 110 480 47360 7.6832 3.36922 50.089 121.239 182.557 182.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 3.2e-05 512 185 880 245760 63.9318 13.1706 80.978 412.58 570.935 571.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 810 0.000128 2048 180 3080 118080 23.703 14.3842 495.896 417.831 951.947 952.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1090 0.000256 512 150 2040 68160 2.76806 1.70986 46.8503 68.2764 119.738 119.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1020 0.000128 4096 50 1720 149760 28.4119 517.928 838.423 1384.81 1384.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 630 3.2e-05 2048 160 1080 384000 163.122 55.9432 773.445 1669.91 2662.65 2662.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1350 0.000128 4096 280 2920 135120 23.1423 28.3809 849.248 838.055 1738.9 1738.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 720 0.001024 4096 120 1400 15240 2.7177 43.4593 123.783 170.002 170.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1710 0.001024 2048 220 280 18000 1.37216 5.37018 52.5459 59.3308 59.3886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 610 3.2e-05 1024 110 880 437760 73.4819 26.8726 271.982 835.148 1207.7 1207.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 530 0.000256 1024 110 480 46080 7.82614 3.39149 48.9192 122.108 182.408 182.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 3.2e-05 512 185 880 245760 63.876 13.1508 139.837 412.188 629.342 629.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 810 0.000128 2048 180 3080 118656 23.6626 14.4118 881.247 418.33 1337.79 1337.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1090 0.000256 512 150 2040 68736 2.75843 1.70918 81.9212 68.8135 155.335 155.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 0.000128 4096 50 1720 149856 28.414 919.003 837.87 1785.33 1785.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 630 3.2e-05 2048 160 1080 390144 161.729 55.9772 1054.27 1672.47 2944.68 2944.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1350 0.000128 4096 280 2920 135456 23.0979 28.3791 1518.11 838.129 2407.8 2407.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 720 0.001024 4096 120 1400 15408 2.73322 77.0865 124.706 204.569 204.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1710 0.001024 2048 220 280 18048 1.37197 9.07264 52.4308 62.9175 62.9744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 610 3.2e-05 1024 110 880 442368 73.0157 26.8984 467.201 836.346 1403.68 1403.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 530 0.000256 1024 110 480 48384 7.68752 3.39488 29.3377 123.834 164.412 164.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 3.2e-05 512 185 880 245760 63.7756 13.1478 91.6719 412.26 581.134 581.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 810 0.000128 2048 180 3080 118272 23.6303 14.4186 574.919 418.487 1031.59 1031.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1090 0.000256 512 150 2040 68352 2.74166 1.6999 53.2589 69.255 127.09 127.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1020 0.000128 4096 50 1720 149760 28.4204 599.559 837.88 1465.91 1465.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 630 3.2e-05 2048 160 1080 387072 160.979 55.6612 683.786 1664.53 2565.18 2565.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1350 0.000128 4096 280 2920 135360 23.034 28.3272 985.989 837.828 1875.26 1875.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 720 0.001024 4096 120 1400 15360 2.7361 50.6573 124.462 177.898 177.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1710 0.001024 2048 220 280 17952 1.36605 6.15226 52.308 59.8692 59.9286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 610 3.2e-05 1024 110 880 436224 73.0922 26.7186 300.392 832.521 1232.95 1233.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 530 0.000256 1024 110 480 47616 7.63389 3.36262 19.3052 107.807 138.269 138.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 3.2e-05 512 185 880 221184 62.9742 12.8316 69.1244 395.798 541.014 541.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 810 0.000128 2048 180 3080 117504 23.6599 14.3529 469.282 417.587 925.011 925.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1090 0.000256 512 150 2040 67968 2.73773 1.6937 44.4543 69.0032 118.023 118.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1020 0.000128 4096 50 1720 149760 28.4221 492.843 837.934 1359.24 1359.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 630 3.2e-05 2048 160 1080 377856 162.646 55.3917 616.496 1656.38 2491.14 2491.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1350 0.000128 4096 280 2920 135360 23.1071 28.3791 809.008 838.167 1698.74 1698.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 720 0.001024 4096 120 1400 15264 2.72234 41.4311 124.269 168.471 168.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1710 0.001024 2048 220 280 17856 1.3609 4.97885 52.1748 58.5577 58.6174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 610 3.2e-05 1024 110 880 433152 72.8531 26.5871 246.478 828.353 1174.49 1174.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 530 0.000256 1024 110 480 46080 7.68294 3.34637 42.8636 111.075 165.128 165.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 3.2e-05 512 185 880 258048 62.8311 13.2075 208.4 413.594 698.303 698.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 810 0.000128 2048 180 3080 118720 23.7084 14.3621 1264.23 418.387 1720.83 1720.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1090 0.000256 512 150 2040 68992 2.75642 1.70451 116.769 68.449 189.808 189.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 0.000128 4096 50 1720 149856 28.4163 1307.28 837.997 2173.74 2173.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 630 3.2e-05 2048 160 1080 390656 161.892 56.0972 1521.2 1672.65 3412.07 3412.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1350 0.000128 4096 280 2920 135408 23.147 28.3943 2156.11 837.889 3045.62 3045.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 720 0.001024 4096 120 1400 15400 2.73184 109.517 124.293 236.587 236.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1710 0.001024 2048 220 280 18032 1.36966 13.1584 52.4144 66.984 67.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 610 3.2e-05 1024 110 880 440832 73.4353 27.0884 674.883 836.454 1612.08 1612.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 530 0.000256 1024 110 480 48384 7.7769 3.41446 42.6022 124.104 178.057 178.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 3.2e-05 512 185 880 229376 63.9913 13.0624 119.742 403.915 601.788 602.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 810 0.000128 2048 180 3080 118272 23.654 14.3845 790.725 418.431 1247.33 1247.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1090 0.000256 512 150 2040 68992 2.75107 1.70714 75.0776 69.4193 149.092 149.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 0.000128 4096 50 1720 149744 28.4223 822.596 837.473 1688.54 1688.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 630 3.2e-05 2048 160 1080 387072 162.472 56.185 944.066 1672.37 2835.31 2835.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1350 0.000128 4096 280 2920 135296 23.081 28.3689 1353.41 839.284 2244.22 2244.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 720 0.001024 4096 120 1400 15344 2.72691 69.2661 125.317 197.353 197.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1710 0.001024 2048 220 280 17920 1.36192 8.2944 52.2491 61.9503 62.0073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 610 3.2e-05 1024 110 880 437248 73.7122 26.8943 417.831 836.285 1354.93 1355.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 530 0.000256 1024 110 480 46592 7.77034 3.38115 26.1845 124.019 161.511 161.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 3.2e-05 512 185 880 215040 65.8421 13.0665 92.0184 404.062 575.265 575.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 810 0.000128 2048 180 3080 118272 23.7455 14.4118 644.13 418.687 1101.11 1101.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1090 0.000256 512 150 2040 68544 2.7735 1.70864 61.028 69.4781 135.124 135.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1020 0.000128 4096 50 1720 149688 28.4011 669.673 837.67 1535.79 1535.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 630 3.2e-05 2048 160 1080 387072 162.619 56.0397 771.489 1672.94 2663.31 2663.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1350 0.000128 4096 280 2920 135072 23.133 28.3839 1099.52 837.181 1988.29 1988.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 720 0.001024 4096 120 1400 15288 2.73408 56.2619 125.303 184.339 184.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1710 0.001024 2048 220 280 17808 1.36304 6.60038 52.1134 60.1215 60.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 610 3.2e-05 1024 110 880 440832 73.3702 26.9271 342.13 836.743 1279.38 1279.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 530 0.000256 1024 110 480 48384 7.79952 3.4263 22.3704 124.764 158.518 158.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 3.2e-05 512 185 880 262144 63.2672 13.3462 197.782 418.072 692.744 692.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 810 0.000128 2048 180 3080 118784 23.6552 14.35 1173.96 419.448 1631.54 1631.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1090 0.000256 512 150 2040 68608 2.75146 1.70362 108.406 68.5121 181.502 181.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 0.000128 4096 50 1720 149824 28.421 1218 838.568 2085.04 2085.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 630 3.2e-05 2048 160 1080 389120 161.506 55.9739 1405.19 1671.35 3294.24 3294.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1350 0.000128 4096 280 2920 135424 23.0616 28.3587 2002.45 838.885 2892.83 2892.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 720 0.001024 4096 120 1400 15360 2.7193 101.808 124.213 228.784 228.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1710 0.001024 2048 220 280 18048 1.37562 12.3561 52.527 66.3012 66.3576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 610 3.2e-05 1024 110 880 442368 72.5705 27.136 629.439 835.834 1565.19 1565.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 530 0.000256 1024 110 480 48128 7.76285 3.40787 39.29 122.867 173.487 173.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 3.2e-05 512 185 880 262144 63.3 13.3485 127.859 418.16 622.938 623.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 810 0.000128 2048 180 3080 117760 23.6605 14.3438 733.358 418.282 1189.77 1189.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1090 0.000256 512 150 2040 68608 2.75584 1.70512 67.2809 68.3216 140.194 140.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 0.000128 4096 50 1720 149760 28.4213 770.611 838.828 1637.91 1637.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 630 3.2e-05 2048 160 1080 385024 162.567 56.0415 888.957 1671.66 2779.45 2779.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1350 0.000128 4096 280 2920 135168 23.0482 28.3542 1280.79 837.865 2170.14 2170.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 720 0.001024 4096 120 1400 15232 2.71574 64.3092 123.768 190.836 190.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1710 0.001024 2048 220 280 17920 1.36602 7.8848 52.3533 61.6456 61.7011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 610 3.2e-05 1024 110 880 442368 72.6066 26.8288 399.004 835.931 1334.59 1334.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 530 0.000256 1024 110 480 47104 7.85264 3.40992 25.1915 124.01 160.619 160.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 3.2e-05 512 185 880 196608 65.917 12.826 77.698 395.807 552.519 552.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 810 0.000128 2048 180 3080 116736 23.6694 14.558 594.201 416.657 1049.22 1049.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1090 0.000256 512 150 2040 67584 2.7248 1.6865 54.0363 68.5469 127.126 127.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 0.000128 4096 50 1720 149568 28.4242 626.101 837.141 1491.71 1491.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 630 3.2e-05 2048 160 1080 380928 160.151 55.0256 714.207 1648.14 2577.74 2577.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1350 0.000128 4096 280 2920 135168 23.0236 28.3237 1033.63 838.334 1923.38 1923.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 720 0.001024 4096 120 1400 15168 2.71325 52.1036 123.222 178.082 178.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1710 0.001024 2048 220 280 17856 1.36397 6.42307 52.2998 60.1295 60.1887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 610 3.2e-05 1024 110 880 430080 72.6857 26.4827 312.1 824.246 1235.73 1235.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 530 0.000256 1024 110 480 46080 7.79133 3.37021 20.1314 121.175 152.621 152.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 3.2e-05 512 185 880 239616 63.7401 13.073 186.544 408.096 671.734 671.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 810 0.000128 2048 180 3080 118656 23.6956 14.3644 1204.84 418.927 1661.96 1662.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1090 0.000256 512 150 2040 68544 2.75277 1.70762 112.666 68.4074 185.669 185.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 0.000128 4096 50 1720 149832 28.4156 1250.05 837.9 2116.41 2116.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 630 3.2e-05 2048 160 1080 387072 162.068 55.9634 1428.23 1669.72 3316.21 3316.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1350 0.000128 4096 280 2920 135360 23.1121 28.4201 2048.31 837.82 2937.74 2937.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 720 0.001024 4096 120 1400 15336 2.7183 104.227 124.031 231.02 231.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1710 0.001024 2048 220 280 18000 1.36794 12.374 52.3707 66.1556 66.2141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 610 3.2e-05 1024 110 880 442368 72.6683 26.8687 640.223 834.353 1574.34 1574.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 530 0.000256 1024 110 480 47232 7.74803 3.38534 39.4551 121.858 172.606 172.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 3.2e-05 512 185 880 221184 62.9225 12.8407 113.66 396.184 585.88 586.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 810 0.000128 2048 180 3080 117504 23.6562 14.4748 776.129 417.987 1232.38 1232.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1090 0.000256 512 150 2040 67968 2.73264 1.69328 72.7191 67.8855 145.164 145.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 0.000128 4096 50 1720 149760 28.4282 812.329 838.722 1679.52 1679.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 630 3.2e-05 2048 160 1080 377856 162.4 55.3533 906.5 1657.99 2782.47 2782.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1350 0.000128 4096 280 2920 135360 23.0772 28.3733 1332.94 838.894 2223.36 2223.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 720 0.001024 4096 120 1400 15264 2.72173 67.9733 124.133 194.872 194.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1710 0.001024 2048 220 280 17856 1.36192 8.05478 52.2245 61.684 61.7402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 610 3.2e-05 1024 110 880 433152 72.9159 26.5789 405.92 829.094 1334.72 1334.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 530 0.000256 1024 110 480 46080 7.65523 3.33824 25.456 121.076 157.682 157.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 3.2e-05 512 185 880 221184 66.1017 13.0724 99.971 408.12 587.544 587.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 810 0.000128 2048 180 3080 117504 23.7395 14.4427 684.649 417.693 1140.66 1140.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1090 0.000256 512 150 2040 67392 2.79795 1.71021 63.5832 69.2939 137.517 137.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1020 0.000128 4096 50 1720 149688 28.418 717.165 837.779 1583.41 1583.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 630 3.2e-05 2048 160 1080 387072 162.082 55.9624 818.599 1668.58 2705.45 2705.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1350 0.000128 4096 280 2920 135216 23.1141 28.3817 1176.03 838.898 2066.5 2066.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 720 0.001024 4096 120 1400 15120 2.71453 60.4141 124.689 187.861 187.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1710 0.001024 2048 220 280 17712 1.35987 7.41171 51.9705 60.783 60.8395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 610 3.2e-05 1024 110 880 442368 72.7014 26.8778 364.653 834.566 1299.01 1299.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 530 0.000256 1024 110 480 44928 7.77814 3.34909 22.0962 122.283 155.659 155.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 3.2e-05 512 185 880 221184 62.8859 17.3117 89.8915 396.283 566.649 566.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 810 0.000128 2048 180 3080 115200 23.6629 14.3382 599.423 415.284 1052.84 1052.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1090 0.000256 512 150 2040 66816 2.71008 1.67267 56.6989 67.9824 129.197 129.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 0.000128 4096 50 1720 149472 28.4365 637.897 837.977 1504.36 1504.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 630 3.2e-05 2048 160 1080 368640 161.343 54.6108 693.148 1633.65 2542.98 2543.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1350 0.000128 4096 280 2920 134784 22.9937 28.3201 1043.42 836.585 1931.4 1931.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 720 0.001024 4096 120 1400 14976 2.70499 52.4924 123.683 178.925 178.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1710 0.001024 2048 220 280 17568 1.35046 6.80435 51.8399 60.0377 60.0947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 610 3.2e-05 1024 110 880 423936 72.2463 26.4315 311.917 816.917 1227.72 1227.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 530 0.000256 1024 110 480 41472 7.69885 3.2576 18.8413 117.674 147.633 147.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 3.2e-05 512 185 880 245760 63.862 13.1566 181.219 412.238 670.754 670.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 810 0.000128 2048 180 3080 119040 23.6421 14.4266 1134.32 419.143 1591.67 1591.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1090 0.000256 512 150 2040 68480 2.73786 1.69779 105.546 68.2049 178.318 178.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 0.000128 4096 50 1720 149840 28.4268 1176.75 838.038 2043.26 2043.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 630 3.2e-05 2048 160 1080 389120 162.391 56.0387 1345.77 1675.46 3239.88 3240.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1350 0.000128 4096 280 2920 135360 23.0885 28.3685 1929.29 838.197 2819.02 2819.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 720 0.001024 4096 120 1400 15360 2.7215 98.1642 124.212 225.141 225.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1710 0.001024 2048 220 280 18000 1.36806 11.8606 52.3925 65.6637 65.7207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 610 3.2e-05 1024 110 880 440320 73.3944 26.9332 594.696 837.935 1533.17 1533.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 530 0.000256 1024 110 480 47360 7.65725 3.36989 37.0608 121.675 169.922 170.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 3.2e-05 512 185 880 245760 63.798 13.1482 124 412.291 613.508 613.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 810 0.000128 2048 180 3080 117760 23.5125 14.3395 761.911 415.922 1215.82 1215.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1090 0.000256 512 150 2040 67840 2.71504 1.68346 71.8566 68.4101 144.798 144.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 0.000128 4096 50 1720 149760 28.4428 798.202 838.031 1664.72 1664.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 630 3.2e-05 2048 160 1080 389120 161.93 56.1045 914.407 1675.68 2808.35 2808.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1350 0.000128 4096 280 2920 135040 23.0359 28.3327 1316.92 836.811 2205.18 2205.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 720 0.001024 4096 120 1400 15200 2.7177 66.8282 124.724 194.315 194.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1710 0.001024 2048 220 280 17920 1.37011 8.12851 52.3932 61.9342 61.9911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 610 3.2e-05 1024 110 880 440320 73.3119 26.8865 407.076 837.939 1345.43 1345.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 530 0.000256 1024 110 480 46080 7.78099 3.3705 25.1022 123.886 160.3 160.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 3.2e-05 512 185 880 245760 63.8808 13.1635 104.827 412.354 594.506 594.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 810 0.000128 2048 180 3080 117120 23.7408 14.3565 636.903 417.86 1092.99 1093.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1090 0.000256 512 150 2040 67200 2.73862 1.69165 59.8634 67.6855 132.111 132.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1020 0.000128 4096 50 1720 149520 28.4245 667.925 837.173 1533.57 1533.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 630 3.2e-05 2048 160 1080 368640 164.46 55.1317 727.495 1648.44 2595.75 2595.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1350 0.000128 4096 280 2920 134880 23.086 28.3752 1098.51 838.282 1988.33 1988.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 720 0.001024 4096 120 1400 15120 2.7169 56.01 123.783 182.553 182.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1710 0.001024 2048 220 280 17760 1.36365 6.80112 52.1766 60.3839 60.4427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 610 3.2e-05 1024 110 880 430080 72.7056 26.469 332.151 824.413 1255.95 1256.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 530 0.000256 1024 110 480 46080 7.79187 3.37542 21.4807 121.239 154.04 154.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 3.2e-05 512 185 880 163840 67.1815 12.6321 67.907 385.165 533.158 533.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 810 0.000128 2048 180 3080 115200 23.5177 14.2552 622.119 413.168 1073.19 1073.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1090 0.000256 512 150 2040 66560 2.76858 1.68934 57.8797 67.2625 129.729 129.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1020 0.000128 4096 50 1720 149440 28.4324 674.884 837.671 1541.03 1541.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 630 3.2e-05 2048 160 1080 368640 164.424 55.1124 723.481 1649.71 2592.94 2593.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1350 0.000128 4096 280 2920 134400 23.0425 28.3138 1106.15 836.745 1994.33 1994.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 720 0.001024 4096 120 1400 15040 2.71315 55.0676 123.246 181.069 181.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1710 0.001024 2048 220 280 17600 1.35648 6.63347 51.9929 60.0254 60.0822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 610 3.2e-05 1024 110 880 430080 72.6858 27.177 325.254 824.924 1250.25 1250.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 530 0.000256 1024 110 480 46080 7.80349 3.37306 21.1683 120.494 152.993 153.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 3.2e-05 512 185 880 245760 63.8042 13.1417 169.726 412.205 659.146 659.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 810 0.000128 2048 180 3080 118272 23.6316 14.3421 1061.38 418.451 1517.94 1518.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1090 0.000256 512 150 2040 68352 2.74029 1.69942 98.6141 68.2308 171.417 171.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 0.000128 4096 50 1720 149760 28.4062 1117.39 837.661 1983.51 1983.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 630 3.2e-05 2048 160 1080 387072 160.999 55.7424 1261.37 1664.33 3142.67 3142.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1350 0.000128 4096 280 2920 135360 23.0236 28.3361 1834.34 839.096 2724.87 2724.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 720 0.001024 4096 120 1400 15360 2.7289 92.716 124.281 219.77 219.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1710 0.001024 2048 220 280 17952 1.36602 11.0917 52.3015 64.8012 64.8594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 610 3.2e-05 1024 110 880 436224 73.0836 26.7387 549.517 832.255 1481.81 1481.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 530 0.000256 1024 110 480 47616 7.624 3.36486 35.0777 121.22 167.444 167.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 3.2e-05 512 185 880 196608 65.9418 12.8324 97.3098 395.835 572.194 572.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 810 0.000128 2048 180 3080 116736 23.6648 14.3719 746.154 416.687 1201 1201.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1090 0.000256 512 150 2040 67584 2.72528 1.68483 69.7182 68.5559 142.819 142.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 0.000128 4096 50 1720 149568 28.418 787.915 837.158 1653.53 1653.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 630 3.2e-05 2048 160 1080 380928 160.186 55.2628 886.046 1648.27 2749.99 2750.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1350 0.000128 4096 280 2920 135168 23.0482 28.332 1294.23 837.365 2183.05 2183.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 720 0.001024 4096 120 1400 15168 2.71565 65.6998 124.761 193.22 193.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1710 0.001024 2048 220 280 17856 1.36762 8.00768 52.307 61.7258 61.7819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 610 3.2e-05 1024 110 880 430080 72.6751 26.4396 389.316 824.35 1312.99 1313.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 530 0.000256 1024 110 480 46080 7.78842 3.36662 24.6717 122.232 158.211 158.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 3.2e-05 512 185 880 221184 62.9068 12.8307 91.3884 396.187 563.592 563.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 810 0.000128 2048 180 3080 115200 23.6587 14.3058 609.266 415.188 1062.55 1062.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1090 0.000256 512 150 2040 66816 2.71014 1.67088 57.5462 67.9685 130.022 130.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 0.000128 4096 50 1720 149472 28.4147 648.511 837.755 1514.73 1514.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 630 3.2e-05 2048 160 1080 368640 161.343 54.6369 706.029 1633.23 2555.46 2555.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1350 0.000128 4096 280 2920 134784 23.0373 28.3193 1063.09 836.377 1950.9 1950.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 720 0.001024 4096 120 1400 14976 2.70547 53.545 124.394 180.687 180.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1710 0.001024 2048 220 280 17568 1.35664 6.90086 51.8267 60.1271 60.1838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 610 3.2e-05 1024 110 880 423936 72.2679 26.2494 317.474 816.815 1233.01 1233.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 530 0.000256 1024 110 480 41472 7.70099 3.25024 19.1452 117.649 147.902 148.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 3.2e-05 512 185 880 196608 65.9521 12.8422 76.7998 395.975 551.842 552.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 810 0.000128 2048 180 3080 113664 23.6835 14.3156 563.603 413.076 1014.84 1014.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1090 0.000256 512 150 2040 67584 2.74646 1.69331 54.326 67.197 126.099 126.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 0.000128 4096 50 1720 149376 28.4254 607.494 837.165 1473.13 1473.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 630 3.2e-05 2048 160 1080 368640 164.459 55.1192 665.393 1648.8 2534.01 2534.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1350 0.000128 4096 280 2920 134400 23.0321 28.3284 992.277 834.234 1877.95 1878.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 720 0.001024 4096 120 1400 14976 2.71536 51.3249 122.897 176.983 177.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1710 0.001024 2048 220 280 17664 1.36544 6.19114 52.3101 59.9099 59.9674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 610 3.2e-05 1024 110 880 417792 74.7569 26.7174 293.361 824.492 1219.55 1219.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 530 0.000256 1024 110 480 43008 7.60048 3.25222 19.034 116.282 146.324 146.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 3.2e-05 512 185 880 256000 62.7953 13.181 183.454 412.291 671.992 672.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 810 0.000128 2048 180 3080 118400 23.7708 14.3995 1106.91 418.865 1564.08 1564.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1090 0.000256 512 150 2040 68000 2.76906 1.70189 102.954 68.5654 176.123 176.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 0.000128 4096 50 1720 149800 28.4215 1152.46 837.985 2018.91 2018.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 630 3.2e-05 2048 160 1080 384000 162.261 55.8248 1303.92 1665.35 3187.57 3187.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1350 0.000128 4096 280 2920 135200 23.2073 28.4093 1886.16 838.744 2776.6 2776.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 720 0.001024 4096 120 1400 15300 2.7177 95.8587 123.919 222.538 222.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1710 0.001024 2048 220 280 18000 1.36726 11.49 52.4572 65.3547 65.4152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 610 3.2e-05 1024 110 880 435200 73.5379 26.8289 576.943 832.778 1510.31 1510.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 530 0.000256 1024 110 480 46400 7.78186 3.37069 35.8611 122.294 169.464 169.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 3.2e-05 512 185 880 256000 62.842 13.1729 126.1 412.321 614.706 614.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 810 0.000128 2048 180 3080 116800 23.7783 14.3995 740.817 416.887 1196.01 1196.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1090 0.000256 512 150 2040 67200 2.74426 1.68755 69.0053 67.5021 141.068 141.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1020 0.000128 4096 50 1720 149600 28.4223 779.386 837.385 1645.24 1645.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 630 3.2e-05 2048 160 1080 371200 163.874 55.1683 855.144 1648.39 2722.8 2722.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1350 0.000128 4096 280 2920 135200 23.1443 28.3851 1281.72 838.882 2172.2 2172.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 720 0.001024 4096 120 1400 15200 2.72179 65.8289 123.99 192.586 192.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1710 0.001024 2048 220 280 17800 1.36595 8.21658 52.1769 61.802 61.8577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 610 3.2e-05 1024 110 880 422400 74.1675 26.5016 381.515 824.276 1306.68 1306.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 530 0.000256 1024 110 480 44800 7.89325 3.3751 23.8979 121.723 157.041 157.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 3.2e-05 512 185 880 230400 65.9297 13.1804 98.7434 412.726 590.855 591.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 810 0.000128 2048 180 3080 115200 23.6644 14.3087 634.817 413.21 1086.13 1086.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1090 0.000256 512 150 2040 67200 2.7623 1.69498 60.248 68.243 133.083 133.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1020 0.000128 4096 50 1720 149400 28.4242 695.812 837.544 1561.82 1561.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 630 3.2e-05 2048 160 1080 364800 166.042 55.2468 730.893 1649.96 2602.35 2602.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1350 0.000128 4096 280 2920 134400 23.183 28.4198 1138.95 835.892 2026.52 2026.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 720 0.001024 4096 120 1400 15000 2.7136 56.7378 123.315 182.81 182.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1710 0.001024 2048 220 280 17700 1.36163 7.28659 52.2204 60.9102 60.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 610 3.2e-05 1024 110 880 422400 74.1851 26.5138 329.562 825.182 1255.66 1255.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 530 0.000256 1024 110 480 43200 8.04138 3.38243 20.8124 121.406 153.795 153.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 3.2e-05 512 185 880 204800 68.9806 13.1583 81.4772 412.802 576.696 576.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 810 0.000128 2048 180 3080 115200 23.5652 14.2814 583.196 413.469 1034.65 1034.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1090 0.000256 512 150 2040 67200 2.76026 1.6937 55.1427 67.2507 126.982 127.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1020 0.000128 4096 50 1720 149200 28.4267 619.827 836.999 1485.3 1485.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 630 3.2e-05 2048 160 1080 358400 167.523 55.1401 661.207 1650.65 2534.75 2534.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1350 0.000128 4096 280 2920 134400 23.0595 28.3575 1014.36 835.361 1901.21 1901.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 720 0.001024 4096 120 1400 14800 2.70269 52.6623 122.706 178.114 178.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1710 0.001024 2048 220 280 17600 1.36538 6.64531 52.6843 60.7355 60.7905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 610 3.2e-05 1024 110 880 409600 76.0434 26.482 295.143 825.435 1223.32 1223.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 530 0.000256 1024 110 480 44800 7.90589 3.3833 20.2067 120.486 152.14 152.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 3.2e-05 512 185 864 229376 67.2596 13.3373 133.707 417.753 632.333 632.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 810 0.000128 2048 180 3072 118528 23.6473 14.3442 907.826 419.071 1365.02 1365.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1090 0.000256 512 150 2064 68864 2.75456 1.70605 86.4586 69.7017 160.753 160.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1020 0.000128 4096 50 1728 149856 28.4238 952.318 838.137 1818.93 1818.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 630 3.2e-05 2048 160 1104 391168 161.681 56.0169 1239.35 1675.63 3132.92 3133.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1350 0.000128 4096 280 2928 135104 23.034 28.3464 1570.13 839.994 2461.58 2461.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 720 0.001024 4096 120 1392 15424 2.72755 79.0272 125.652 207.449 207.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1710 0.001024 2048 220 288 18048 1.37549 9.62374 52.5086 63.5485 63.6067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 610 3.2e-05 1024 110 864 452608 71.5977 26.8781 483.874 837.975 1420.54 1420.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 530 0.000256 1024 110 480 47104 7.84387 3.40579 50.5836 124.073 186.081 186.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 3.2e-05 512 185 864 229376 67.317 13.3468 86.6772 417.618 585.234 585.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 810 0.000128 2048 180 3072 118272 23.7187 14.3374 579.617 418.979 1036.79 1036.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1090 0.000256 512 150 2064 68608 2.75261 1.70678 55.1675 69.3947 129.154 129.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1020 0.000128 4096 50 1728 149824 28.4306 608.057 837.868 1474.4 1474.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 630 3.2e-05 2048 160 1104 389120 162.383 55.8875 1983.82 1669.49 3871.81 3872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1350 0.000128 4096 280 2928 135040 23.072 28.3465 1000.26 839.361 1891.11 1891.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 720 0.001024 4096 120 1392 15360 2.72278 50.8557 125.124 178.746 178.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1710 0.001024 2048 220 288 17984 1.37069 6.24746 52.3979 60.0581 60.1152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 610 3.2e-05 1024 110 864 450560 71.5653 26.8227 321.677 834.966 1255.25 1255.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 530 0.000256 1024 110 480 47104 7.86704 3.42912 48.2014 123.805 183.454 183.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 3.2e-05 512 185 864 221184 66.9622 13.15 69.2143 412.247 561.853 562.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 810 0.000128 2048 180 3072 118272 23.6261 14.4141 480.112 418.493 936.79 936.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1090 0.000256 512 150 2064 68352 2.74288 1.70208 45.5082 69.0802 119.164 119.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1020 0.000128 4096 50 1728 149760 28.4088 503.622 837.838 1369.91 1369.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 630 3.2e-05 2048 160 1104 387072 161.758 55.7034 1985 1664.49 3867.18 3867.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1350 0.000128 4096 280 2928 134976 23.0339 28.3354 828.149 837.965 1717.56 1717.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 720 0.001024 4096 120 1392 15360 2.72563 42.2869 125.219 170.272 170.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1710 0.001024 2048 220 288 17952 1.36602 5.26669 52.4129 59.089 59.1477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 610 3.2e-05 1024 110 864 448512 71.3265 26.7402 268.245 832.518 1199.05 1199.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 530 0.000256 1024 110 480 46080 7.79482 3.36115 50.5075 122.006 183.826 183.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 3.2e-05 512 185 864 225280 68.1515 13.4028 126.817 419.086 627.738 627.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 810 0.000128 2048 180 3072 118400 23.7861 14.3701 873.021 419.037 1330.35 1330.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1090 0.000256 512 150 2064 68800 2.7711 1.70829 82.6187 68.6197 155.85 155.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1020 0.000128 4096 50 1728 149840 28.4099 918.807 837.974 1785.24 1785.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 630 3.2e-05 2048 160 1104 391680 161.858 56.1016 1068.03 1675.44 2961.66 2961.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1350 0.000128 4096 280 2928 135120 23.1753 28.3914 1517.41 839.163 2408.22 2408.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 720 0.001024 4096 120 1392 15440 2.73408 76.4781 123.528 202.784 202.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1710 0.001024 2048 220 288 18040 1.37216 9.29242 52.4985 63.2053 63.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 610 3.2e-05 1024 110 864 450560 72.0484 26.9473 472.152 837.777 1409.14 1409.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 530 0.000256 1024 110 480 47360 7.87238 3.42819 29.5227 123.494 164.472 164.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 3.2e-05 512 185 864 204800 68.9109 13.1594 75.9253 412.54 570.812 571.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 810 0.000128 2048 180 3072 118400 23.6878 14.3691 572.723 419.432 1030.35 1030.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1090 0.000256 512 150 2064 67840 2.74944 1.69882 53.6273 68.0465 126.257 126.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1020 0.000128 4096 50 1728 149760 28.4037 601.326 838.366 1468.14 1468.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 630 3.2e-05 2048 160 1104 389120 162.663 56.0824 849.582 1676.65 2745.21 2745.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1350 0.000128 4096 280 2928 135040 23.0999 28.3774 988.925 838.697 1879.18 1879.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 720 0.001024 4096 120 1392 15360 2.72794 50.0178 124.248 177.036 177.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1710 0.001024 2048 220 288 18000 1.37562 6.16653 52.5428 60.1266 60.1805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 610 3.2e-05 1024 110 864 450560 71.9347 26.9214 307.838 838.503 1245.41 1245.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 530 0.000256 1024 110 480 46080 7.8079 3.37306 44.4445 122.243 178.041 178.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 3.2e-05 512 185 864 215040 67.8551 13.1678 66.8249 412.662 560.781 560.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 810 0.000128 2048 180 3072 117120 23.7807 14.4212 463.736 417.923 919.988 920.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1090 0.000256 512 150 2064 68160 2.76819 1.70598 45.0651 68.1523 117.825 117.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1020 0.000128 4096 50 1728 149760 28.4109 491.975 838.793 1359.23 1359.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 630 3.2e-05 2048 160 1104 384000 163.279 55.9679 724.353 1670.78 2614.6 2614.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1350 0.000128 4096 280 2928 134880 23.1282 28.3821 807.274 838.261 1697.12 1697.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 720 0.001024 4096 120 1392 15360 2.73392 41.1935 124.322 168.293 168.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1710 0.001024 2048 220 288 17880 1.36822 5.3063 52.3338 59.0509 59.1073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 610 3.2e-05 1024 110 864 445440 72.2544 26.8947 250.167 835.376 1184.91 1185.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 530 0.000256 1024 110 480 46080 7.82954 3.36864 44.1618 122.08 177.608 177.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 3.2e-05 512 185 864 221184 67.0576 13.1543 172.17 412.219 664.886 665.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 810 0.000128 2048 180 3072 118272 23.6542 14.3585 1220.97 418.368 1677.49 1677.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1090 0.000256 512 150 2064 68736 2.75219 1.70835 114.231 68.2925 187.117 187.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 0.000128 4096 50 1728 149856 28.414 1275.6 838.298 2142.36 2142.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 630 3.2e-05 2048 160 1104 390144 161.524 55.9821 1487.43 1672.62 3377.79 3377.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1350 0.000128 4096 280 2928 135168 23.0811 28.3848 2098.57 838.247 2988.36 2988.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 720 0.001024 4096 120 1392 15408 2.72285 105.429 124.172 232.365 232.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1710 0.001024 2048 220 288 18000 1.36806 13.1398 52.4128 66.9637 67.0201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 610 3.2e-05 1024 110 864 451584 71.6392 26.8964 668.779 836.403 1603.93 1604.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 530 0.000256 1024 110 480 46848 7.82346 3.39971 40.9906 122.533 174.907 175.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 3.2e-05 512 185 864 221184 66.9747 13.1461 111.734 412.597 604.724 604.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 810 0.000128 2048 180 3072 118272 23.6218 14.3498 766.969 418.848 1223.93 1224.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1090 0.000256 512 150 2064 68352 2.74022 1.69984 73.4201 68.0706 146.068 146.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1020 0.000128 4096 50 1728 149760 28.4037 802.971 838.553 1669.97 1670.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 630 3.2e-05 2048 160 1104 387072 160.959 55.6687 924.557 1665.93 2807.33 2807.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1350 0.000128 4096 280 2928 134976 23.0117 28.3382 1323.4 838.541 2213.36 2213.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 720 0.001024 4096 120 1392 15360 2.72426 67.3724 124.258 194.398 194.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1710 0.001024 2048 220 288 17952 1.36867 8.29645 52.4598 62.1679 62.2244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 610 3.2e-05 1024 110 864 448512 71.3126 26.7207 414.43 833.072 1345.75 1345.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 530 0.000256 1024 110 480 46080 7.76963 3.36214 25.5869 122.37 159.244 159.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 3.2e-05 512 185 864 184320 67.4333 12.8422 76.2418 396.141 552.93 553.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 810 0.000128 2048 180 3072 117504 23.6545 14.4835 615.153 417.941 1071.37 1071.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1090 0.000256 512 150 2064 67968 2.73638 1.69942 59.5849 67.774 131.927 132.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1020 0.000128 4096 50 1728 149760 28.4201 648.093 838.796 1515.35 1515.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 630 3.2e-05 2048 160 1104 377856 162.433 55.3489 729.205 1657.79 2605 2605.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1350 0.000128 4096 280 2928 135072 23.0687 28.3677 1064.21 838.79 1954.51 1954.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 720 0.001024 4096 120 1392 15264 2.72029 54.212 124.045 181.02 181.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1710 0.001024 2048 220 288 17856 1.36787 6.55142 52.3262 60.2871 60.3435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 610 3.2e-05 1024 110 864 442368 71.6019 26.5849 329.684 829.328 1257.41 1257.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 530 0.000256 1024 110 480 43776 7.84173 3.33619 19.9684 119.46 150.761 150.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 3.2e-05 512 185 864 196608 65.9303 12.8301 68.9131 396.172 544.115 544.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 810 0.000128 2048 180 3072 116736 23.6668 14.4015 518.09 417.037 973.325 973.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1090 0.000256 512 150 2064 67584 2.7271 1.68915 50.3399 67.5289 122.419 122.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1020 0.000128 4096 50 1728 149568 28.4018 549.302 838.032 1415.79 1415.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 630 3.2e-05 2048 160 1104 380928 160.22 55.0352 880.607 1649.68 2745.76 2745.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1350 0.000128 4096 280 2928 134784 23.0381 28.3228 900.729 838.086 1790.25 1790.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 720 0.001024 4096 120 1392 15168 2.71155 45.0474 123.256 171.058 171.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1710 0.001024 2048 220 288 17856 1.36874 5.95558 52.4576 59.826 59.8834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 610 3.2e-05 1024 110 864 442368 70.9306 27.9978 279.829 824.935 1203.9 1204.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 530 0.000256 1024 110 480 46080 7.78326 3.36704 60.7476 121.382 193.451 193.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 3.2e-05 512 185 864 215040 68.1083 13.2093 156.677 413.997 652.265 652.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 810 0.000128 2048 180 3072 118272 23.7336 14.5326 1127.37 418.784 1584.55 1584.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1090 0.000256 512 150 2064 68544 2.76362 1.70822 106.4 69.3945 180.405 180.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 0.000128 4096 50 1728 149800 28.3978 1177.07 838.646 2044.16 2044.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 630 3.2e-05 2048 160 1104 390656 161.884 56.0306 1380.74 1674.96 3273.83 3274.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1350 0.000128 4096 280 2928 135072 23.125 28.373 1935.75 838.751 2826.08 2826.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 720 0.001024 4096 120 1392 15400 2.71974 97.751 125.32 225.833 225.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1710 0.001024 2048 220 288 17976 1.36861 12.118 52.4187 65.9493 66.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 610 3.2e-05 1024 110 864 451584 71.7736 26.9212 620.264 837.273 1556.45 1556.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 530 0.000256 1024 110 480 46592 7.92234 3.41734 38.1592 125.261 174.91 175.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 3.2e-05 512 185 864 200704 67.6079 13.0659 95.9843 403.973 580.917 581.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 810 0.000128 2048 180 3072 118272 23.6733 14.3831 710.996 418.478 1167.67 1167.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1090 0.000256 512 150 2064 68096 2.77654 1.70909 69.1061 68.2877 142.015 142.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1020 0.000128 4096 50 1728 149744 28.4004 744.375 837.731 1610.55 1610.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 630 3.2e-05 2048 160 1104 387072 162.444 56.2238 865.531 1673.02 2757.45 2757.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1350 0.000128 4096 280 2928 135072 23.0847 28.3688 1228.44 837.975 2117.94 2118.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 720 0.001024 4096 120 1392 15344 2.72758 62.1302 124.159 189.061 189.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1710 0.001024 2048 220 288 17920 1.36806 7.9416 54.1824 63.5353 63.5916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 610 3.2e-05 1024 110 864 451584 71.5952 26.8928 388.319 836.622 1323.64 1323.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 530 0.000256 1024 110 480 44800 7.90618 3.37888 23.4894 121.383 156.317 156.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 3.2e-05 512 185 864 172032 71.0562 13.0683 67.5052 404.402 556.307 556.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 810 0.000128 2048 180 3072 118272 23.7311 14.3708 586.017 419.036 1043.29 1043.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1090 0.000256 512 150 2064 68544 2.77485 1.71168 56.7138 68.4541 129.786 129.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1020 0.000128 4096 50 1728 149688 28.4052 613.181 838.557 1480.19 1480.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 630 3.2e-05 2048 160 1104 387072 162.651 56.0441 713.489 1674.85 2607.25 2607.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1350 0.000128 4096 280 2928 134736 23.131 28.3937 1008.12 837.974 1897.7 1897.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 720 0.001024 4096 120 1392 15288 2.72589 50.7904 124.181 177.74 177.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1710 0.001024 2048 220 288 17808 1.364 6.49622 52.261 60.1659 60.2222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 610 3.2e-05 1024 110 864 451584 71.7239 26.9292 318.392 837.385 1254.65 1254.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 530 0.000256 1024 110 480 45696 8.01251 3.42269 19.6284 123.806 155.027 155.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 3.2e-05 512 185 864 172032 66.2372 12.6296 60.8023 385.2 525.144 525.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 810 0.000128 2048 180 3072 118272 23.6394 14.3581 528.65 419.19 985.973 986.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1090 0.000256 512 150 2064 66304 2.78109 1.69398 49.7099 68.9553 123.272 123.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1020 0.000128 4096 50 1728 149632 28.4098 555.495 838.545 1422.49 1422.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 630 3.2e-05 2048 160 1104 372736 163.904 55.288 623.828 1655.25 2498.5 2498.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1350 0.000128 4096 280 2928 134848 23.016 28.3238 913 838.2 1802.62 1802.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 720 0.001024 4096 120 1392 15232 2.71798 45.302 124.803 172.865 172.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1710 0.001024 2048 220 288 17696 1.36422 5.50586 52.111 59.0234 59.0825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 610 3.2e-05 1024 110 864 444416 71.0717 26.5134 284.212 827.731 1209.74 1209.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 530 0.000256 1024 110 480 43008 7.79066 3.29949 17.6134 120.618 149.478 149.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 3.2e-05 512 185 864 229376 67.3212 13.3421 163.385 418.117 662.438 662.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 810 0.000128 2048 180 3072 118272 23.7077 14.3479 1086.14 419.499 1543.83 1543.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1090 0.000256 512 150 2064 68608 2.74915 1.70394 102.17 68.3778 175.134 175.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1020 0.000128 4096 50 1728 149824 28.4201 1139.36 838.82 2006.65 2006.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 630 3.2e-05 2048 160 1104 389120 161.555 55.8613 1333.75 1671.5 3222.89 3223.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1350 0.000128 4096 280 2928 135040 23.0519 28.3464 1882.83 838.951 2773.26 2773.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 720 0.001024 4096 120 1392 15360 2.72538 94.2686 124.099 221.134 221.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1710 0.001024 2048 220 288 17984 1.36941 11.5912 52.4646 65.4677 65.5237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 610 3.2e-05 1024 110 864 450560 71.5863 26.8274 594.308 835.932 1528.86 1529.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 530 0.000256 1024 110 480 47104 7.84432 3.40627 37.2969 122.882 171.584 171.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 3.2e-05 512 185 864 229376 67.3183 13.3458 105.778 418.17 604.882 605.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 810 0.000128 2048 180 3072 117760 23.6511 14.3515 696.024 418.299 1152.45 1152.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1090 0.000256 512 150 2064 68608 2.75395 1.70755 64.9792 69.2493 138.82 138.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1020 0.000128 4096 50 1728 149760 28.4304 736.721 838.95 1604.15 1604.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 630 3.2e-05 2048 160 1104 385024 162.53 55.9945 855.419 1672.32 2746.48 2746.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1350 0.000128 4096 280 2928 134656 23.0584 28.3301 1218.16 837.871 2107.49 2107.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 720 0.001024 4096 120 1392 15232 2.71824 60.6197 124.704 188.085 188.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1710 0.001024 2048 220 288 17920 1.36822 7.82541 52.463 61.6989 61.7558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 610 3.2e-05 1024 110 864 450560 71.5885 26.8266 382.904 838.064 1319.6 1319.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 530 0.000256 1024 110 480 47104 7.85638 3.40966 24.5495 125.075 161.046 161.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 3.2e-05 512 185 864 196608 65.9474 12.8286 75.2272 395.856 550.138 550.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 810 0.000128 2048 180 3072 116736 23.6812 14.3259 575.7 416.709 1030.55 1030.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1090 0.000256 512 150 2064 67584 2.72758 1.68742 52.3523 68.5472 125.448 125.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1020 0.000128 4096 50 1728 149568 28.4136 617.22 837.341 1483.02 1483.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 630 3.2e-05 2048 160 1104 380928 160.217 55.1793 711.946 1648.34 2575.91 2576.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1350 0.000128 4096 280 2928 134784 23.0461 28.3259 1022.5 837.347 1911.29 1911.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 720 0.001024 4096 120 1392 15168 2.71578 50.5385 124.223 177.523 177.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1710 0.001024 2048 220 288 17856 1.3655 6.79117 52.4169 60.6159 60.6724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 610 3.2e-05 1024 110 864 442368 70.9724 26.4358 314.377 824.324 1236.33 1236.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 530 0.000256 1024 110 480 46080 7.79213 3.37101 20.6968 121.28 153.295 153.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 3.2e-05 512 185 864 196608 65.94 12.8205 65.7988 396.171 541.004 541.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 810 0.000128 2048 180 3072 116736 23.7961 14.4261 508.32 418.536 965.21 965.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1090 0.000256 512 150 2064 67584 2.78797 1.70682 45.9696 69.4342 120.036 120.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1020 0.000128 4096 50 1728 149504 28.4324 543.467 837.925 1409.87 1409.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 630 3.2e-05 2048 160 1104 376832 165.763 55.8466 621.336 1671.65 2514.82 2514.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1350 0.000128 4096 280 2928 134144 23.0708 28.3139 896.787 838.231 1786.48 1786.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 720 0.001024 4096 120 1392 15104 2.71526 45.2203 124.169 172.148 172.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1710 0.001024 2048 220 288 17664 1.36294 6.22854 52.1056 59.7382 59.7973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 610 3.2e-05 1024 110 864 442368 72.5869 26.8247 276.986 835.923 1212.54 1212.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 530 0.000256 1024 110 480 45056 8.02205 3.40653 17.9487 124.79 154.319 154.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 3.2e-05 512 185 864 202752 68.2671 13.0765 141.87 408.497 631.992 632.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 810 0.000128 2048 180 3072 118080 23.765 14.3729 1067.55 419.342 1525.16 1525.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1090 0.000256 512 150 2064 68544 2.75446 1.7056 102.192 68.27 175.055 175.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1020 0.000128 4096 50 1728 149832 28.4201 1136.68 838.899 2004.05 2004.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 630 3.2e-05 2048 160 1104 387072 162.083 55.976 1296.88 1670.14 3185.3 3185.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1350 0.000128 4096 280 2928 135072 23.1043 28.3828 1867.31 840.1 2758.98 2759.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 720 0.001024 4096 120 1392 15408 2.72998 94.1951 124.402 221.37 221.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1710 0.001024 2048 220 288 18000 1.37421 11.7122 52.5257 65.6522 65.7121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 610 3.2e-05 1024 110 864 446976 72.0357 26.8682 571.936 835.173 1506.23 1506.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 530 0.000256 1024 110 480 46080 7.84614 3.38131 35.5628 123.008 169.955 170.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 3.2e-05 512 185 864 184320 67.4061 12.8432 90.2374 395.807 566.572 566.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 810 0.000128 2048 180 3072 117504 23.6474 14.3449 739.694 417.675 1195.49 1195.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1090 0.000256 512 150 2064 67968 2.73859 1.69702 70.7348 67.7358 143.043 143.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1020 0.000128 4096 50 1728 149760 28.4284 781.867 838.101 1648.44 1648.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 630 3.2e-05 2048 160 1104 377856 162.432 55.3623 875.212 1656.41 2749.64 2749.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1350 0.000128 4096 280 2928 135072 23.0685 28.369 1285.61 838.785 2175.9 2175.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 720 0.001024 4096 120 1392 15264 2.72179 65.0367 123.915 191.716 191.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1710 0.001024 2048 220 288 17856 1.36602 7.87523 52.2818 61.5659 61.6223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 610 3.2e-05 1024 110 864 442368 71.6223 26.5789 393.529 828.415 1320.36 1320.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 530 0.000256 1024 110 480 43776 7.8384 3.33824 23.761 120.435 155.533 155.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 3.2e-05 512 185 864 165888 72.8094 13.071 69.1074 408.22 563.483 563.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 810 0.000128 2048 180 3072 117504 23.7399 14.3706 629.706 417.785 1085.73 1085.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1090 0.000256 512 150 2064 67392 2.79933 1.70813 59.7291 68.2578 132.63 132.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1020 0.000128 4096 50 1728 149688 28.4124 664.376 838.104 1530.94 1531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 630 3.2e-05 2048 160 1104 387072 162.166 56.0694 762.05 1668.96 2649.47 2649.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1350 0.000128 4096 280 2928 134784 23.1203 28.3869 1089.5 837.712 1978.8 1978.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 720 0.001024 4096 120 1392 15120 2.7095 54.4326 123.534 180.718 180.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1710 0.001024 2048 220 288 17712 1.36224 7.27859 52.0893 60.7744 60.8297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 610 3.2e-05 1024 110 864 442368 72.6876 26.8675 335.164 834.744 1269.69 1269.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 530 0.000256 1024 110 480 44928 7.7952 3.34448 20.8649 121.151 153.312 153.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 3.2e-05 512 185 864 147456 72.014 12.8266 61.7759 396.188 543.078 543.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 810 0.000128 2048 180 3072 115200 23.6528 14.3294 619.812 415.182 1073.1 1073.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1090 0.000256 512 150 2064 66816 2.71261 1.67526 59.1607 67.9657 131.643 131.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1020 0.000128 4096 50 1728 149472 28.416 665.611 837.931 1532 1532.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 630 3.2e-05 2048 160 1104 368640 161.336 54.7041 730.828 1633.8 2580.89 2581.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1350 0.000128 4096 280 2928 134208 23.0008 28.3333 1085.04 836.373 1972.82 1972.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 720 0.001024 4096 120 1392 14976 2.70102 55.5008 123.67 181.916 181.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1710 0.001024 2048 220 288 17568 1.35478 7.26909 51.936 60.6025 60.6572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 610 3.2e-05 1024 110 864 423936 72.2646 26.2353 322.259 818.32 1239.3 1239.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 530 0.000256 1024 110 480 41472 7.69946 3.2465 20.4618 116.733 148.294 148.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 3.2e-05 512 185 864 204800 68.9515 13.1567 141.298 412.176 635.861 636.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 810 0.000128 2048 180 3072 118400 23.7073 14.4274 1059.42 419.062 1516.75 1516.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1090 0.000256 512 150 2064 67840 2.7479 1.69766 99.3202 69.1156 173.014 173.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 0.000128 4096 50 1728 149760 28.3997 1124.13 837.688 1990.27 1990.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 630 3.2e-05 2048 160 1104 389120 162.354 56.1063 1286.74 1675.78 3181.21 3181.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1350 0.000128 4096 280 2928 135040 23.0738 28.3727 1848.37 837.958 2737.85 2737.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 720 0.001024 4096 120 1392 15360 2.72179 93.0479 127.339 223.154 223.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1710 0.001024 2048 220 288 18000 1.37011 11.2763 52.4901 65.1814 65.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 610 3.2e-05 1024 110 864 450560 71.9349 26.9215 564.923 837.683 1501.68 1501.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 530 0.000256 1024 110 480 46080 7.77654 3.36502 35.3004 121.657 168.253 168.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 3.2e-05 512 185 864 204800 68.8732 13.1471 100.99 412.352 595.641 595.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 810 0.000128 2048 180 3072 116480 23.6181 14.3514 747.719 415.976 1201.8 1201.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1090 0.000256 512 150 2064 66560 2.74624 1.69024 69.9868 67.2663 141.825 141.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1020 0.000128 4096 50 1728 149600 28.4137 795.824 837.453 1661.74 1661.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 630 3.2e-05 2048 160 1104 389120 161.948 56.0333 920.534 1676.36 2815.1 2815.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1350 0.000128 4096 280 2928 134720 23.0354 28.3336 1308.99 836.929 2197.37 2197.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 720 0.001024 4096 120 1392 15200 2.7175 66.2121 123.56 192.536 192.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1710 0.001024 2048 220 288 17920 1.37152 8.08778 52.5066 62.0137 62.0709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 610 3.2e-05 1024 110 864 450560 71.8177 26.8861 410.904 838.062 1347.89 1348.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 530 0.000256 1024 110 480 46080 7.77786 3.36826 25.7623 121.795 158.861 158.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 3.2e-05 512 185 864 184320 71.3579 13.1556 76.31 412.691 573.791 573.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 810 0.000128 2048 180 3072 117120 23.7319 14.4534 622.549 418.198 1079.07 1079.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1090 0.000256 512 150 2064 67200 2.73731 1.6896 59.2288 67.5922 131.382 131.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1020 0.000128 4096 50 1728 149520 28.4121 655.223 838.015 1521.7 1521.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 630 3.2e-05 2048 160 1104 368640 164.448 55.1916 719.994 1650.27 2590.12 2590.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1350 0.000128 4096 280 2928 134880 23.0834 28.3918 1081.73 838.796 1972.08 1972.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 720 0.001024 4096 120 1392 15120 2.71453 53.9895 123.749 180.497 180.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1710 0.001024 2048 220 288 17760 1.36803 7.06022 52.3272 60.7996 60.8563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 610 3.2e-05 1024 110 864 430080 72.703 26.4703 323.152 825.152 1247.7 1247.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 530 0.000256 1024 110 480 46080 7.80134 3.3751 21.7259 121.323 154.38 154.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 3.2e-05 512 185 864 163840 67.2373 12.628 63.9763 385.262 529.378 529.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 810 0.000128 2048 180 3072 115200 23.5264 14.2639 572.07 413.262 1023.26 1023.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1090 0.000256 512 150 2064 66560 2.76662 1.68582 54.5099 67.1398 126.237 126.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1020 0.000128 4096 50 1728 149440 28.4266 612.306 838.032 1478.81 1478.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 630 3.2e-05 2048 160 1104 368640 164.489 55.1608 675.201 1650.03 2545.1 2545.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1350 0.000128 4096 280 2928 134400 23.0537 28.3198 1002.04 836.652 1890.14 1890.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 720 0.001024 4096 120 1392 15040 2.7136 51.8294 123.144 177.73 177.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1710 0.001024 2048 220 288 17600 1.35651 6.23658 52.11 59.7472 59.8071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 610 3.2e-05 1024 110 864 430080 72.6897 26.4416 302.344 825.103 1226.8 1226.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 530 0.000256 1024 110 480 46080 7.80758 3.37104 20.9309 121.574 153.836 153.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 3.2e-05 512 185 900 262144 63.1966 13.3407 160.961 418.052 655.844 656.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 810 0.000128 2048 180 3100 118528 23.8241 14.4501 958.454 419.364 1416.23 1416.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1090 0.000256 512 150 2050 68864 2.75178 1.71008 88.7084 68.0812 161.378 161.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1020 0.000128 4096 50 1700 149952 28.4224 981.637 838.683 1848.79 1848.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 630 3.2e-05 2048 160 1100 382976 164.726 56.0046 1258.12 1676.75 3155.83 3156.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1350 0.000128 4096 280 2950 135296 23.042 28.3341 1653.42 838.642 2543.52 2543.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 720 0.001024 4096 120 1400 15424 2.73062 83.7008 124.575 211.049 211.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1710 0.001024 2048 220 300 17984 1.3783 10.5099 52.5373 64.4679 64.5254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 610 3.2e-05 1024 110 900 444416 72.7307 26.882 508.19 855.916 1463.94 1464.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 530 0.000256 1024 110 500 46592 7.89053 3.40592 51.4776 123.185 186.136 186.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 3.2e-05 512 185 900 262144 63.2759 13.3447 104.596 417.733 599.223 599.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 810 0.000128 2048 180 3100 118272 23.7001 14.3446 603.882 419.098 1061.16 1061.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1090 0.000256 512 150 2050 68608 2.74925 1.70371 56.8656 69.6686 131.117 131.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1020 0.000128 4096 50 1700 149888 28.4086 620.001 837.878 1486.33 1486.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 630 3.2e-05 2048 160 1100 380928 165.185 55.9034 1964.87 1669.93 3856.11 3856.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1350 0.000128 4096 280 2950 135296 23.0726 28.3384 1045.88 838.135 1935.51 1935.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 720 0.001024 4096 120 1400 15360 2.72397 52.8569 124.195 179.823 179.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1710 0.001024 2048 220 300 17920 1.37136 6.74406 52.4041 60.5636 60.6208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 610 3.2e-05 1024 110 900 442368 72.5613 26.8308 333.318 837.104 1270.02 1270.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 530 0.000256 1024 110 500 46080 7.9471 3.42758 49.0672 123.984 184.584 184.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 550 3.2e-05 512 185 900 245760 63.753 13.1398 81.2261 412.314 570.703 570.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 810 0.000128 2048 180 3100 118272 23.6417 14.345 495.965 418.563 952.649 952.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1090 0.000256 512 150 2050 68352 2.74522 1.69958 46.8515 68.3541 119.788 119.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1020 0.000128 4096 50 1700 149856 28.4107 508.563 837.938 1374.96 1375.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 630 3.2e-05 2048 160 1100 374784 166.047 55.8348 1949.12 1664.76 3835.98 3836.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1350 0.000128 4096 280 2950 135168 23.0332 28.33 853.746 838.067 1743.25 1743.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 720 0.001024 4096 120 1400 15360 2.72794 43.3956 124.303 170.469 170.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1710 0.001024 2048 220 300 17856 1.3649 5.6727 52.3245 59.4048 59.4585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 610 3.2e-05 1024 110 900 436224 73.0423 26.7469 272.461 835.473 1207.94 1208.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 530 0.000256 1024 110 500 44544 7.89446 3.36355 50.2153 121.983 183.616 183.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 3.2e-05 512 185 900 266240 63.1276 13.4013 153.868 419.48 650.153 650.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 810 0.000128 2048 180 3100 118400 23.7781 14.3753 886.747 419.414 1344.45 1344.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1090 0.000256 512 150 2050 68800 2.76928 1.70995 82.849 69.198 156.658 156.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1020 0.000128 4096 50 1700 149960 28.4365 909.726 838.857 1777.06 1777.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 630 3.2e-05 2048 160 1100 384000 164.387 56.1334 1055.71 1677.64 2954.09 2954.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1350 0.000128 4096 280 2950 135280 23.1735 28.3917 1529.35 838.797 2419.79 2419.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 720 0.001024 4096 120 1400 15400 2.72486 77.2071 124.635 204.61 204.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1710 0.001024 2048 220 300 17960 1.37088 9.75146 52.4975 63.6627 63.7195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 610 3.2e-05 1024 110 900 445440 72.7324 26.9438 479.204 838.561 1417.66 1417.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 530 0.000256 1024 110 500 46720 7.932 3.4263 29.6303 124.658 165.801 165.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 3.2e-05 512 185 900 245760 63.8584 13.1584 92.2369 412.232 581.757 581.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 810 0.000128 2048 180 3100 118400 23.7014 14.3555 569.721 419.131 1027.04 1027.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1090 0.000256 512 150 2050 67840 2.74848 1.69638 52.6481 68.5473 125.773 125.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1020 0.000128 4096 50 1700 149920 28.4225 584.919 838.056 1451.44 1451.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 630 3.2e-05 2048 160 1100 384000 164.366 56.2881 741.223 1675.8 2637.9 2638.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1350 0.000128 4096 280 2950 135200 23.0989 28.373 979.814 838.219 1869.58 1869.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 720 0.001024 4096 120 1400 15360 2.72912 50.1531 124.337 177.263 177.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1710 0.001024 2048 220 300 17920 1.37142 6.32832 52.4438 60.1846 60.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 610 3.2e-05 1024 110 900 445440 72.5753 26.9169 306.912 840.12 1246.74 1246.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 530 0.000256 1024 110 500 44800 7.88685 3.36896 42.9256 122.185 176.535 176.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 3.2e-05 512 185 900 245760 63.9251 13.173 77.7043 412.608 567.689 567.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 810 0.000128 2048 180 3100 117120 23.7763 14.3748 470.608 417.874 926.769 926.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1090 0.000256 512 150 2050 68160 2.77645 1.70979 44.7533 68.5149 117.89 118.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1020 0.000128 4096 50 1700 149880 28.4439 488.333 838.758 1355.58 1355.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 630 3.2e-05 2048 160 1100 376320 166.431 56.0189 708.207 1670.15 2601.04 2601.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1350 0.000128 4096 280 2950 135120 23.1364 28.3805 816.922 838.152 1706.67 1706.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 720 0.001024 4096 120 1400 15240 2.7191 41.6238 123.786 168.175 168.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1710 0.001024 2048 220 300 17880 1.37011 5.56509 52.4909 59.4692 59.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 610 3.2e-05 1024 110 900 437760 73.4856 27.033 253.731 835.233 1189.71 1189.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 530 0.000256 1024 110 500 44160 7.97514 3.3751 42.0318 121.098 174.654 174.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 3.2e-05 512 185 900 245760 63.7933 13.1446 67.0281 412.291 556.533 556.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 810 0.000128 2048 180 3100 116480 23.6162 14.3442 404.35 415.908 858.349 858.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1090 0.000256 512 150 2050 66560 2.74742 1.6855 37.7225 67.9582 110.247 110.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1020 0.000128 4096 50 1700 149760 28.4174 420.732 837.619 1286.81 1286.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 630 3.2e-05 2048 160 1100 378880 166.747 56.0021 1571.77 1675.64 3470.4 3470.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1350 0.000128 4096 280 2950 134720 23.0386 28.3382 703.066 836.901 1591.42 1591.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 720 0.001024 4096 120 1400 15200 2.71626 36.0428 122.612 161.416 161.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1710 0.001024 2048 220 300 17760 1.36662 4.62064 52.2278 58.259 58.3154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 610 3.2e-05 1024 110 900 440320 73.3122 26.8882 227.713 838.006 1166.13 1166.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 530 0.000256 1024 110 500 43520 8.00621 3.38918 40.5571 121.409 173.523 173.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 3.2e-05 512 185 900 245760 63.841 13.1587 191.44 412.212 680.931 681.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 810 0.000128 2048 180 3100 118272 23.6522 14.3589 1210.93 418.366 1667.45 1667.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1090 0.000256 512 150 2050 68736 2.75318 1.70819 111.277 69.6902 185.562 185.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 0.000128 4096 50 1700 149952 28.4516 1237.42 838.068 2103.99 2104.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 630 3.2e-05 2048 160 1100 380928 164.906 55.9617 1430.99 1672.63 3324.7 3324.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1350 0.000128 4096 280 2950 135360 23.0718 28.3791 2075.98 838.198 2965.7 2965.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 720 0.001024 4096 120 1400 15408 2.72998 104.985 125.342 233.101 233.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1710 0.001024 2048 220 300 17952 1.36822 13.1054 52.4513 66.9666 67.0249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 610 3.2e-05 1024 110 900 442368 72.9993 26.8902 657.026 839.381 1596.52 1596.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 530 0.000256 1024 110 500 46080 7.86813 3.39891 40.0446 123.583 175.05 175.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 3.2e-05 512 185 900 245760 63.7793 13.142 122.854 412.595 612.647 612.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 810 0.000128 2048 180 3100 118272 23.642 14.3855 752.755 418.839 1209.76 1209.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1090 0.000256 512 150 2050 68352 2.73904 1.69984 70.7743 68.3945 143.738 143.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1020 0.000128 4096 50 1700 149856 28.4101 769.979 838.494 1636.93 1636.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 630 3.2e-05 2048 160 1100 374784 165.155 55.6798 873.656 1665.96 2760.67 2760.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1350 0.000128 4096 280 2950 135168 23.0193 28.3382 1287.95 838.52 2177.9 2177.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 720 0.001024 4096 120 1400 15360 2.73648 65.2428 124.391 192.412 192.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1710 0.001024 2048 220 300 17856 1.36861 8.43162 52.3615 62.2041 62.2612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 610 3.2e-05 1024 110 900 436224 73.0993 26.725 399.864 833.069 1332.97 1333.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 530 0.000256 1024 110 500 44544 7.87053 3.36397 24.4294 122.366 158.186 158.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 3.2e-05 512 185 900 221184 62.9388 12.8389 90.9421 396.144 563.139 563.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 810 0.000128 2048 180 3100 117504 23.6429 14.4261 610.34 417.941 1066.48 1066.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1090 0.000256 512 150 2050 67968 2.73757 1.69427 57.6619 69.1532 131.382 131.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1020 0.000128 4096 50 1700 149760 28.4182 628.932 838.249 1495.64 1495.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 630 3.2e-05 2048 160 1100 368640 165.612 55.3677 702.492 1657.8 2581.49 2581.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1350 0.000128 4096 280 2950 135072 23.11 28.3709 1052.11 838.798 1942.46 1942.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 720 0.001024 4096 120 1400 15264 2.72384 53.4097 124.215 180.39 180.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1710 0.001024 2048 220 300 17856 1.37011 6.71078 52.4888 60.611 60.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 610 3.2e-05 1024 110 900 433152 72.8526 26.5784 323.795 829.156 1252.59 1252.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 530 0.000256 1024 110 500 43776 7.84038 3.33414 19.5114 120.569 151.413 151.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 3.2e-05 512 185 900 196608 65.9332 12.8289 69.5666 395.84 544.447 544.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 810 0.000128 2048 180 3100 116736 23.6759 14.3223 518.123 416.693 972.943 973.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1090 0.000256 512 150 2050 67584 2.7335 1.68694 49.2674 67.8375 121.655 121.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1020 0.000128 4096 50 1700 149760 28.4221 536.214 837.8 1402.48 1402.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 630 3.2e-05 2048 160 1100 368640 164.577 55.0461 833.306 1648.32 2701.46 2701.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1350 0.000128 4096 280 2950 134784 23.0486 28.3309 894.524 837.331 1783.32 1783.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 720 0.001024 4096 120 1400 15168 2.71677 45.3196 123.935 172.011 172.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1710 0.001024 2048 220 300 17664 1.3617 6.18208 52.0561 59.6412 59.6992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 610 3.2e-05 1024 110 900 430080 72.6777 26.4327 274.941 824.45 1198.72 1198.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 530 0.000256 1024 110 500 43008 8.00947 3.36512 54.8274 121.329 187.705 187.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 3.2e-05 512 185 900 258048 62.8631 13.2079 186.02 413.954 676.32 676.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 810 0.000128 2048 180 3100 118272 23.7527 14.373 1115.04 418.754 1572.07 1572.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1090 0.000256 512 150 2050 68544 2.76867 1.70803 103.007 70.0478 177.664 177.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 0.000128 4096 50 1700 149912 28.4224 1138.25 838.615 2005.34 2005.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 630 3.2e-05 2048 160 1100 383488 164.204 56.1917 1333.94 1692.48 3247.04 3247.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1350 0.000128 4096 280 2950 135296 23.1465 28.391 1907.53 838.667 2797.81 2797.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 720 0.001024 4096 120 1400 15400 2.7287 95.7604 125.433 223.967 224.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1710 0.001024 2048 220 300 17920 1.36675 12.3025 52.4248 66.1364 66.1962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 610 3.2e-05 1024 110 900 444416 72.6955 26.9251 609.612 837.137 1546.58 1546.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 530 0.000256 1024 110 500 46592 7.91648 3.41354 37.6524 125.253 174.391 174.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 3.2e-05 512 185 900 229376 64.0099 18.7988 109.839 404.022 596.947 597.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 810 0.000128 2048 180 3100 118272 23.6719 14.3552 704.202 418.53 1160.89 1161.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1090 0.000256 512 150 2050 68096 2.77616 1.70797 67.2642 68.6012 140.487 140.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1020 0.000128 4096 50 1700 149856 28.4244 719.317 837.886 1585.67 1585.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 630 3.2e-05 2048 160 1100 379904 165.108 56.071 834.601 1672.78 2728.78 2728.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1350 0.000128 4096 280 2950 135296 23.0948 28.3792 1212.26 838.148 2101.95 2102.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 720 0.001024 4096 120 1400 15344 2.73203 61.4212 124.29 188.485 188.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1710 0.001024 2048 220 300 17808 1.36221 8.10614 52.226 61.7379 61.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 610 3.2e-05 1024 110 900 444416 72.5695 26.8988 383.766 836.662 1320.12 1320.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 530 0.000256 1024 110 500 44800 7.90029 3.3799 23.3112 122.712 157.46 157.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 3.2e-05 512 185 900 215040 65.8521 13.0668 83.8531 404.396 567.458 567.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 810 0.000128 2048 180 3100 118272 23.7471 14.3821 579.814 419.032 1037.11 1037.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1090 0.000256 512 150 2050 68544 2.78163 1.71213 55.1939 68.7728 128.592 128.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 0.000128 4096 50 1700 149688 28.4576 592.39 837.974 1458.87 1458.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 630 3.2e-05 2048 160 1100 376320 166.549 56.0435 682.529 1674.32 2579.67 2579.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1350 0.000128 4096 280 2950 135072 23.1424 28.3781 993.845 837.879 1883.32 1883.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 720 0.001024 4096 120 1400 15288 2.73613 50.3146 124.307 177.4 177.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1710 0.001024 2048 220 300 17808 1.36963 6.63738 52.426 60.476 60.5352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 610 3.2e-05 1024 110 900 440832 73.3901 26.9198 311.344 837.358 1249.22 1249.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 530 0.000256 1024 110 500 45696 8.02077 3.42835 19.4164 122.862 153.885 154.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 3.2e-05 512 185 900 172032 66.2496 12.6293 60.7814 384.873 524.811 525.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 810 0.000128 2048 180 3100 118272 23.6506 14.4015 523.041 418.835 980.066 980.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1090 0.000256 512 150 2050 66304 2.77504 1.69251 47.9865 69.2659 121.856 121.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1020 0.000128 4096 50 1700 149632 28.4358 535.108 837.288 1400.88 1400.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 630 3.2e-05 2048 160 1100 372736 163.87 55.2521 609.788 1653.87 2483 2483.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1350 0.000128 4096 280 2950 134848 23.0273 28.3266 894.733 837.495 1783.66 1783.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 720 0.001024 4096 120 1400 15232 2.72595 44.689 124.846 172.306 172.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1710 0.001024 2048 220 300 17696 1.36368 5.63302 52.2295 59.2706 59.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 610 3.2e-05 1024 110 900 430080 73.0448 26.5134 274.561 827.018 1201.36 1201.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 530 0.000256 1024 110 500 43008 7.79392 3.30227 17.0606 119.538 147.85 147.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 3.2e-05 512 185 900 262144 63.3081 13.3483 189.69 418.128 684.752 684.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 810 0.000128 2048 180 3100 118272 23.7158 14.6044 1097.82 419.494 1555.76 1555.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1090 0.000256 512 150 2050 68608 2.75078 1.70266 102.232 68.9948 175.816 175.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1020 0.000128 4096 50 1700 149888 28.4221 1124.74 838.611 1991.82 1991.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 630 3.2e-05 2048 160 1100 380928 164.395 55.8948 1303.07 1671.5 3195.1 3195.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1350 0.000128 4096 280 2950 135296 23.0673 28.3558 1889.5 838.907 2779.91 2779.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 720 0.001024 4096 120 1400 15360 2.72774 94.6419 123.173 220.585 220.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1710 0.001024 2048 220 300 17920 1.37158 12.0955 52.4529 65.9623 66.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 610 3.2e-05 1024 110 900 442368 72.5791 26.8193 590.978 835.853 1526.45 1526.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 530 0.000256 1024 110 500 46080 7.91872 3.40723 36.3937 122.883 170.763 170.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 3.2e-05 512 185 900 262144 63.2817 13.3407 122.329 418.157 617.382 617.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 810 0.000128 2048 180 3100 117760 23.6477 14.4282 706.618 418.281 1163.11 1163.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1090 0.000256 512 150 2050 68608 2.75341 1.70365 65.4124 68.5509 138.554 138.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1020 0.000128 4096 50 1700 149760 28.4158 724.253 838.268 1590.98 1591.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 630 3.2e-05 2048 160 1100 376832 165.718 55.865 835.782 1671.68 2729.26 2729.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1350 0.000128 4096 280 2950 134912 23.0529 28.3278 1220.74 837.937 2110.14 2110.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 720 0.001024 4096 120 1400 15232 2.71155 61.4748 123.765 187.995 188.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1710 0.001024 2048 220 300 17792 1.36323 8.15309 52.281 61.8395 61.8967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 610 3.2e-05 1024 110 900 442368 72.6019 26.8274 381.272 836.115 1317.03 1317.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 530 0.000256 1024 110 500 45056 8.00077 3.41232 23.799 114.469 149.838 149.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 3.2e-05 512 185 900 196608 65.9094 12.8288 78.6048 396.217 553.837 554.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 810 0.000128 2048 180 3100 116736 23.6717 14.422 589.859 417.226 1045.31 1045.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1090 0.000256 512 150 2050 67584 2.72902 1.68422 53.6564 67.8777 126.082 126.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1020 0.000128 4096 50 1700 149760 28.4125 617.699 838.616 1484.77 1484.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 630 3.2e-05 2048 160 1100 368640 164.474 55.0397 696.646 1649.88 2566.26 2566.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1350 0.000128 4096 280 2950 134784 23.038 28.3342 1037.95 838.124 1927.52 1927.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 720 0.001024 4096 120 1400 15168 2.7136 52.028 123.968 178.753 178.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1710 0.001024 2048 220 300 17664 1.36445 7.21901 52.1074 60.7344 60.7916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 610 3.2e-05 1024 110 900 430080 72.6974 26.4341 317.231 825.147 1241.72 1241.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 530 0.000256 1024 110 500 43008 8.01251 3.37053 19.7219 121.402 152.666 152.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 3.2e-05 512 185 900 196608 65.9745 12.8306 68.4962 396.177 543.75 543.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 810 0.000128 2048 180 3100 116736 23.8035 14.3377 521.428 418.537 978.234 978.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1090 0.000256 512 150 2050 67584 2.7895 1.70733 46.7998 68.6942 120.121 120.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1020 0.000128 4096 50 1700 149504 28.4221 547.187 837.396 1413.05 1413.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 630 3.2e-05 2048 160 1100 376832 165.857 55.9599 633.024 1671.64 2526.7 2526.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1350 0.000128 4096 280 2950 134656 23.0479 28.3207 920.825 837.353 1809.62 1809.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 720 0.001024 4096 120 1400 15104 2.71155 45.876 123.214 171.844 171.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1710 0.001024 2048 220 300 17664 1.36192 6.48637 52.2667 60.1581 60.2152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 610 3.2e-05 1024 110 900 442368 72.608 26.9093 288.432 835.919 1224.08 1224.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 530 0.000256 1024 110 500 45056 8.02842 3.41606 18.561 122.659 152.816 152.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 3.2e-05 512 185 900 239616 63.8015 13.0703 177.904 408.112 663.163 663.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 810 0.000128 2048 180 3100 118080 23.7673 14.412 1123.99 418.944 1581.25 1581.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1090 0.000256 512 150 2050 68544 2.75235 1.70544 105.289 69.6621 179.545 179.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1020 0.000128 4096 50 1700 149904 28.4313 1161.23 837.935 2027.64 2027.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 630 3.2e-05 2048 160 1100 377856 165.491 55.9886 1318.5 1668.53 3208.73 3208.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1350 0.000128 4096 280 2950 135216 23.1119 28.3832 1945.8 837.876 2835.25 2835.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 720 0.001024 4096 120 1400 15336 2.71974 97.4296 124.039 224.231 224.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1710 0.001024 2048 220 300 17928 1.37014 12.2024 52.4472 66.0637 66.1215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 610 3.2e-05 1024 110 900 442368 72.7046 26.8671 600.861 834.532 1535.18 1535.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 530 0.000256 1024 110 500 46080 7.8448 3.38352 37.0734 121.856 170.317 170.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 3.2e-05 512 185 900 221184 62.9384 12.8453 116.988 396.069 589.123 589.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 810 0.000128 2048 180 3100 117504 23.6645 14.3563 795.468 417.651 1251.27 1251.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1090 0.000256 512 150 2050 67968 2.73642 1.69632 74.3571 69.12 148.048 148.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1020 0.000128 4096 50 1700 149760 28.4305 822.872 837.676 1689.03 1689.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 630 3.2e-05 2048 160 1100 368640 165.669 55.3799 913.518 1657.54 2792.34 2792.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1350 0.000128 4096 280 2950 135072 23.0974 28.3821 1379.53 838.29 2269.38 2269.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 720 0.001024 4096 120 1400 15264 2.72102 69.691 125.112 197.57 197.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1710 0.001024 2048 220 300 17856 1.36877 8.7439 52.4532 62.61 62.6668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 610 3.2e-05 1024 110 900 433152 72.9125 26.585 419.443 832.049 1351.21 1351.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 530 0.000256 1024 110 500 43776 7.85206 3.33651 25.4183 122.052 158.816 158.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 3.2e-05 512 185 900 221184 66.1129 13.0719 97.8934 408.222 585.582 585.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 810 0.000128 2048 180 3100 117504 23.7309 14.3566 659.123 417.796 1115.14 1115.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1090 0.000256 512 150 2050 67392 2.79917 1.71162 61.3779 68.477 134.501 134.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1020 0.000128 4096 50 1700 149688 28.4177 679.481 837.559 1545.51 1545.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 630 3.2e-05 2048 160 1100 373248 166.671 55.9985 763.344 1668.97 2655.21 2655.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1350 0.000128 4096 280 2950 134784 23.1165 28.3791 1135.33 837.714 2024.62 2024.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 720 0.001024 4096 120 1400 15120 2.7177 56.9482 123.655 183.362 183.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1710 0.001024 2048 220 300 17712 1.36717 7.79494 52.2525 61.4569 61.5117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 610 3.2e-05 1024 110 900 442368 72.711 26.8692 357.571 834.648 1292.02 1292.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 530 0.000256 1024 110 500 44928 7.79018 3.3441 22.0707 121.569 154.928 155.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 3.2e-05 512 185 900 221184 62.9351 12.8274 92.5207 396.277 564.834 565.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 810 0.000128 2048 180 3100 115200 23.6516 14.3482 612.032 415.279 1065.45 1065.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1090 0.000256 512 150 2050 66816 2.7041 1.67402 57.6836 68.1989 130.397 130.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1020 0.000128 4096 50 1700 149472 28.4282 641.372 837.56 1507.4 1507.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 630 3.2e-05 2048 160 1100 350208 167.215 54.6839 683.589 1633.62 2539.33 2539.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1350 0.000128 4096 280 2950 134208 23.0257 28.3235 1068.05 836.564 1956.04 1956.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 720 0.001024 4096 120 1400 14976 2.70931 54.3124 124.346 181.411 181.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1710 0.001024 2048 220 300 17568 1.36243 7.41763 52.1076 60.9303 60.9874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 610 3.2e-05 1024 110 900 423936 72.258 26.2332 322.992 816.997 1238.69 1238.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 530 0.000256 1024 110 500 41472 7.70701 3.24813 20.2855 116.619 148.015 148.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 3.2e-05 512 185 900 184320 61.7887 11.9076 71.7506 371.492 517.216 517.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 810 0.000128 2048 180 3100 115200 24.034 14.3763 562.573 418.463 1019.58 1019.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1090 0.000256 512 150 2050 66240 2.8311 1.70845 52.7524 68.7437 126.166 126.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1020 0.000128 4096 50 1700 149400 28.4254 586.555 837.342 1452.37 1452.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 630 3.2e-05 2048 160 1100 368640 168.254 55.9806 656.999 1670.47 2551.93 2552.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1350 0.000128 4096 280 2950 134640 23.1547 28.3955 979.039 849.904 1880.57 1880.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 720 0.001024 4096 120 1400 14760 2.68358 48.4987 121.973 173.198 173.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1710 0.001024 2048 220 300 17640 1.37232 7.04717 52.4804 60.9439 61.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 610 3.2e-05 1024 110 900 437760 73.5476 26.8803 305.862 835.337 1241.84 1242.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 530 0.000256 1024 110 500 40320 7.99168 3.29318 18.7015 118.834 148.975 149.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 3.2e-05 512 185 900 245760 63.862 13.1562 177.192 412.625 667.107 667.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 810 0.000128 2048 180 3100 118400 23.6949 14.3585 1099.06 419.541 1556.79 1556.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1090 0.000256 512 150 2050 67840 2.74646 1.6975 102.523 68.7459 175.851 175.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 0.000128 4096 50 1700 149920 28.4377 1125.45 838.857 1992.79 1992.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 630 3.2e-05 2048 160 1100 384000 164.121 56.1014 1305.33 1677.04 3202.81 3202.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1350 0.000128 4096 280 2950 135200 23.0813 28.3771 1880.57 838.968 2771.07 2771.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 720 0.001024 4096 120 1400 15360 2.72566 95.3092 124.311 222.388 222.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1710 0.001024 2048 220 300 17920 1.36989 12.0054 52.4962 65.9141 65.9699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 610 3.2e-05 1024 110 900 445440 72.593 26.9288 594.484 838.64 1532.86 1533.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 530 0.000256 1024 110 500 44800 7.86179 3.36739 35.3951 122.819 169.598 169.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 3.2e-05 512 185 900 245760 63.7974 13.1493 122.487 412.687 612.402 612.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 810 0.000128 2048 180 3100 116480 23.6158 14.3362 741.814 416.311 1196.21 1196.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1090 0.000256 512 150 2050 66560 2.74813 1.6833 68.2362 68.6884 141.496 141.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1020 0.000128 4096 50 1700 149760 28.4092 770.693 838.424 1637.57 1637.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 630 3.2e-05 2048 160 1100 378880 165.76 56.0251 883.038 1677.26 2782.31 2782.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1350 0.000128 4096 280 2950 134720 23.0103 28.3361 1284.42 837.601 2173.44 2173.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 720 0.001024 4096 120 1400 15200 2.71709 65.536 123.771 192.067 192.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1710 0.001024 2048 220 300 17760 1.36602 8.248 52.2813 61.9377 61.9982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 610 3.2e-05 1024 110 900 440320 73.2819 26.889 401.169 838.906 1340.46 1340.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 530 0.000256 1024 110 500 43520 7.97808 3.37146 23.5467 125.882 160.936 161.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 3.2e-05 512 185 900 245760 63.875 13.1702 104.495 412.734 594.551 594.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 810 0.000128 2048 180 3100 117120 23.7357 14.3597 634.382 418.246 1090.86 1090.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1090 0.000256 512 150 2050 67200 2.74547 1.68755 59.2753 67.9222 131.762 131.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 0.000128 4096 50 1700 149760 28.4338 660.263 838.861 1527.6 1527.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 630 3.2e-05 2048 160 1100 368640 164.468 55.1478 729.179 1649.97 2599 2599.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1350 0.000128 4096 280 2950 134880 23.0929 28.3894 1110.46 839.645 2001.66 2001.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 720 0.001024 4096 120 1400 15120 2.71731 54.8473 123.874 181.48 181.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1710 0.001024 2048 220 300 17760 1.37011 7.36202 52.4999 61.2741 61.3315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 610 3.2e-05 1024 110 900 430080 72.72 26.4804 332.734 825.17 1257.32 1257.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 530 0.000256 1024 110 500 42240 8.07421 3.37715 20.2558 121.335 153.199 153.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 3.2e-05 512 185 900 163840 67.1938 12.6307 65.3581 384.887 530.347 530.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 810 0.000128 2048 180 3100 115200 23.5372 14.2624 577.251 412.862 1028.05 1028.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1090 0.000256 512 150 2050 66560 2.76339 1.6896 54.1777 67.4488 126.213 126.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1020 0.000128 4096 50 1700 149440 28.4242 603.714 836.661 1468.84 1468.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 630 3.2e-05 2048 160 1100 368640 164.483 55.2324 677.285 1648.39 2545.61 2545.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1350 0.000128 4096 280 2950 134400 23.0587 28.3238 1006.31 835.836 1893.61 1893.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 720 0.001024 4096 120 1400 15040 2.71155 51.5544 123.156 177.465 177.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1710 0.001024 2048 220 300 17600 1.3657 6.54138 52.222 60.1739 60.2326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 610 3.2e-05 1024 110 900 430080 72.6945 26.5956 308.861 824.365 1232.74 1232.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 530 0.000256 1024 110 500 40960 8.18838 3.3792 18.5467 120.426 150.698 150.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 3.2e-05 512 185 900 204800 68.9916 13.1604 78.0226 412.799 573.241 573.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 810 0.000128 2048 180 3100 115200 23.5402 14.2725 554.737 413.482 1006.16 1006.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1090 0.000256 512 150 2050 67200 2.74678 1.68755 52.5668 68.5327 125.668 125.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1020 0.000128 4096 50 1700 149600 28.4337 579.817 838.76 1447.05 1447.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 630 3.2e-05 2048 160 1100 358400 167.519 55.1462 629.205 1650.21 2502.3 2502.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1350 0.000128 4096 280 2950 133600 23.0463 28.3423 961.798 835.362 1848.62 1848.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 720 0.001024 4096 120 1400 14800 2.68771 49.3452 123.219 175.296 175.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1710 0.001024 2048 220 300 17600 1.36701 6.24435 52.4881 60.1421 60.1996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 610 3.2e-05 1024 110 900 435200 71.9454 26.4707 297.531 825.272 1221.43 1221.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 530 0.000256 1024 110 500 44800 7.90915 3.37766 20.3851 122.585 154.415 154.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 3.2e-05 512 185 900 221184 68.3212 13.3466 126.987 418.091 627.02 627.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 810 0.000128 2048 180 3120 118528 23.6538 14.3988 883.345 419.401 1340.93 1341.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1090 0.000256 512 150 2040 69120 2.74854 1.7065 81.6963 66.5115 152.796 152.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1020 0.000128 4096 50 1740 149824 28.3893 923.685 838.963 1791.08 1791.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 630 3.2e-05 2048 160 1080 378880 166.234 56.1643 1121.24 1676.9 3020.77 3020.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1350 0.000128 4096 280 2940 135168 23.0331 28.3402 1516.74 838.745 2406.93 2407.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 720 0.001024 4096 120 1440 15296 2.73203 78.0369 124.769 205.582 205.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1710 0.001024 2048 220 300 17984 1.37421 9.72458 52.5394 63.6811 63.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 610 3.2e-05 1024 110 900 432128 74.6906 26.9005 460.6 838.554 1400.96 1401.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 530 0.000256 1024 110 480 46080 7.94618 3.40877 45.364 124.334 181.226 181.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 3.2e-05 512 185 900 212992 69.1539 13.3461 80.5307 418.124 581.425 581.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 810 0.000128 2048 180 3120 118272 23.6993 14.424 577.344 419.501 1035.1 1035.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1090 0.000256 512 150 2040 68608 2.75021 1.70394 53.1604 69.9932 127.743 127.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1020 0.000128 4096 50 1740 149760 28.3759 603.261 838.791 1470.48 1470.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 630 3.2e-05 2048 160 1080 376832 166.153 55.9247 809.205 1671.53 2703.04 2703.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1350 0.000128 4096 280 2940 135168 23.082 28.3507 988.14 838.894 1878.55 1878.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 720 0.001024 4096 120 1440 15232 2.7256 50.9985 125.33 179.098 179.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1710 0.001024 2048 220 300 17920 1.36982 6.42192 52.453 60.287 60.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 610 3.2e-05 1024 110 900 430080 74.6192 26.8301 307.391 835.971 1245.02 1245.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 530 0.000256 1024 110 480 46080 7.95891 3.42826 43.5001 124.614 179.654 179.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 550 3.2e-05 512 185 900 196608 69.8204 13.1458 62.0345 416.199 561.474 561.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 810 0.000128 2048 180 3120 118272 23.6232 14.3799 470.632 422.504 931.269 931.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1090 0.000256 512 150 2040 68352 2.74611 1.69779 44.1843 69.4546 118.213 118.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1020 0.000128 4096 50 1740 149760 28.3726 489.818 846.105 1364.34 1364.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 630 3.2e-05 2048 160 1080 374784 166.371 55.7561 1761.42 1680.89 3664.65 3664.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1350 0.000128 4096 280 2940 134976 23.0203 28.3341 799.107 845.964 1696.5 1696.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 720 0.001024 4096 120 1440 15168 2.71818 41.3484 124.886 168.997 169.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1710 0.001024 2048 220 300 17856 1.36339 5.24083 52.8179 59.4638 59.5232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 610 3.2e-05 1024 110 900 423936 74.971 26.7245 250.831 840.378 1193.12 1193.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 530 0.000256 1024 110 480 44544 7.91443 3.38326 44.5473 123.556 179.551 179.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 550 3.2e-05 512 185 900 196608 71.1273 13.3454 53.3268 418.109 556.183 556.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 810 0.000128 2048 180 3120 117760 23.6515 14.3378 402.76 418.241 859.118 859.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1090 0.000256 512 150 2040 68608 2.75446 1.70394 37.9313 68.7822 111.303 111.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1020 0.000128 4096 50 1740 149632 28.3492 421.538 838.264 1288.2 1288.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 630 3.2e-05 2048 160 1080 376832 166.916 55.9361 1764.47 1671.68 3659.21 3659.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1350 0.000128 4096 280 2940 134912 23.0509 28.332 693.805 837.862 1583.12 1583.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 720 0.001024 4096 120 1440 15104 2.71974 35.8584 123.849 162.469 162.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1710 0.001024 2048 220 300 17792 1.36192 4.79558 52.2708 58.4692 58.5266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 610 3.2e-05 1024 110 900 425984 75.2199 26.8198 222.693 835.946 1160.89 1161.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 530 0.000256 1024 110 480 45056 8.02736 3.40582 44.3139 123.794 179.693 179.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 3.2e-05 512 185 900 225280 68.0816 13.406 175.4 419.077 676.236 676.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 810 0.000128 2048 180 3120 118720 23.7173 14.3688 1224.95 419.026 1682.19 1682.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1090 0.000256 512 150 2040 69120 2.75114 1.70819 110.393 70.1138 185.101 185.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1020 0.000128 4096 50 1740 149800 28.3487 1265.48 837.995 2131.87 2131.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 630 3.2e-05 2048 160 1080 378880 166.176 56.1111 1394.18 1675.36 3292.05 3292.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1350 0.000128 4096 280 2940 135200 23.1461 28.3832 2071.4 837.978 2960.98 2961.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 720 0.001024 4096 120 1440 15280 2.72397 106.731 125.246 234.744 234.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1710 0.001024 2048 220 300 17960 1.36822 13.5101 52.4452 67.3681 67.4266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 610 3.2e-05 1024 110 900 432640 74.7296 26.9435 642.907 837.783 1582.59 1582.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 530 0.000256 1024 110 480 46080 7.97725 3.42435 40.0508 125.429 177.037 177.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 3.2e-05 512 185 900 204800 68.9201 13.1504 103.062 412.244 597.655 597.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 810 0.000128 2048 180 3120 118400 23.7039 14.3789 757.714 419.134 1215.06 1215.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1090 0.000256 512 150 2040 68480 2.72998 1.69779 70.2864 69.6251 144.472 144.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1020 0.000128 4096 50 1740 149760 28.3407 788.206 837.988 1654.58 1654.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 630 3.2e-05 2048 160 1080 378880 165.958 56.0908 863.802 1675.46 2761.53 2761.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1350 0.000128 4096 280 2940 135200 23.087 28.3691 1288.43 838.181 2178.14 2178.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 720 0.001024 4096 120 1440 15200 2.71725 67.2317 125.033 195.025 195.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1710 0.001024 2048 220 300 17920 1.36909 8.43776 52.4473 62.2963 62.3544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 610 3.2e-05 1024 110 900 430080 75.0083 26.9107 393.332 837.921 1333.38 1333.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 530 0.000256 1024 110 480 44800 7.87082 3.36832 61.5361 123.892 196.826 196.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 3.2e-05 512 185 900 215040 67.8605 13.1716 89.1776 412.664 583.154 583.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 810 0.000128 2048 180 3120 118080 23.6906 14.4152 616.847 417.928 1073.01 1073.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1090 0.000256 512 150 2040 68160 2.7704 1.70845 57.5017 69.712 131.825 131.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1020 0.000128 4096 50 1740 149640 28.364 642.165 838.363 1508.94 1509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 630 3.2e-05 2048 160 1080 376320 166.12 55.9277 908.497 1670.27 2801.05 2801.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1350 0.000128 4096 280 2940 134880 23.12 28.3935 1050.62 838.38 1940.59 1940.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 720 0.001024 4096 120 1440 15120 2.72416 54.5382 123.847 181.153 181.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1710 0.001024 2048 220 300 17880 1.36806 6.71334 52.571 60.6969 60.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 610 3.2e-05 1024 110 900 430080 74.6226 26.8891 322.121 835.403 1259.26 1259.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 530 0.000256 1024 110 480 44160 7.94554 3.37325 59.2327 122.024 192.754 192.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 3.2e-05 512 185 900 204800 68.8967 13.1384 72.7704 412.301 567.384 567.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 810 0.000128 2048 180 3120 116480 23.617 14.4486 517.405 415.921 971.527 971.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1090 0.000256 512 150 2040 67840 2.72163 1.68653 49.0113 67.9101 121.461 121.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1020 0.000128 4096 50 1740 149600 28.3668 544.954 837.56 1410.92 1410.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 630 3.2e-05 2048 160 1080 378880 165.811 56.107 851.162 1675.68 2748.99 2749.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1350 0.000128 4096 280 2940 134720 23.0138 28.3356 888.84 836.97 1777.24 1777.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 720 0.001024 4096 120 1440 15040 2.71034 46.4241 123.448 172.625 172.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1710 0.001024 2048 220 300 17760 1.36762 6.16576 52.2307 59.8058 59.8648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 610 3.2e-05 1024 110 900 430080 74.877 26.8858 273.408 838.186 1213.57 1213.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 530 0.000256 1024 110 480 43520 7.97946 3.37306 55.4145 122.28 189.22 189.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 3.2e-05 512 185 900 208896 68.4313 13.1523 149.601 412.523 643.981 644.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 810 0.000128 2048 180 3120 118272 23.66 14.3872 1117.81 418.677 1574.66 1574.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1090 0.000256 512 150 2040 68736 2.75446 1.70973 100.659 68.9505 174.208 174.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1020 0.000128 4096 50 1740 149808 28.373 1163.18 838.709 2030.3 2030.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 630 3.2e-05 2048 160 1080 377856 165.893 55.998 1278.31 1673.88 3174.31 3174.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1350 0.000128 4096 280 2940 135168 23.0707 28.3695 1901.82 838.81 2792.14 2792.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 720 0.001024 4096 120 1440 15264 2.72531 98.0352 123.173 223.979 224.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1710 0.001024 2048 220 300 17952 1.37056 12.2696 52.4859 66.1687 66.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 610 3.2e-05 1024 110 900 430080 74.9914 27.0008 589.359 837.024 1528.59 1528.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 530 0.000256 1024 110 480 45312 7.93862 3.40154 36.0675 122.616 170.185 170.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 3.2e-05 512 185 900 196608 69.7694 13.1413 93.8013 416.289 593.278 593.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 810 0.000128 2048 180 3120 118272 23.6112 14.3376 700.346 422.595 1161.03 1161.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1090 0.000256 512 150 2040 68352 2.74224 1.69574 66.4455 70.1498 141.169 141.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1020 0.000128 4096 50 1740 149760 28.3868 728.343 846.283 1603.06 1603.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 630 3.2e-05 2048 160 1080 374784 165.177 55.7112 791.581 1680.97 2693.67 2693.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1350 0.000128 4096 280 2940 134976 23.0228 28.3319 1192.51 846.074 2090.01 2090.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 720 0.001024 4096 120 1440 15168 2.71674 61.4321 125.958 190.15 190.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1710 0.001024 2048 220 300 17856 1.36499 7.72691 52.8286 61.9631 62.0228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 610 3.2e-05 1024 110 900 423936 74.9264 26.7269 362.878 840.564 1305.31 1305.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 530 0.000256 1024 110 480 44544 7.87277 3.36285 22.6153 123.791 157.798 157.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 3.2e-05 512 185 900 184320 67.4579 12.8372 71.9546 395.875 548.405 548.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 810 0.000128 2048 180 3120 117504 23.6553 14.432 573.681 417.664 1029.56 1029.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1090 0.000256 512 150 2040 67968 2.73731 1.69338 53.9276 69.4729 127.962 128.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1020 0.000128 4096 50 1740 149616 28.3601 600.885 837.765 1467.06 1467.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 630 3.2e-05 2048 160 1080 368640 165.682 55.3718 643.392 1656.68 2521.34 2521.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1350 0.000128 4096 280 2940 135072 23.0988 28.3812 983.133 838.228 1872.91 1872.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 720 0.001024 4096 120 1440 15120 2.72291 51.2991 123.994 178.058 178.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1710 0.001024 2048 220 300 17856 1.37213 6.80307 52.4558 60.6738 60.7334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 610 3.2e-05 1024 110 900 423936 74.4356 26.5789 297.489 828.589 1227.31 1227.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 530 0.000256 1024 110 480 43776 7.84192 3.33805 18.4885 120.614 150.435 150.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 3.2e-05 512 185 900 147456 72.1508 12.8306 51.8592 395.905 533.025 533.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 810 0.000128 2048 180 3120 116736 23.6742 14.3196 514.681 416.752 969.56 969.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1090 0.000256 512 150 2040 67584 2.73341 1.68787 47.7782 68.0636 120.401 120.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1020 0.000128 4096 50 1740 149568 28.368 542.987 837.664 1409.07 1409.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 630 3.2e-05 2048 160 1080 368640 164.417 55.1834 580.711 1648.52 2449.06 2449.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1350 0.000128 4096 280 2940 134784 23.0441 28.322 885.598 837.438 1774.48 1774.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 720 0.001024 4096 120 1440 14976 2.70749 45.5637 121.838 170.156 170.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1710 0.001024 2048 220 300 17664 1.36013 5.7239 52.0663 59.1938 59.2523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 610 3.2e-05 1024 110 900 417792 74.817 26.4361 262.618 824.344 1188.44 1188.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 530 0.000256 1024 110 480 43008 8.02448 3.36838 48.9646 120.274 180.795 180.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 3.2e-05 512 185 900 184320 71.349 13.1594 56.3888 412.256 553.427 553.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 810 0.000128 2048 180 3120 117120 23.7422 14.3995 446.671 417.742 902.687 902.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1090 0.000256 512 150 2040 67200 2.7392 1.68826 41.7918 68.1977 114.554 114.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1020 0.000128 4096 50 1740 149520 28.3445 469.825 837.354 1335.58 1335.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 630 3.2e-05 2048 160 1080 368640 164.643 55.1252 700.22 1648.01 2568.23 2568.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1350 0.000128 4096 280 2940 134880 23.0707 28.3679 767.383 837.981 1656.88 1656.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 720 0.001024 4096 120 1440 14880 2.69971 37.9127 122.681 163.338 163.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1710 0.001024 2048 220 300 17760 1.37117 5.25418 52.4312 59.0964 59.1585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 610 3.2e-05 1024 110 900 414720 75.3049 26.4706 227.836 824.098 1153.92 1154.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 530 0.000256 1024 110 480 42240 8.07792 3.37382 50.5239 121.335 183.488 183.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 3.2e-05 512 185 900 215040 68.0822 13.2118 151.763 413.591 646.937 647.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 810 0.000128 2048 180 3120 118272 23.7535 14.4009 1066.86 418.385 1523.53 1523.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1090 0.000256 512 150 2040 68992 2.76045 1.70762 99.574 69.9732 174.151 174.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1020 0.000128 4096 50 1740 149800 28.383 1110.67 838.058 1977.15 1977.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 630 3.2e-05 2048 160 1080 376320 166.686 56.062 1215.72 1673.24 3111.94 3112.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1350 0.000128 4096 280 2940 135072 23.1462 28.3791 1819.28 837.937 2708.82 2708.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 720 0.001024 4096 120 1440 15288 2.72765 94.3656 124.319 221.456 221.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1710 0.001024 2048 220 300 17920 1.36723 11.7296 52.3811 65.5196 65.5795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 610 3.2e-05 1024 110 900 430080 75.1139 26.9373 557.663 836.404 1496.34 1496.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 530 0.000256 1024 110 480 45696 7.98499 3.41862 34.2604 124.102 169.926 170.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 3.2e-05 512 185 900 200704 67.6546 13.0566 90.9094 404.336 576.23 576.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 810 0.000128 2048 180 3120 118272 23.6648 14.3708 678.161 418.847 1135.18 1135.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1090 0.000256 512 150 2040 68992 2.74694 1.70557 63.6092 69.9527 138.146 138.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1020 0.000128 4096 50 1740 149744 28.3721 705.549 838.707 1572.68 1572.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 630 3.2e-05 2048 160 1080 372736 167.209 56.0558 764.635 1674.03 2662.15 2662.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1350 0.000128 4096 280 2940 135072 23.0861 28.3693 1154.26 840.305 2046.1 2046.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 720 0.001024 4096 120 1440 15232 2.73203 59.3891 125.454 187.617 187.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1710 0.001024 2048 220 300 17808 1.36397 7.45837 52.2692 61.1329 61.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 610 3.2e-05 1024 110 900 430080 74.9806 26.8984 353.059 837.265 1292.42 1292.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 530 0.000256 1024 110 480 44800 7.91542 3.37642 21.9935 123.575 157.012 157.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 3.2e-05 512 185 900 172032 71.1016 13.0709 66.1751 404.065 554.681 554.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 810 0.000128 2048 180 3120 118272 23.7399 14.5315 568.778 418.682 1025.87 1025.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1090 0.000256 512 150 2040 68544 2.77757 1.71002 53.4578 68.9977 127.073 127.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1020 0.000128 4096 50 1740 149688 28.3832 593.264 838.085 1459.78 1459.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 630 3.2e-05 2048 160 1080 376320 166.568 56.0642 654.59 1672.96 2550.4 2550.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1350 0.000128 4096 280 2940 134736 23.1591 28.3898 969.782 837.206 1858.62 1858.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 720 0.001024 4096 120 1440 15120 2.72406 49.9134 124.099 176.78 176.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1710 0.001024 2048 220 300 17808 1.3681 6.25219 52.38 60.0441 60.1023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 610 3.2e-05 1024 110 900 430080 75.1136 26.9292 298.173 836.668 1237.1 1237.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 530 0.000256 1024 110 480 45696 8.01466 3.42768 18.8507 122.834 153.284 153.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 3.2e-05 512 185 900 172032 66.223 12.6267 58.187 384.885 522.198 522.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 810 0.000128 2048 180 3120 118272 23.6394 14.4444 501.882 418.836 958.931 959.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1090 0.000256 512 150 2040 68096 2.7295 1.69242 46.9881 69.8061 121.348 121.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1020 0.000128 4096 50 1740 149632 28.383 523.22 838.092 1389.74 1389.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 630 3.2e-05 2048 160 1080 358400 168.154 55.1902 550.825 1654.3 2428.69 2428.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1350 0.000128 4096 280 2940 134848 23.0095 28.338 855.102 837.572 1744.09 1744.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 720 0.001024 4096 120 1440 15008 2.71251 42.9916 124.692 170.439 170.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1710 0.001024 2048 220 300 17696 1.36397 5.45984 52.2277 59.0935 59.1508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 610 3.2e-05 1024 110 900 415744 75.478 26.5147 254.447 827.034 1183.68 1183.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 530 0.000256 1024 110 480 43008 7.80534 3.29933 16.3272 120.999 148.584 148.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 3.2e-05 512 185 900 143360 69.989 12.6562 43.5275 385.283 511.733 511.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 810 0.000128 2048 180 3120 116480 23.7106 14.3192 437.517 415.78 891.46 891.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1090 0.000256 512 150 2040 67200 2.72109 1.67936 40.9988 68.9243 114.46 114.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1020 0.000128 4096 50 1740 149520 28.3853 461.58 838.578 1328.59 1328.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 630 3.2e-05 2048 160 1080 358400 165.788 54.7574 492.821 1636.38 2349.96 2350.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1350 0.000128 4096 280 2940 134400 23.1772 28.3996 753.502 837.399 1642.55 1642.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 720 0.001024 4096 120 1440 14840 2.69926 37.6512 124.163 164.557 164.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1710 0.001024 2048 220 300 17640 1.36397 5.00493 52.2791 58.6897 58.7472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 610 3.2e-05 1024 110 900 412160 74.8005 26.3171 223.963 818.288 1143.58 1143.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 530 0.000256 1024 110 480 40320 8.16781 3.34909 14.6212 121.552 147.851 147.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 3.2e-05 512 185 900 212992 69.173 13.3455 142.184 418.132 643.12 643.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 810 0.000128 2048 180 3120 118272 23.7056 14.3442 1006.46 419.504 1464.15 1464.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1090 0.000256 512 150 2040 68608 2.74938 1.70461 92.0271 68.9645 165.587 165.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1020 0.000128 4096 50 1740 149760 28.3705 1048.47 838.727 1915.62 1915.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 630 3.2e-05 2048 160 1080 376832 165.829 55.9946 1160.81 1671.53 3054.4 3054.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1350 0.000128 4096 280 2940 135168 23.0518 28.3468 1727.26 839.908 2618.65 2618.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 720 0.001024 4096 120 1440 15232 2.71974 88.6309 123.112 214.506 214.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1710 0.001024 2048 220 300 17920 1.36762 11.1801 52.4545 65.0474 65.1059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 610 3.2e-05 1024 110 900 430080 74.6273 26.8206 531.767 835.92 1469.36 1469.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 530 0.000256 1024 110 480 46080 7.91155 3.40787 33.7271 122.875 168.081 168.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 3.2e-05 512 185 900 196608 71.165 13.3405 88.3135 417.658 590.755 590.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 810 0.000128 2048 180 3120 117760 23.6752 14.3433 676.247 417.781 1132.18 1132.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1090 0.000256 512 150 2040 68608 2.75206 1.7073 60.5328 69.7793 134.906 135.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1020 0.000128 4096 50 1740 149632 28.3585 712.753 837.365 1578.52 1578.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 630 3.2e-05 2048 160 1080 376832 165.771 55.8531 788.838 1669.65 2680.34 2680.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1350 0.000128 4096 280 2940 134912 23.0486 28.332 1181.55 837.556 2070.56 2070.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 720 0.001024 4096 120 1440 15104 2.71408 59.9898 123.579 186.327 186.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1710 0.001024 2048 220 300 17792 1.3625 7.91757 52.2165 61.5409 61.5997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 610 3.2e-05 1024 110 900 425984 75.2505 26.8451 353.73 835.048 1291.09 1291.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 530 0.000256 1024 110 480 45056 8.0105 3.40928 23.0365 124.066 158.685 158.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 3.2e-05 512 185 900 147456 72.1025 12.8243 55.5288 395.894 536.63 536.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 810 0.000128 2048 180 3120 116736 23.6562 14.3745 557.761 416.745 1012.67 1012.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1090 0.000256 512 150 2040 67584 2.72957 1.68445 49.4901 68.0516 122.091 122.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1020 0.000128 4096 50 1740 149568 28.3685 594.317 837.679 1460.41 1460.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 630 3.2e-05 2048 160 1080 368640 164.439 55.127 644.21 1648.53 2512.52 2512.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1350 0.000128 4096 280 2940 134784 23.0218 28.3683 979.017 837.432 1867.91 1867.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 720 0.001024 4096 120 1440 14976 2.70746 49.6619 118.716 171.129 171.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1710 0.001024 2048 220 300 17664 1.36093 6.31824 52.066 59.787 59.8442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 610 3.2e-05 1024 110 900 417792 74.7653 26.452 288.984 824.399 1214.81 1214.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 530 0.000256 1024 110 480 43008 8.00723 3.36896 18.7116 121.312 151.554 151.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 3.2e-05 512 185 900 131072 73.754 12.8325 45.1845 395.939 528.003 528.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 810 0.000128 2048 180 3120 116736 23.8087 14.3885 511.061 418.299 967.693 967.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1090 0.000256 512 150 2040 67584 2.79034 1.70784 44.0206 69.9755 118.626 118.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1020 0.000128 4096 50 1740 149504 28.3657 545.734 837.685 1411.83 1411.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 630 3.2e-05 2048 160 1080 376832 165.82 55.9827 611.656 1670.66 2504.35 2504.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1350 0.000128 4096 280 2940 134656 23.0605 28.3248 903.708 836.412 1791.59 1791.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 720 0.001024 4096 120 1440 14848 2.70154 45.3797 122.451 170.578 170.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1710 0.001024 2048 220 300 17664 1.36394 6.54102 52.2372 60.1855 60.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 610 3.2e-05 1024 110 900 425984 75.2635 26.8575 273.492 835.43 1211.26 1211.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 530 0.000256 1024 110 480 45056 8.02026 3.40992 18.5145 123.662 153.764 153.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 3.2e-05 512 185 900 163840 67.244 12.63 51.7579 384.944 516.848 517.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 810 0.000128 2048 180 3120 115200 23.5329 14.2547 461.169 412.922 912.011 912.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1090 0.000256 512 150 2040 66560 3.02867 1.6896 39.8857 69.1544 113.941 114.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1020 0.000128 4096 50 1740 149440 28.3541 498.563 837.578 1364.54 1364.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 630 3.2e-05 2048 160 1080 368640 164.402 55.3025 546.084 1649.14 2415.16 2415.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1350 0.000128 4096 280 2940 134400 23.054 28.3568 822.729 835.96 1710.17 1710.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 720 0.001024 4096 120 1440 14720 2.68902 41.7321 123.172 167.634 167.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1710 0.001024 2048 220 300 17600 1.36291 6.16842 52.2307 59.8044 59.8651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 610 3.2e-05 1024 110 900 409600 75.9952 26.6609 239.686 825.834 1168.4 1168.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 530 0.000256 1024 110 480 40960 8.19648 3.3784 15.31 122.537 149.578 149.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 3.2e-05 512 185 896 229376 67.2388 13.3386 130.519 418.047 629.422 629.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 810 0.000128 2048 180 3072 118528 23.6602 14.3422 862.906 419.368 1320.41 1320.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1090 0.000256 512 150 2048 68864 2.75891 1.70803 80.959 61.8948 147.458 147.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1020 0.000128 4096 50 1728 149856 28.4395 901.841 838.73 1769.06 1769.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 630 3.2e-05 2048 160 1088 378880 166.269 56.1091 1107.55 1677.41 3007.56 3007.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1350 0.000128 4096 280 2944 134848 23.0098 28.3279 1494.84 838.732 2384.99 2385.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 720 0.001024 4096 120 1408 15392 2.73101 75.7154 124.907 203.395 203.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1710 0.001024 2048 220 256 18208 1.37104 8.28586 52.5425 62.2446 62.3016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 610 3.2e-05 1024 110 896 421888 76.3532 26.8831 446.279 838.486 1388.22 1388.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 530 0.000256 1024 110 512 43520 8.10771 3.40374 43.6972 124.288 179.67 179.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 3.2e-05 512 185 896 229376 67.3027 13.3466 84.5411 417.637 583.1 583.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 810 0.000128 2048 180 3072 118272 23.7199 14.6508 552.688 419.232 1010.87 1010.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1090 0.000256 512 150 2048 68608 2.75338 1.70243 52.1123 68.3389 125.046 125.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1020 0.000128 4096 50 1728 149824 28.4257 577.546 837.961 1443.98 1444.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 630 3.2e-05 2048 160 1088 376832 166.274 55.9043 792.406 1670.06 2684.86 2685.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1350 0.000128 4096 280 2944 134784 23.0747 28.3483 956.828 837.947 1846.27 1846.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 720 0.001024 4096 120 1408 15360 2.73226 48.8328 124.355 175.964 176.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1710 0.001024 2048 220 256 18176 1.37651 5.39411 52.4861 59.2978 59.3552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 610 3.2e-05 1024 110 896 417792 76.5845 26.8165 290.992 835.09 1229.69 1229.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 530 0.000256 1024 110 512 43008 8.18925 3.42246 42.1493 122.4 176.316 176.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 3.2e-05 512 185 896 221184 66.9905 13.1444 68.3212 412.247 560.977 561.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 810 0.000128 2048 180 3072 118272 23.6232 14.3829 459.861 418.494 916.489 916.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1090 0.000256 512 150 2048 68352 2.74586 1.70106 43.9372 69.466 117.983 118.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1020 0.000128 4096 50 1728 149760 28.4053 479.969 837.847 1346.27 1346.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 630 3.2e-05 2048 160 1088 374784 166.489 55.7322 1709.36 1664.7 3596.51 3596.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1350 0.000128 4096 280 2944 134784 23.0134 28.3382 790.532 837.951 1679.91 1679.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 720 0.001024 4096 120 1408 15264 2.71565 40.306 123.906 166.97 167.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1710 0.001024 2048 220 256 18144 1.36986 4.72093 52.4958 58.6289 58.6854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 610 3.2e-05 1024 110 896 417792 76.0377 26.9149 245.073 832.452 1180.69 1180.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 530 0.000256 1024 110 512 41472 8.13072 3.3833 42.5994 122.983 177.256 177.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 3.2e-05 512 185 896 229376 67.3258 13.3402 61.0472 417.66 559.651 559.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 810 0.000128 2048 180 3072 117760 23.6431 14.3322 393.128 417.784 849.023 849.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1090 0.000256 512 150 2048 68608 2.75523 1.70784 37.7196 69.2722 111.585 111.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1020 0.000128 4096 50 1728 149760 28.4257 413.244 837.789 1279.5 1279.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 630 3.2e-05 2048 160 1088 376832 166.964 55.9532 1715.55 1669.65 3608.35 3608.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1350 0.000128 4096 280 2944 134400 23.0768 28.3259 683.775 836.882 1572.14 1572.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 720 0.001024 4096 120 1408 15232 2.7177 34.9389 125.01 162.71 162.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1710 0.001024 2048 220 256 18048 1.36602 4.13853 52.3116 57.8596 57.9179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 610 3.2e-05 1024 110 896 417792 76.5771 26.8216 212.737 834.973 1151.33 1151.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 530 0.000256 1024 110 512 43008 8.1817 3.40771 43.9784 119.36 175.094 175.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 3.2e-05 512 185 896 225280 68.1108 13.4042 169.734 419.078 670.608 670.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 810 0.000128 2048 180 3072 118400 23.7735 14.3909 1165.88 419.033 1623.22 1623.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1090 0.000256 512 150 2048 68800 2.76691 1.70928 106.961 68.517 180.094 180.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1020 0.000128 4096 50 1728 149840 28.414 1212.93 837.972 2079.36 2079.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 630 3.2e-05 2048 160 1088 378880 166.276 56.1221 1356.34 1675.34 3254.31 3254.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1350 0.000128 4096 280 2944 134880 23.1463 28.3996 2004.81 838.043 2894.48 2894.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 720 0.001024 4096 120 1408 15400 2.73354 101.763 124.327 228.869 228.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1710 0.001024 2048 220 256 18200 1.37357 11.0449 52.4967 64.9579 65.0126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 610 3.2e-05 1024 110 896 422400 76.4276 26.9458 604.738 837.783 1546.12 1546.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 530 0.000256 1024 110 512 44160 8.10723 3.44806 39.3163 124.365 175.397 175.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 3.2e-05 512 185 896 204800 68.9141 13.1573 99.227 412.205 593.781 593.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 810 0.000128 2048 180 3072 118400 23.6991 14.3492 711.143 419.09 1168.41 1168.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1090 0.000256 512 150 2048 67840 2.75107 1.6961 67.6606 69.0667 141.309 141.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1020 0.000128 4096 50 1728 149760 28.4006 737.36 837.654 1603.46 1603.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 630 3.2e-05 2048 160 1088 378880 165.988 56.1876 825.263 1675.42 2723.09 2723.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1350 0.000128 4096 280 2944 134880 23.0932 28.373 1217.43 837.992 2106.97 2107.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 720 0.001024 4096 120 1408 15360 2.73178 62.5077 125.374 190.657 190.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1710 0.001024 2048 220 256 18160 1.3719 7.00211 52.493 60.9118 60.9707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 610 3.2e-05 1024 110 896 419840 76.7239 26.921 368.798 837.739 1310.4 1310.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 530 0.000256 1024 110 512 42240 8.06086 3.36966 58.7576 122.716 193.069 193.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 3.2e-05 512 185 896 215040 67.8347 13.1825 85.2609 412.318 578.874 579.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 810 0.000128 2048 180 3072 117120 23.7722 14.4893 580.928 417.578 1036.9 1037.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1090 0.000256 512 150 2048 68160 2.76819 1.70803 55.6107 68.1362 128.358 128.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1020 0.000128 4096 50 1728 149760 28.4143 611.097 838.081 1477.64 1477.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 630 3.2e-05 2048 160 1088 376320 166.099 55.991 873.718 1668.91 2764.95 2765.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1350 0.000128 4096 280 2944 134640 23.126 28.3815 1007.18 837.559 1896.32 1896.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 720 0.001024 4096 120 1408 15240 2.71613 51.869 123.843 178.47 178.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1710 0.001024 2048 220 256 18120 1.37216 5.57728 52.5043 59.497 59.5526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 610 3.2e-05 1024 110 896 414720 77.0991 26.8739 298.562 834.636 1237.4 1237.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 530 0.000256 1024 110 512 42240 8.08832 3.36858 57.4982 121.925 191.057 191.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 3.2e-05 512 185 896 204800 68.8882 13.1439 70.848 412.343 565.512 565.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 810 0.000128 2048 180 3072 116480 23.596 14.3054 496.605 415.97 950.606 950.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1090 0.000256 512 150 2048 66560 2.75373 1.68666 47.2309 67.3647 119.171 119.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1020 0.000128 4096 50 1728 149600 28.4102 524.254 837.431 1390.14 1390.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 630 3.2e-05 2048 160 1088 378880 165.883 56.0113 823.802 1675.88 2721.8 2721.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1350 0.000128 4096 280 2944 134400 23.0354 28.3279 864.801 836.902 1753.14 1753.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 720 0.001024 4096 120 1408 15200 2.71069 43.7162 121.288 167.757 167.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1710 0.001024 2048 220 256 18080 1.37254 4.95091 52.5066 58.8744 58.9331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 610 3.2e-05 1024 110 896 419840 76.5951 26.8807 261.074 838.085 1202.85 1203.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 530 0.000256 1024 110 512 40960 8.1719 3.37142 53.5305 121.355 186.605 186.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 3.2e-05 512 185 896 204800 69.0453 13.1772 64.0073 412.717 559.222 559.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 810 0.000128 2048 180 3072 116800 23.7891 14.3839 456.362 417.281 911.947 912.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1090 0.000256 512 150 2048 67200 2.74378 1.69123 43.4432 67.5652 115.581 115.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1020 0.000128 4096 50 1728 149600 28.416 479.095 838.351 1345.91 1345.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 630 3.2e-05 2048 160 1088 358400 167.988 55.2005 2002.03 1649.89 3875.34 3875.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1350 0.000128 4096 280 2944 134400 23.1473 28.3899 790.554 838.784 1680.95 1681.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 720 0.001024 4096 120 1408 15200 2.72666 40.4362 124.249 167.455 167.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1710 0.001024 2048 220 256 18000 1.3737 4.86422 52.439 58.7213 58.7789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 610 3.2e-05 1024 110 896 409600 76.1628 26.5004 244.742 825.133 1172.76 1172.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 530 0.000256 1024 110 512 41600 8.1664 3.39677 58.8773 120.32 190.915 191.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 3.2e-05 512 185 896 221184 67.0083 13.159 153.008 412.209 645.66 645.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 810 0.000128 2048 180 3072 118272 23.6418 14.3626 1069.45 418.362 1525.96 1526.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1090 0.000256 512 150 2048 68736 2.75072 1.70941 98.1794 69.2867 172.057 172.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 0.000128 4096 50 1728 149856 28.4285 1111.58 838.155 1978.22 1978.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 630 3.2e-05 2048 160 1088 377856 165.954 56.0124 1246.62 1673.28 3142.09 3142.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1350 0.000128 4096 280 2944 134880 23.0707 28.3784 1843.82 838.236 2733.58 2733.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 720 0.001024 4096 120 1408 15360 2.72474 93.2412 124.171 220.179 220.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1710 0.001024 2048 220 256 18192 1.37194 10.4009 52.4966 64.3127 64.3707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 610 3.2e-05 1024 110 896 420864 76.3942 26.8984 561.167 836.402 1501.08 1501.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 530 0.000256 1024 110 512 43008 8.09962 3.39968 35.5389 123.585 170.78 170.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 3.2e-05 512 185 896 221184 66.9822 13.1461 102.347 412.145 594.902 595.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 810 0.000128 2048 180 3072 118272 23.6288 14.3339 669.095 418.39 1125.58 1125.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1090 0.000256 512 150 2048 68352 2.74595 1.6967 65.2836 69.0796 138.94 139.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1020 0.000128 4096 50 1728 149760 28.4105 693.651 837.632 1559.74 1559.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 630 3.2e-05 2048 160 1088 374784 165.169 55.681 771.749 1664.07 2656.9 2657.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1350 0.000128 4096 280 2944 134784 23.0258 28.3484 1152.06 837.679 2041.18 2041.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 720 0.001024 4096 120 1408 15264 2.7136 58.4542 123.889 185.102 185.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1710 0.001024 2048 220 256 18144 1.37158 6.81795 52.4863 60.7206 60.7804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 610 3.2e-05 1024 110 896 417792 75.9868 26.7264 345.527 832.247 1280.7 1280.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 530 0.000256 1024 110 512 41472 8.09997 3.36096 21.7674 120.657 154.042 154.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 3.2e-05 512 185 896 184320 67.4456 12.843 69.4315 396.144 546.141 546.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 810 0.000128 2048 180 3072 117504 23.6671 14.454 548.279 417.936 1004.48 1004.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1090 0.000256 512 150 2048 67968 2.73914 1.69546 52.6011 67.8664 125.036 125.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1020 0.000128 4096 50 1728 149760 28.4221 575.816 838.798 1443.08 1443.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 630 3.2e-05 2048 160 1088 368640 165.716 55.3828 627.523 1658.22 2507.07 2507.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1350 0.000128 4096 280 2944 134784 23.081 28.3779 950.718 838.797 1841.05 1841.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 720 0.001024 4096 120 1408 15264 2.72589 48.6632 124.385 175.82 175.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1710 0.001024 2048 220 256 18000 1.36602 5.5688 52.2851 59.2631 59.3222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 610 3.2e-05 1024 110 896 414720 75.8216 26.6261 280.938 831.105 1214.71 1214.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 530 0.000256 1024 110 512 41472 8.00928 3.33824 18.2487 119.598 149.353 149.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 3.2e-05 512 185 896 196608 65.9147 12.8307 64.998 395.903 539.926 540.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 810 0.000128 2048 180 3072 116736 23.6741 14.3728 483.634 416.745 938.562 938.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1090 0.000256 512 150 2048 67584 2.73238 1.68432 45.7879 67.4966 117.838 117.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1020 0.000128 4096 50 1728 149568 28.4244 510.121 837.452 1376.04 1376.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 630 3.2e-05 2048 160 1088 368640 164.471 55.0812 555.745 1649.48 2425.02 2425.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1350 0.000128 4096 280 2944 134400 23.0434 28.3285 840.944 837.452 1729.85 1729.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 720 0.001024 4096 120 1408 15168 2.71411 42.812 123.423 168.994 169.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1710 0.001024 2048 220 256 18048 1.37216 4.95616 52.5036 58.878 58.9359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 610 3.2e-05 1024 110 896 405504 76.4842 26.4455 243.442 824.353 1170.94 1171.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 530 0.000256 1024 110 512 39936 8.25245 3.37114 16.2014 120.262 148.248 148.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 3.2e-05 512 185 896 184320 71.3475 13.1659 54.342 412.229 551.361 551.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 810 0.000128 2048 180 3072 117120 23.733 14.3548 426.181 417.737 882.139 882.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1090 0.000256 512 150 2048 67200 2.73792 1.69254 40.5959 67.5498 112.711 112.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1020 0.000128 4096 50 1728 149520 28.4221 447.941 837.093 1313.5 1313.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 630 3.2e-05 2048 160 1088 368640 164.594 55.24 680.331 1647.96 2548.35 2548.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1350 0.000128 4096 280 2944 134400 23.083 28.3806 737.329 837.874 1626.74 1626.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 720 0.001024 4096 120 1408 15120 2.70832 37.1212 123.329 163.2 163.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1710 0.001024 2048 220 256 18000 1.37062 4.46323 52.484 58.3615 58.4195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 610 3.2e-05 1024 110 896 399360 77.4442 26.4763 212.242 824.094 1140.47 1140.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 530 0.000256 1024 110 512 42240 8.08582 3.37498 51.5868 120.159 183.379 183.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 3.2e-05 512 185 896 215040 68.112 13.2137 145.33 413.943 640.869 641.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 810 0.000128 2048 180 3072 118272 23.7397 14.361 1007.66 418.731 1464.63 1464.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1090 0.000256 512 150 2048 68544 2.76598 1.70563 94.8596 69.3191 168.783 168.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 0.000128 4096 50 1728 149800 28.3968 1050.15 838.549 1917.14 1917.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 630 3.2e-05 2048 160 1088 376320 166.594 56.0531 1166.31 1675.56 3064.73 3064.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1350 0.000128 4096 280 2944 134848 23.1443 28.3884 1733.07 838.601 2623.28 2623.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 720 0.001024 4096 120 1408 15344 2.72179 88.0143 125.264 216.041 216.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1710 0.001024 2048 220 256 18144 1.36995 9.92397 52.4329 63.7682 63.8237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 610 3.2e-05 1024 110 896 419328 76.823 26.9292 519.605 837.252 1460.82 1460.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 530 0.000256 1024 110 512 43904 8.11386 3.41606 33.9855 125.248 170.916 171.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 3.2e-05 512 185 896 200704 67.5946 13.0621 87.4618 404.083 572.484 572.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 810 0.000128 2048 180 3072 118272 23.6658 14.3746 638.735 418.669 1095.59 1095.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1090 0.000256 512 150 2048 68096 2.77494 1.70592 60.9673 69.3665 134.949 135.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1020 0.000128 4096 50 1728 149744 28.4027 665.2 837.962 1531.61 1531.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 630 3.2e-05 2048 160 1088 372736 167.234 56.0847 738.073 1673.65 2635.27 2635.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1350 0.000128 4096 280 2944 134848 23.089 28.3758 1103.06 838.208 1992.81 1992.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 720 0.001024 4096 120 1408 15232 2.71974 55.509 126.191 184.462 184.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1710 0.001024 2048 220 256 18032 1.36602 6.28736 52.2486 59.9449 60.0013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 610 3.2e-05 1024 110 896 415744 77.0821 26.8964 326.257 836.734 1267.19 1267.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 530 0.000256 1024 110 512 43008 8.03837 3.37712 21.738 114.071 147.382 147.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 3.2e-05 512 185 896 172032 71.0837 13.0734 63.4333 404.344 552.203 552.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 810 0.000128 2048 180 3072 118272 23.7531 14.3747 542.529 418.981 999.766 999.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1090 0.000256 512 150 2048 68544 2.78192 1.71418 51.7148 69.514 125.859 125.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 0.000128 4096 50 1728 149688 28.4101 565.238 838.425 1432.12 1432.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 630 3.2e-05 2048 160 1088 376320 166.577 56.0404 633.916 1674.64 2531.39 2531.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1350 0.000128 4096 280 2944 134400 23.1178 28.3819 933.513 837.773 1822.86 1822.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 720 0.001024 4096 120 1408 15120 2.70541 47.956 115.059 165.762 165.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1710 0.001024 2048 220 256 17976 1.36368 5.58848 52.2783 59.2716 59.3267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 610 3.2e-05 1024 110 896 419328 76.8404 26.9278 280.063 837.229 1221.28 1221.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 530 0.000256 1024 110 512 43008 8.20429 3.42618 18.676 124.944 155.403 155.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 3.2e-05 512 185 896 172032 66.2198 12.6382 56.0044 384.89 520.023 520.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 810 0.000128 2048 180 3072 118272 23.6403 14.4032 475.359 418.842 932.373 932.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1090 0.000256 512 150 2048 66304 2.77565 1.69318 44.4593 68.953 118.013 118.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1020 0.000128 4096 50 1728 149632 28.4017 494.83 837.849 1361.12 1361.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 630 3.2e-05 2048 160 1088 358400 168.057 55.2059 532.213 1655.04 2410.73 2410.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1350 0.000128 4096 280 2944 134400 23.0011 28.338 816.585 837.499 1705.5 1705.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 720 0.001024 4096 120 1408 15008 2.6992 40.3661 122.718 165.826 165.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1710 0.001024 2048 220 256 17920 1.36314 4.62806 52.2406 58.2728 58.3311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 610 3.2e-05 1024 110 896 401408 77.4344 26.518 236.17 827.067 1167.41 1167.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 530 0.000256 1024 110 512 39424 8.07171 3.30202 15.6772 119.525 146.73 146.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 3.2e-05 512 185 896 143360 69.9626 12.652 41.3179 384.975 509.175 509.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 810 0.000128 2048 180 3072 116480 23.6983 14.3487 416.741 415.429 870.346 870.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1090 0.000256 512 150 2048 64960 2.77955 1.68106 38.7941 67.2836 110.67 110.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1020 0.000128 4096 50 1728 149520 28.4014 440.949 837.7 1307.09 1307.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 630 3.2e-05 2048 160 1088 358400 165.748 54.7863 479.844 1635.02 2335.61 2335.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1350 0.000128 4096 280 2944 134400 23.1653 28.3906 730.256 836.706 1618.59 1618.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 720 0.001024 4096 120 1408 15120 2.7233 36.5579 124.022 163.346 163.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1710 0.001024 2048 220 256 17920 1.3687 4.10118 52.3945 57.9064 57.9663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 610 3.2e-05 1024 110 896 394240 77.1333 26.3123 206.33 817.618 1127.61 1127.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 530 0.000256 1024 110 512 40320 8.17123 3.35472 15.0527 120.411 147.148 147.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 3.2e-05 512 185 896 229376 67.2969 13.3468 152.788 417.601 651.315 651.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 810 0.000128 2048 180 3072 118272 23.6939 14.3483 988.656 418.979 1445.81 1445.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1090 0.000256 512 150 2048 68608 2.75318 1.70416 92.0369 68.3641 164.993 165.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1020 0.000128 4096 50 1728 149824 28.4529 1033.13 837.783 1899.41 1899.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 630 3.2e-05 2048 160 1088 376832 165.821 55.918 1162.61 1669.43 3054 3054.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1350 0.000128 4096 280 2944 134784 23.0666 28.339 1718.89 837.891 2608.28 2608.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 720 0.001024 4096 120 1408 15360 2.72854 86.4377 123.171 212.382 212.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1710 0.001024 2048 220 256 18176 1.37216 9.56826 52.4804 63.4648 63.5208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 610 3.2e-05 1024 110 896 417792 76.5628 26.8254 515.219 834.815 1453.64 1453.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 530 0.000256 1024 110 512 43008 8.14298 3.41117 33.0596 125.93 170.696 170.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 3.2e-05 512 185 896 229376 67.3722 13.3496 101.502 418.119 600.624 600.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 810 0.000128 2048 180 3072 117760 23.6513 14.3657 655.995 418.243 1112.38 1112.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1090 0.000256 512 150 2048 68608 2.75197 1.70598 59.5856 69.2548 133.43 133.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1020 0.000128 4096 50 1728 149760 28.4295 690.946 838.715 1558.14 1558.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 630 3.2e-05 2048 160 1088 376832 165.756 56.0046 782.111 1671.5 2675.6 2675.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1350 0.000128 4096 280 2944 134400 23.042 28.3353 1154.79 837.73 2043.98 2044.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 720 0.001024 4096 120 1408 15232 2.7191 58.0588 123.88 184.701 184.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1710 0.001024 2048 220 256 18048 1.36826 6.74816 52.3692 60.5282 60.5876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 610 3.2e-05 1024 110 896 417792 76.5377 26.8304 343.018 835.95 1282.56 1282.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 530 0.000256 1024 110 512 43008 8.15562 3.41325 22.4573 123.459 157.64 157.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 3.2e-05 512 185 896 196608 65.9599 12.8312 71.4511 396.167 546.688 546.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 810 0.000128 2048 180 3072 116736 23.687 14.3403 538.699 417.036 993.898 994.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1090 0.000256 512 150 2048 67584 2.73149 1.6855 48.3468 67.5424 120.44 120.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1020 0.000128 4096 50 1728 149568 28.4065 575.623 838.03 1442.11 1442.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 630 3.2e-05 2048 160 1088 368640 164.473 55.0257 637.519 1649.72 2506.96 2507.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1350 0.000128 4096 280 2944 134400 23.0437 28.3231 958.768 838.023 1848.24 1848.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 720 0.001024 4096 120 1408 15168 2.7177 48.1431 114.379 165.283 165.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1710 0.001024 2048 220 256 18048 1.37293 5.66576 52.5378 59.6218 59.6797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 610 3.2e-05 1024 110 896 405504 76.4717 26.4385 276.271 825.028 1204.43 1204.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 530 0.000256 1024 110 512 39936 8.24954 3.37283 18.4205 120.299 150.501 150.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 3.2e-05 512 185 896 196608 65.9661 12.8246 65.606 395.885 540.556 540.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 810 0.000128 2048 180 3072 116736 23.8074 14.3388 493.26 418.241 949.78 949.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1090 0.000256 512 150 2048 67584 2.79248 1.70554 43.2485 68.3568 116.236 116.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1020 0.000128 4096 50 1728 149504 28.405 528.22 837.333 1394 1394.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 630 3.2e-05 2048 160 1088 376832 165.833 55.8448 600.71 1670.81 2493.42 2493.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1350 0.000128 4096 280 2944 134144 23.0482 28.311 879.757 836.312 1767.5 1767.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 720 0.001024 4096 120 1408 15104 2.71565 44.2081 123.302 170.269 170.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1710 0.001024 2048 220 256 17920 1.36502 5.60163 52.3223 59.3322 59.3905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 610 3.2e-05 1024 110 896 409600 77.7204 26.8299 257.166 837.14 1199.07 1199.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 530 0.000256 1024 110 512 40960 8.33219 3.41229 17.3705 122.589 151.86 151.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 3.2e-05 512 185 896 163840 67.2112 12.6381 50.3572 385.305 515.789 515.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 810 0.000128 2048 180 3072 115200 23.5356 14.3206 448.645 413.305 899.935 900.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1090 0.000256 512 150 2048 66560 2.7704 1.69274 39.1391 68.2146 111.949 112.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1020 0.000128 4096 50 1728 149440 28.4133 484.831 838.13 1351.42 1351.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 630 3.2e-05 2048 160 1088 368640 164.495 55.0131 543.509 1650.21 2413.46 2413.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1350 0.000128 4096 280 2944 133760 23.0562 28.3277 807.313 836.754 1695.53 1695.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 720 0.001024 4096 120 1408 15040 2.7097 41.1668 124.441 168.361 168.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1710 0.001024 2048 220 256 17920 1.37011 5.30842 52.5479 59.2684 59.3264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 610 3.2e-05 1024 110 896 409600 76.0205 26.4382 236.187 825.215 1164.08 1164.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 530 0.000256 1024 110 512 40960 8.19494 3.37494 16.0126 122.641 150.378 150.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 3.2e-05 512 185 896 196608 65.9737 12.8351 56.3868 396.265 531.733 531.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 810 0.000128 2048 180 3072 113664 23.6832 14.2762 415.888 413.388 867.364 867.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1090 0.000256 512 150 2048 67584 2.74707 1.6896 36.7711 68.3037 109.644 109.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1020 0.000128 4096 50 1728 149376 28.4099 457.917 837.953 1324.32 1324.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 630 3.2e-05 2048 160 1088 368640 164.471 55.0928 516.911 1650.03 2386.72 2386.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1350 0.000128 4096 280 2944 133632 23.0554 28.3137 764.291 834.857 1650.59 1650.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 720 0.001024 4096 120 1408 14976 2.7216 37.8016 124.298 164.864 164.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1710 0.001024 2048 220 256 17664 1.35814 4.56138 52.0212 57.9835 58.0424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 610 3.2e-05 1024 110 896 393216 78.2923 26.4417 215.223 825.105 1145.27 1145.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 530 0.000256 1024 110 512 36864 8.08576 3.25059 14.5105 118.592 144.592 144.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 550 3.2e-05 512 185 896 212992 69.1792 13.3592 125.17 417.692 625.679 625.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 810 0.000128 2048 180 3072 117760 23.7438 14.3442 862.106 418.972 1319.3 1319.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1090 0.000256 512 150 2048 68608 2.7713 1.70966 81.783 55.1757 141.574 141.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1020 0.000128 4096 50 1792 149648 28.4387 930.468 838.187 1797.14 1797.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 630 3.2e-05 2048 160 1152 361472 172.544 56.064 1948.48 1675.88 3853.19 3853.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1350 0.000128 4096 280 2944 134336 23.1831 28.375 2751.55 838.1 3641.28 3641.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 720 0.001024 4096 120 1408 15424 2.73408 75.6008 127.046 205.423 205.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1710 0.001024 2048 220 256 18224 1.37885 12.841 52.5046 66.7684 66.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 610 3.2e-05 1024 110 896 373760 84.4444 26.9161 706.248 837.73 1655.57 1655.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 530 0.000256 1024 110 512 38400 8.57594 3.41632 41.3911 126.624 180.172 180.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 3.2e-05 512 185 896 212992 69.1111 13.3424 137.561 417.704 637.995 638.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 810 0.000128 2048 180 3072 117760 23.7036 14.3849 967.059 419.023 1424.3 1424.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1090 0.000256 512 150 2048 68608 2.7615 1.70771 88.9777 67.3547 160.935 161.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1020 0.000128 4096 50 1792 149632 28.4442 1036.88 838.089 1903.46 1903.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 630 3.2e-05 2048 160 1152 360448 171.552 55.9843 1261.02 1676.42 3165.2 3165.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1350 0.000128 4096 280 2944 134272 23.0255 28.3362 1669.04 837.972 2558.45 2558.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 720 0.001024 4096 120 1408 15392 2.72794 84.258 124.256 211.283 211.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1710 0.001024 2048 220 256 18208 1.37216 9.25136 52.496 63.161 63.2201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 610 3.2e-05 1024 110 896 372736 83.6832 26.8806 468.75 837.821 1417.35 1417.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 530 0.000256 1024 110 512 37888 8.54768 3.41811 40.2944 124.022 176.455 176.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 3.2e-05 512 185 896 212992 69.5688 13.3448 94.1788 417.741 595.116 595.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 810 0.000128 2048 180 3072 117760 23.7494 14.352 627.477 419.182 1084.9 1085.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1090 0.000256 512 150 2048 68096 2.76701 1.70288 60.2125 68.2685 133.083 133.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1020 0.000128 4096 50 1792 149568 28.4363 671.209 837.912 1537.6 1537.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 630 3.2e-05 2048 160 1152 356352 172.365 55.8715 886.2 1670.56 2785.22 2785.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1350 0.000128 4096 280 2944 134272 23.0571 28.3349 1079.23 838.14 1968.83 1968.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 720 0.001024 4096 120 1408 15360 2.72589 54.6558 124.252 181.676 181.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1710 0.001024 2048 220 256 18176 1.37206 6.30982 52.5023 60.2268 60.2829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 610 3.2e-05 1024 110 896 368640 83.9381 26.8199 297.967 837.127 1246.06 1246.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 530 0.000256 1024 110 512 37888 8.57133 3.40778 38.807 123.289 174.251 174.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 3.2e-05 512 185 896 196608 69.7601 13.149 71.1453 412.635 566.967 567.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 810 0.000128 2048 180 3072 117504 23.7158 14.4814 510.301 418.888 967.522 967.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1090 0.000256 512 150 2048 67584 2.76906 1.70154 49.3017 69.2227 123.127 123.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1020 0.000128 4096 50 1792 149568 28.4329 549.494 838.854 1416.82 1416.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 630 3.2e-05 2048 160 1152 356352 170.909 55.8425 780.706 1666.08 2673.76 2673.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1350 0.000128 4096 280 2944 134208 23.0166 28.3297 882.099 838.614 1772.14 1772.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 720 0.001024 4096 120 1408 15264 2.71565 44.3884 125.063 172.209 172.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1710 0.001024 2048 220 256 18144 1.37338 5.16438 52.5482 59.1261 59.1831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 610 3.2e-05 1024 110 896 368640 83.4331 26.7265 252.265 833.23 1195.87 1196.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 530 0.000256 1024 110 512 36864 8.48765 3.38192 37.8084 122.126 171.961 172.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 3.2e-05 512 185 896 196608 71.1699 13.3424 63.572 418.069 566.429 566.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 810 0.000128 2048 180 3072 116736 23.7657 14.3395 453.196 418.19 909.623 909.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1090 0.000256 512 150 2048 67584 2.78157 1.70534 43.8107 69.3508 117.781 117.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1020 0.000128 4096 50 1792 149504 28.4403 491.002 838.497 1357.99 1358.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 630 3.2e-05 2048 160 1152 352256 173.196 56.0906 718.197 1671.3 2619.01 2619.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1350 0.000128 4096 280 2944 133888 23.0277 28.3404 783.26 837.578 1672.28 1672.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 720 0.001024 4096 120 1408 15232 2.71565 40.5074 124.488 167.756 167.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1710 0.001024 2048 220 256 18048 1.37024 5.07667 53.8542 60.3436 60.4018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 610 3.2e-05 1024 110 896 368640 83.9985 26.8423 227.096 835.738 1173.89 1174.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 530 0.000256 1024 110 512 36864 8.6791 3.42835 38.0438 124.615 174.926 175.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 550 3.2e-05 512 185 896 204800 68.8849 13.1441 61.3777 412.298 555.977 556.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 810 0.000128 2048 180 3072 116480 23.6333 14.3124 416.104 415.922 870.102 870.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1090 0.000256 512 150 2048 66560 2.75312 1.6872 39.7284 68.4172 112.715 112.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1020 0.000128 4096 50 1792 149440 28.4078 449.901 837.734 1316.09 1316.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 630 3.2e-05 2048 160 1152 358400 172.548 56.1049 1900.69 1675.67 3805.23 3805.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1350 0.000128 4096 280 2944 133760 23.0362 28.3361 719.05 837.005 1607.5 1607.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 720 0.001024 4096 120 1408 15200 2.71373 37.346 123.797 163.9 163.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1710 0.001024 2048 220 256 18080 1.37472 4.67763 52.4997 58.5946 58.6536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 610 3.2e-05 1024 110 896 368640 84.3479 26.8984 210.103 849.939 1171.51 1171.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 530 0.000256 1024 110 512 35840 8.60016 3.38739 36.4931 121.527 170.165 170.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 550 3.2e-05 512 185 896 147456 72.1066 12.8348 41.0022 395.755 521.981 522.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 810 0.000128 2048 180 3072 116736 23.6766 14.3401 383.553 416.594 838.303 838.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1090 0.000256 512 150 2048 66048 2.77293 1.69363 36.111 68.4619 109.173 109.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1020 0.000128 4096 50 1792 149376 28.4365 414.509 837.372 1280.36 1280.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 630 3.2e-05 2048 160 1152 344064 172.438 55.0837 1806.42 1647.99 3682.16 3682.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1350 0.000128 4096 280 2944 134016 23.0409 28.3315 667.254 837.28 1555.99 1556.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 720 0.001024 4096 120 1408 15168 2.71565 33.414 124.445 160.616 160.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1710 0.001024 2048 220 256 18048 1.36957 3.85024 52.4855 57.749 57.8071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 610 3.2e-05 1024 110 896 356352 83.9807 26.4376 187.635 824.058 1122.33 1122.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 530 0.000256 1024 110 512 36864 8.50531 3.38944 39.9649 121.277 173.296 173.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 550 3.2e-05 512 185 896 114688 73.1046 12.6355 30.4861 385.207 501.705 501.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 810 0.000128 2048 180 3072 116480 23.8138 14.3375 361.8 419.19 819.275 819.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1090 0.000256 512 150 2048 66304 2.77549 1.6937 34.5678 68.8959 108.067 108.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1020 0.000128 4096 50 1792 149408 28.4365 389.636 838.616 1256.73 1256.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 630 3.2e-05 2048 160 1152 344064 173.189 55.4436 1824.8 1655.25 3708.92 3709.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1350 0.000128 4096 280 2944 133952 23.0175 28.3343 624.336 838.36 1514.13 1514.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 720 0.001024 4096 120 1408 15008 2.69741 30.8771 123.837 157.454 157.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1710 0.001024 2048 220 256 17920 1.3623 4.23107 52.2835 57.9209 57.9803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 610 3.2e-05 1024 110 896 358400 84.1051 26.5156 178.168 827.803 1116.8 1116.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 530 0.000256 1024 110 512 32256 8.64822 3.30288 35.0453 120.747 167.904 168.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 550 3.2e-05 512 185 896 131072 73.6957 12.8278 32.9478 396.209 515.952 516.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 810 0.000128 2048 180 3072 116736 23.8163 14.3299 342.572 418.577 799.426 799.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1090 0.000256 512 150 2048 67584 2.79389 1.7071 33.1893 69.3687 107.191 107.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1020 0.000128 4096 50 1792 149248 28.4184 370.743 837.909 1237.12 1237.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 630 3.2e-05 2048 160 1152 344064 176.355 55.877 1817.15 1672.25 3721.86 3722.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1350 0.000128 4096 280 2944 133632 23.0696 28.3382 592.541 837.076 1481.1 1481.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 720 0.001024 4096 120 1408 15104 2.70746 30.2979 118.028 151.077 151.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1710 0.001024 2048 220 256 17920 1.36294 4.58426 52.3667 58.358 58.4199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 610 3.2e-05 1024 110 896 360448 85.2963 26.8234 172.987 837.745 1123.08 1123.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 530 0.000256 1024 110 512 36864 8.67322 3.4104 39.7523 123.708 175.704 175.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 550 3.2e-05 512 185 900 172032 66.2099 12.6316 39.2775 384.94 503.328 503.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 810 0.000128 2048 180 3120 118272 23.6483 14.334 338.41 418.895 795.418 795.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1090 0.000256 512 150 2040 68096 2.732 1.69165 31.5368 69.8062 105.902 106.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1020 0.000128 4096 50 1740 149632 28.383 352.373 838.199 1219 1219.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 630 3.2e-05 2048 160 1080 358400 169.19 55.2064 1687.62 1654.11 3566.35 3566.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1350 0.000128 4096 280 2940 134848 23.1298 28.3259 2639.06 837.606 3528.19 3528.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 720 0.001024 4096 120 1440 15008 2.71507 29.8706 127.454 160.082 160.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1710 0.001024 2048 220 300 17696 1.36483 15.5484 52.2404 69.196 69.2537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 610 3.2e-05 1024 110 900 415744 75.7366 26.5093 317.8 830.534 1250.79 1250.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 530 0.000256 1024 110 480 43008 7.80464 3.30032 43.765 119.868 174.898 175.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 550 3.2e-05 512 185 896 172032 66.2215 12.6341 38.5838 385.239 502.956 503.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 810 0.000128 2048 180 3072 118272 23.6396 14.3351 326.982 419.231 784.322 784.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1090 0.000256 512 150 2048 66304 2.7753 1.69187 30.6205 67.9164 103.142 103.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1020 0.000128 4096 50 1728 149632 28.4078 342.33 838.644 1209.42 1209.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 630 3.2e-05 2048 160 1088 358400 169.348 55.2755 1636.83 1655.43 3517.11 3517.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1350 0.000128 4096 280 2944 134400 23.0887 28.3341 2624.49 838.286 3514.28 3514.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 720 0.001024 4096 120 1408 15008 2.70205 28.6684 128.461 159.875 159.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1710 0.001024 2048 220 256 17920 1.36806 12.9929 52.2854 66.6896 66.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 610 3.2e-05 1024 110 896 401408 77.7387 26.5136 306.038 827.919 1238.42 1238.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 530 0.000256 1024 110 512 39424 8.10128 3.30122 42.1788 119.686 173.425 173.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 550 3.2e-05 512 185 900 215040 61.2497 12.6505 48.893 385.277 508.344 508.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 810 0.000128 2048 180 3100 116480 23.7056 14.322 331.915 415.77 785.843 785.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1090 0.000256 512 150 2050 64960 2.77482 1.68122 30.728 67.3649 102.691 102.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1020 0.000128 4096 50 1700 149520 28.4262 345.875 837.796 1212.14 1212.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 630 3.2e-05 2048 160 1100 358400 166.803 54.7835 1728.49 1636.36 3586.66 3586.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1350 0.000128 4096 280 2950 134400 23.2929 28.3871 2689.95 837.443 3579.15 3579.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 720 0.001024 4096 120 1400 15120 2.72509 30.038 125.603 158.409 158.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1710 0.001024 2048 220 300 17640 1.36429 15.5607 52.2772 69.247 69.3023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 610 3.2e-05 1024 110 900 430080 72.0052 26.3185 328.597 818.37 1245.51 1245.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 530 0.000256 1024 110 500 44800 7.86634 3.34848 47.2506 121.18 179.802 179.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 550 3.2e-05 512 185 864 143360 69.952 12.6452 32.204 385.243 500.315 500.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 810 0.000128 2048 180 3072 116480 23.7182 14.3367 328.182 415.731 782.1 782.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1090 0.000256 512 150 2064 64960 2.77587 1.6784 30.6355 67.0128 102.237 102.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1020 0.000128 4096 50 1728 149520 28.4099 349.537 838.258 1216.25 1216.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 630 3.2e-05 2048 160 1104 376320 161.051 54.847 1830.71 1636.67 3683.5 3683.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1350 0.000128 4096 280 2928 134400 23.2968 28.3904 2650.19 837.41 3539.36 3539.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 720 0.001024 4096 120 1392 15120 2.72054 29.863 126.276 158.903 158.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1710 0.001024 2048 220 288 17640 1.35987 14.9182 52.1134 68.434 68.4916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 610 3.2e-05 1024 110 864 430080 71.9911 26.3173 331.398 818.198 1248.13 1248.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 530 0.000256 1024 110 480 44800 7.86266 3.34861 47.3921 120.189 178.946 179.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 550 3.2e-05 512 185 864 229376 67.3703 13.3477 56.9927 418.164 556.15 556.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 810 0.000128 2048 180 3072 117760 23.6545 14.4026 380.709 418.29 837.189 837.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1090 0.000256 512 150 2048 68608 2.74976 1.70557 35.9127 68.4338 108.929 109.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1020 0.000128 4096 50 1728 149760 28.429 402.426 838.814 1269.71 1269.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 630 3.2e-05 2048 160 1088 393216 161.542 55.8633 1788.46 1671.68 3677.78 3677.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1350 0.000128 4096 280 2912 134912 23.1734 28.3354 2606.42 837.887 3495.9 3495.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 720 0.001024 4096 120 1408 15232 2.71776 33.6043 126.682 163.049 163.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1710 0.001024 2048 220 256 18048 1.37216 13.2719 52.3766 67.0641 67.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 610 3.2e-05 1024 110 864 442368 72.9632 27.8216 350.096 847.542 1298.65 1298.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 530 0.000256 1024 110 480 49152 7.71469 3.40582 48.9731 124.083 184.341 184.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 550 3.2e-05 512 185 864 122880 77.9881 13.147 46.9568 412.421 550.786 550.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 810 0.000128 2048 180 3072 115200 23.5535 14.2958 567.572 413.262 1018.81 1018.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1090 0.000256 512 150 2048 65280 2.80346 1.6937 52.0442 68.2162 124.887 124.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1020 0.000128 4096 50 1728 149280 28.4118 606.644 837.157 1472.26 1472.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 630 3.2e-05 2048 160 1088 368640 164.52 55.0994 2425.43 1649.35 4294.62 4294.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1350 0.000128 4096 280 2912 134400 23.04 28.3391 3517.26 839.497 4408.22 4408.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 720 0.001024 4096 120 1408 14880 2.71568 50.9079 123.77 177.437 177.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1710 0.001024 2048 220 256 17760 1.37626 6.17126 52.4824 60.0725 60.1282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 610 3.2e-05 1024 110 864 430080 72.7727 26.7491 424.609 827.189 1351.54 1351.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 530 0.000256 1024 110 480 46080 7.82342 3.37933 64.5254 122.233 198.119 198.246
