// Seed: 1132012552
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    output supply1 id_3,
    input wor id_4,
    input supply1 id_5,
    input wand id_6,
    output wor id_7
);
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_9, id_9
  );
  assign id_1 = 1;
endmodule
