Startpoint: u0/w_reg_3__20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0/w_reg_3__29_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ u0/w_reg_3__20_/CK (DFFQ_X0P5M_A12TH)
   0.03    0.81    0.81 ^ u0/w_reg_3__20_/Q (DFFQ_X0P5M_A12TH)
           0.00    0.82 ^ u0/FE_DBTC4_w3_20_/A (INV_X0P6B_A12TH)
   0.02    0.56    1.37 v u0/FE_DBTC4_w3_20_/Y (INV_X0P6B_A12TH)
           0.00    1.37 v u0/u0/U17/B (NAND2_X0P5A_A12TH)
   0.01    0.31    1.68 ^ u0/u0/U17/Y (NAND2_X0P5A_A12TH)
           0.00    1.68 ^ u0/u0/U54/B (NOR2_X1B_A12TH)
   0.01    0.34    2.02 v u0/u0/U54/Y (NOR2_X1B_A12TH)
           0.00    2.02 v u0/u0/U116/A (NAND2_X0P5A_A12TH)
   0.01    0.36    2.38 ^ u0/u0/U116/Y (NAND2_X0P5A_A12TH)
           0.00    2.38 ^ u0/u0/U178/B (NAND2_X0P5A_A12TH)
   0.01    0.24    2.63 v u0/u0/U178/Y (NAND2_X0P5A_A12TH)
           0.00    2.63 v u0/u0/U179/A (NOR2XB_X0P7M_A12TH)
   0.00    0.21    2.83 ^ u0/u0/U179/Y (NOR2XB_X0P7M_A12TH)
           0.00    2.83 ^ u0/u0/U243/B (NAND3_X0P5A_A12TH)
   0.01    0.31    3.15 v u0/u0/U243/Y (NAND3_X0P5A_A12TH)
           0.00    3.15 v u0/u0/U254/A (NOR2_X0P5M_A12TH)
   0.00    0.23    3.38 ^ u0/u0/U254/Y (NOR2_X0P5M_A12TH)
           0.00    3.38 ^ u0/u0/U255/D (NAND4_X1A_A12TH)
   0.01    0.26    3.64 v u0/u0/U255/Y (NAND4_X1A_A12TH)
           0.00    3.64 v u0/u0/U354/AN (NAND4B_X0P7M_A12TH)
   0.00    0.38    4.02 v u0/u0/U354/Y (NAND4B_X0P7M_A12TH)
           0.00    4.02 v u0/u0/U360/A1 (OAI31_X0P7M_A12TH)
   0.00    0.26    4.28 ^ u0/u0/U360/Y (OAI31_X0P7M_A12TH)
           0.00    4.28 ^ u0/u0/U373/A (NAND4_X1A_A12TH)
   0.01    0.33    4.61 v u0/u0/U373/Y (NAND4_X1A_A12TH)
           0.00    4.61 v u0/U207/B (XOR2_X0P5M_A12TH)
   0.01    0.43    5.04 ^ u0/U207/Y (XOR2_X0P5M_A12TH)
           0.00    5.04 ^ u0/U208/A (XOR2_X0P5M_A12TH)
   0.00    0.32    5.36 ^ u0/U208/Y (XOR2_X0P5M_A12TH)
           0.00    5.36 ^ u0/U209/A (XNOR2_X0P5M_A12TH)
   0.01    0.43    5.80 ^ u0/U209/Y (XNOR2_X0P5M_A12TH)
           0.00    5.80 ^ u0/U210/B (XNOR2_X0P5M_A12TH)
   0.01    0.65    6.45 ^ u0/U210/Y (XNOR2_X0P5M_A12TH)
           0.00    6.45 ^ u0/U211/B (NAND2_X0P5A_A12TH)
   0.00    0.30    6.75 v u0/U211/Y (NAND2_X0P5A_A12TH)
           0.00    6.75 v u0/U212/C0 (OAI211_X0P5M_A12TH)
   0.00    0.16    6.92 ^ u0/U212/Y (OAI211_X0P5M_A12TH)
           0.00    6.92 ^ u0/U213/B0 (OAI2XB1_X0P5M_A12TH)
   0.00    0.15    7.07 v u0/U213/Y (OAI2XB1_X0P5M_A12TH)
           0.00    7.07 v u0/w_reg_3__29_/D (DFFQ_X0P5M_A12TH)
                   7.07   data arrival time

           7.00    7.00   clock clk (rise edge)
           0.00    7.00   clock network delay (ideal)
           0.00    7.00   clock reconvergence pessimism
                   7.00 ^ u0/w_reg_3__29_/CK (DFFQ_X0P5M_A12TH)
          -0.17    6.83   library setup time
                   6.83   data required time
----------------------------------------------------------------
                   6.83   data required time
                  -7.07   data arrival time
----------------------------------------------------------------
                  -0.24   slack (VIOLATED)


Resized 9664 instances.
Inserted 0 buffers in 0 nets.
Startpoint: sa21_reg_1_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa23_reg_0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ sa21_reg_1_/CK (DFFQ_X4M_A12TH)
   0.06    0.41    0.41 v sa21_reg_1_/Q (DFFQ_X4M_A12TH)
           0.00    0.41 v us21/U59/C (NOR3_X4A_A12TH)
   0.09    0.62    1.03 ^ us21/U59/Y (NOR3_X4A_A12TH)
           0.00    1.03 ^ us21/U84/A (NAND2_X6B_A12TH)
   0.03    0.29    1.32 v us21/U84/Y (NAND2_X6B_A12TH)
           0.00    1.32 v us21/U232/A (INV_X0P8M_A12TH)
   0.01    0.18    1.51 ^ us21/U232/Y (INV_X0P8M_A12TH)
           0.00    1.51 ^ us21/U233/A (NOR2_X3M_A12TH)
   0.01    0.11    1.62 v us21/U233/Y (NOR2_X3M_A12TH)
           0.00    1.62 v us21/U286/B (NAND2_X0P5B_A12TH)
   0.00    0.10    1.72 ^ us21/U286/Y (NAND2_X0P5B_A12TH)
           0.00    1.72 ^ us21/U287/B (NOR2_X1P4A_A12TH)
   0.01    0.09    1.81 v us21/U287/Y (NOR2_X1P4A_A12TH)
           0.00    1.81 v us21/U367/A (NAND3_X1M_A12TH)
   0.00    0.10    1.91 ^ us21/U367/Y (NAND3_X1M_A12TH)
           0.00    1.91 ^ us21/U368/CN (NAND3XXB_X4M_A12TH)
   0.01    0.20    2.10 ^ us21/U368/Y (NAND3XXB_X4M_A12TH)
           0.00    2.10 ^ us21/U369/AN (NAND4B_X4M_A12TH)
   0.01    0.18    2.29 ^ us21/U369/Y (NAND4B_X4M_A12TH)
           0.00    2.29 ^ us21/U370/A2 (OAI31_X4M_A12TH)
   0.01    0.16    2.45 v us21/U370/Y (OAI31_X4M_A12TH)
           0.00    2.45 v us21/U373/C (NAND4_X4A_A12TH)
   0.06    0.22    2.67 ^ us21/U373/Y (NAND4_X4A_A12TH)
           0.00    2.67 ^ U1399/A (INV_X6B_A12TH)
   0.04    0.17    2.84 v U1399/Y (INV_X6B_A12TH)
           0.00    2.84 v U1652/A0 (OAI22_X8M_A12TH)
   0.05    0.20    3.04 ^ U1652/Y (OAI22_X8M_A12TH)
           0.00    3.04 ^ U1653/A (INV_X6B_A12TH)
   0.04    0.15    3.19 v U1653/Y (INV_X6B_A12TH)
           0.00    3.19 v U1780/A1 (AOI22_X4M_A12TH)
   0.01    0.16    3.36 ^ U1780/Y (AOI22_X4M_A12TH)
           0.00    3.36 ^ U1781/B (XOR2_X4M_A12TH)
   0.01    0.18    3.54 ^ U1781/Y (XOR2_X4M_A12TH)
           0.00    3.54 ^ U1782/A1 (AOI22_X1P4M_A12TH)
   0.00    0.16    3.69 v U1782/Y (AOI22_X1P4M_A12TH)
           0.00    3.69 v U1783/B (XOR2_X1P4M_A12TH)
   0.00    0.16    3.85 ^ U1783/Y (XOR2_X1P4M_A12TH)
           0.00    3.85 ^ sa23_reg_0_/D (DFFQ_X4M_A12TH)
                   3.85   data arrival time

           7.00    7.00   clock clk (rise edge)
           0.00    7.00   clock network delay (ideal)
           0.00    7.00   clock reconvergence pessimism
                   7.00 ^ sa23_reg_0_/CK (DFFQ_X4M_A12TH)
          -0.15    6.85   library setup time
                   6.85   data required time
----------------------------------------------------------------
                   6.85   data required time
                  -3.85   data arrival time
----------------------------------------------------------------
                   3.00   slack (MET)


