VERSION 5.7 ;
   NAMESCASESENSITIVE ON ;
   DIVIDERCHAR "/" ;
   BUSBITCHARS "()" ;
   DESIGN openframe_project_wrapper ;
   TECHNOLOGY sky130A ;
   UNITS DISTANCE MICRONS 1000 ;
   DIEAREA ( 0 0 ) ( 3166630 4766630 ) ;

VIAS 0 ;
END VIAS

COMPONENTS 0 ;
END COMPONENTS

PINS 913 ;
   - gpio_loopback_zero[14] + NET gpio_loopback_zero[14]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 4645190 ) N ;
   - gpio_loopback_one[14] + NET gpio_loopback_one[14]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 4635180 ) N ;
   - gpio_loopback_one[13] + NET gpio_loopback_one[13]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 4185180 ) N ;
   - gpio_loopback_zero[12] + NET gpio_loopback_zero[12]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3750190 ) N ;
   - gpio_loopback_one[12] + NET gpio_loopback_one[12]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3740180 ) N ;
   - gpio_loopback_zero[11] + NET gpio_loopback_zero[11]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3525190 ) N ;
   - gpio_loopback_one[11] + NET gpio_loopback_one[11]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3515180 ) N ;
   - gpio_loopback_zero[10] + NET gpio_loopback_zero[10]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3300190 ) N ;
   - gpio_loopback_one[10] + NET gpio_loopback_one[10]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3290180 ) N ;
   - gpio_loopback_zero[9] + NET gpio_loopback_zero[9]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3075190 ) N ;
   - gpio_loopback_one[9] + NET gpio_loopback_one[9]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3065180 ) N ;
   - gpio_loopback_zero[8] + NET gpio_loopback_zero[8]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 2850190 ) N ;
   - gpio_loopback_one[8] + NET gpio_loopback_one[8]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 2840180 ) N ;
   - gpio_loopback_one[7] + NET gpio_loopback_one[7]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 2615180 ) N ;
   - gpio_loopback_zero[7] + NET gpio_loopback_zero[7]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 2625190 ) N ;
   - gpio_loopback_zero[6] + NET gpio_loopback_zero[6]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1740190 ) N ;
   - gpio_loopback_one[6] + NET gpio_loopback_one[6]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1730180 ) N ;
   - gpio_loopback_zero[5] + NET gpio_loopback_zero[5]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1515190 ) N ;
   - gpio_loopback_one[5] + NET gpio_loopback_one[5]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1505180 ) N ;
   - gpio_loopback_zero[3] + NET gpio_loopback_zero[3]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1065190 ) N ;
   - gpio_loopback_one[3] + NET gpio_loopback_one[3]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1055180 ) N ;
   - gpio_loopback_zero[37] + NET gpio_loopback_zero[37]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 663370 ) N ;
   - gpio_loopback_one[37] + NET gpio_loopback_one[37]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 673370 ) N ;
   - gpio_loopback_zero[36] + NET gpio_loopback_zero[36]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 878370 ) N ;
   - gpio_loopback_one[36] + NET gpio_loopback_one[36]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 888370 ) N ;
   - gpio_loopback_zero[35] + NET gpio_loopback_zero[35]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1093370 ) N ;
   - gpio_loopback_one[35] + NET gpio_loopback_one[35]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1103370 ) N ;
   - gpio_loopback_zero[34] + NET gpio_loopback_zero[34]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1308370 ) N ;
   - gpio_loopback_one[34] + NET gpio_loopback_one[34]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1318370 ) N ;
   - gpio_loopback_zero[33] + NET gpio_loopback_zero[33]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1523370 ) N ;
   - gpio_loopback_one[33] + NET gpio_loopback_one[33]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1533370 ) N ;
   - gpio_loopback_zero[32] + NET gpio_loopback_zero[32]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1738370 ) N ;
   - gpio_loopback_one[32] + NET gpio_loopback_one[32]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1748370 ) N ;
   - gpio_loopback_zero[31] + NET gpio_loopback_zero[31]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 2383370 ) N ;
   - gpio_loopback_one[31] + NET gpio_loopback_one[31]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 2393370 ) N ;
   - gpio_loopback_zero[30] + NET gpio_loopback_zero[30]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 2598370 ) N ;
   - gpio_loopback_one[30] + NET gpio_loopback_one[30]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 2608370 ) N ;
   - gpio_loopback_zero[29] + NET gpio_loopback_zero[29]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 2813370 ) N ;
   - gpio_loopback_one[29] + NET gpio_loopback_one[29]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 2823370 ) N ;
   - gpio_loopback_zero[28] + NET gpio_loopback_zero[28]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3028370 ) N ;
   - gpio_loopback_one[28] + NET gpio_loopback_one[28]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3038370 ) N ;
   - gpio_loopback_zero[27] + NET gpio_loopback_zero[27]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3243370 ) N ;
   - gpio_loopback_one[27] + NET gpio_loopback_one[27]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3253370 ) N ;
   - gpio_loopback_zero[26] + NET gpio_loopback_zero[26]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3458370 ) N ;
   - gpio_loopback_one[26] + NET gpio_loopback_one[26]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3468370 ) N ;
   - gpio_loopback_zero[25] + NET gpio_loopback_zero[25]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3673370 ) N ;
   - gpio_loopback_one[25] + NET gpio_loopback_one[25]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3683370 ) N ;
   - gpio_loopback_zero[24] + NET gpio_loopback_zero[24]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 4523370 ) N ;
   - gpio_loopback_one[24] + NET gpio_loopback_one[24]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 4533370 ) N ;
   - vccd1 + NET vccd1
     + PORT
        + LAYER met3 ( -1250 -11972.5 ) ( 1250 11972.5 )        + PLACED ( 3167600 4339587.5 ) N ;
   - gpio_out[14] + NET gpio_out[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4607290 ) N ;
   - gpio_out[13] + NET gpio_out[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4161290 ) N ;
   - gpio_out[12] + NET gpio_out[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3715290 ) N ;
   - gpio_oeb[14] + NET gpio_oeb[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4622930 ) N ;
   - gpio_oeb[13] + NET gpio_oeb[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4176930 ) N ;
   - gpio_oeb[12] + NET gpio_oeb[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3730930 ) N ;
   - gpio_inp_dis[14] + NET gpio_inp_dis[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4585670 ) N ;
   - gpio_inp_dis[13] + NET gpio_inp_dis[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4139670 ) N ;
   - gpio_inp_dis[12] + NET gpio_inp_dis[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3693670 ) N ;
   - gpio_ib_mode_sel[14] + NET gpio_ib_mode_sel[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4619710 ) N ;
   - gpio_ib_mode_sel[13] + NET gpio_ib_mode_sel[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4173710 ) N ;
   - gpio_ib_mode_sel[12] + NET gpio_ib_mode_sel[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3727710 ) N ;
   - gpio_vtrip_sel[14] + NET gpio_vtrip_sel[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4616490 ) N ;
   - gpio_vtrip_sel[13] + NET gpio_vtrip_sel[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4170490 ) N ;
   - gpio_vtrip_sel[12] + NET gpio_vtrip_sel[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3724490 ) N ;
   - gpio_slow_sel[14] + NET gpio_slow_sel[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4561290 ) N ;
   - gpio_slow_sel[13] + NET gpio_slow_sel[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4115290 ) N ;
   - gpio_slow_sel[12] + NET gpio_slow_sel[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3669290 ) N ;
   - gpio_holdover[14] + NET gpio_holdover[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4604530 ) N ;
   - gpio_holdover[13] + NET gpio_holdover[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4158530 ) N ;
   - gpio_holdover[12] + NET gpio_holdover[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3712530 ) N ;
   - gpio_analog_en[14] + NET gpio_analog_en[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4576470 ) N ;
   - gpio_analog_en[13] + NET gpio_analog_en[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4130470 ) N ;
   - gpio_analog_en[12] + NET gpio_analog_en[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3684470 ) N ;
   - gpio_analog_sel[14] + NET gpio_analog_sel[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4598090 ) N ;
   - gpio_analog_sel[13] + NET gpio_analog_sel[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4152090 ) N ;
   - gpio_analog_sel[12] + NET gpio_analog_sel[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3706090 ) N ;
   - gpio_analog_pol[14] + NET gpio_analog_pol[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4582910 ) N ;
   - gpio_analog_pol[13] + NET gpio_analog_pol[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4136910 ) N ;
   - gpio_analog_pol[12] + NET gpio_analog_pol[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3690910 ) N ;
   - gpio_dm0[14] + NET gpio_dm0[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4579690 ) N ;
   - gpio_dm0[13] + NET gpio_dm0[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4133690 ) N ;
   - gpio_dm0[12] + NET gpio_dm0[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3687690 ) N ;
   - gpio_dm1[14] + NET gpio_dm1[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4570490 ) N ;
   - gpio_dm1[13] + NET gpio_dm1[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4124490 ) N ;
   - gpio_dm1[12] + NET gpio_dm1[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3678490 ) N ;
   - gpio_dm2[14] + NET gpio_dm2[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4601310 ) N ;
   - gpio_dm2[13] + NET gpio_dm2[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4155310 ) N ;
   - gpio_dm2[12] + NET gpio_dm2[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3709310 ) N ;
   - gpio_in[14] + NET gpio_in[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4552090 ) N ;
   - gpio_in[13] + NET gpio_in[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4106090 ) N ;
   - gpio_in[12] + NET gpio_in[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3660090 ) N ;
   - gpio_in_h[14] + NET gpio_in_h[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4625690 ) N ;
   - gpio_in_h[13] + NET gpio_in_h[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4179690 ) N ;
   - gpio_in_h[12] + NET gpio_in_h[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3733690 ) N ;
   - gpio_loopback_zero[13] + NET gpio_loopback_zero[13]
     + PORT
        + LAYER met3 ( 0 0 ) ( 0 0 )        + PLACED ( 3167150 4202190 ) N ;
   - analog_io[14] + NET analog_io[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4564510 ) N ;
   - analog_io[13] + NET analog_io[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4118510 ) N ;
   - analog_io[12] + NET analog_io[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3672510 ) N ;
   - analog_noesd_io[14] + NET analog_noesd_io[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4573710 ) N ;
   - analog_noesd_io[13] + NET analog_noesd_io[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4127710 ) N ;
   - analog_noesd_io[12] + NET analog_noesd_io[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3681710 ) N ;
   - gpio_holdover[10] + NET gpio_holdover[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3262530 ) N ;
   - gpio_holdover[9] + NET gpio_holdover[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3036530 ) N ;
   - gpio_holdover[8] + NET gpio_holdover[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2811530 ) N ;
   - gpio_holdover[7] + NET gpio_holdover[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2585530 ) N ;
   - gpio_inp_dis[9] + NET gpio_inp_dis[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3017670 ) N ;
   - gpio_inp_dis[8] + NET gpio_inp_dis[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2792670 ) N ;
   - gpio_inp_dis[7] + NET gpio_inp_dis[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2566670 ) N ;
   - gpio_analog_en[11] + NET gpio_analog_en[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3459470 ) N ;
   - gpio_analog_en[10] + NET gpio_analog_en[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3234470 ) N ;
   - gpio_analog_en[9] + NET gpio_analog_en[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3008470 ) N ;
   - gpio_analog_en[8] + NET gpio_analog_en[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2783470 ) N ;
   - gpio_analog_en[7] + NET gpio_analog_en[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2557470 ) N ;
   - gpio_out[10] + NET gpio_out[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3265290 ) N ;
   - gpio_out[9] + NET gpio_out[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3039290 ) N ;
   - gpio_oeb[11] + NET gpio_oeb[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3505930 ) N ;
   - gpio_analog_sel[11] + NET gpio_analog_sel[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3481090 ) N ;
   - gpio_analog_sel[10] + NET gpio_analog_sel[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3256090 ) N ;
   - gpio_analog_sel[9] + NET gpio_analog_sel[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3030090 ) N ;
   - gpio_analog_sel[8] + NET gpio_analog_sel[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2805090 ) N ;
   - gpio_analog_sel[7] + NET gpio_analog_sel[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2579090 ) N ;
   - gpio_ib_mode_sel[11] + NET gpio_ib_mode_sel[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3502710 ) N ;
   - gpio_ib_mode_sel[10] + NET gpio_ib_mode_sel[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3277710 ) N ;
   - gpio_ib_mode_sel[9] + NET gpio_ib_mode_sel[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3051710 ) N ;
   - gpio_analog_pol[11] + NET gpio_analog_pol[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3465910 ) N ;
   - gpio_analog_pol[10] + NET gpio_analog_pol[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3240910 ) N ;
   - gpio_analog_pol[9] + NET gpio_analog_pol[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3014910 ) N ;
   - gpio_analog_pol[8] + NET gpio_analog_pol[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2789910 ) N ;
   - gpio_analog_pol[7] + NET gpio_analog_pol[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2563910 ) N ;
   - gpio_ib_mode_sel[8] + NET gpio_ib_mode_sel[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2826710 ) N ;
   - gpio_ib_mode_sel[7] + NET gpio_ib_mode_sel[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2600710 ) N ;
   - gpio_oeb[10] + NET gpio_oeb[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3280930 ) N ;
   - gpio_dm0[11] + NET gpio_dm0[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3462690 ) N ;
   - gpio_dm0[10] + NET gpio_dm0[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3237690 ) N ;
   - gpio_dm0[9] + NET gpio_dm0[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3011690 ) N ;
   - gpio_dm0[8] + NET gpio_dm0[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2786690 ) N ;
   - gpio_dm0[7] + NET gpio_dm0[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2560690 ) N ;
   - gpio_oeb[9] + NET gpio_oeb[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3054930 ) N ;
   - gpio_oeb[8] + NET gpio_oeb[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2829930 ) N ;
   - gpio_vtrip_sel[11] + NET gpio_vtrip_sel[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3499490 ) N ;
   - gpio_dm1[11] + NET gpio_dm1[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3453490 ) N ;
   - gpio_dm1[10] + NET gpio_dm1[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3228490 ) N ;
   - gpio_dm1[9] + NET gpio_dm1[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3002490 ) N ;
   - gpio_dm1[8] + NET gpio_dm1[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2777490 ) N ;
   - gpio_dm1[7] + NET gpio_dm1[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2551490 ) N ;
   - gpio_vtrip_sel[10] + NET gpio_vtrip_sel[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3274490 ) N ;
   - gpio_vtrip_sel[9] + NET gpio_vtrip_sel[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3048490 ) N ;
   - gpio_vtrip_sel[8] + NET gpio_vtrip_sel[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2823490 ) N ;
   - gpio_dm2[11] + NET gpio_dm2[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3484310 ) N ;
   - gpio_dm2[10] + NET gpio_dm2[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3259310 ) N ;
   - gpio_dm2[9] + NET gpio_dm2[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3033310 ) N ;
   - gpio_dm2[8] + NET gpio_dm2[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2808310 ) N ;
   - gpio_dm2[7] + NET gpio_dm2[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2582310 ) N ;
   - gpio_vtrip_sel[7] + NET gpio_vtrip_sel[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2597490 ) N ;
   - gpio_oeb[7] + NET gpio_oeb[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2603930 ) N ;
   - gpio_out[8] + NET gpio_out[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2814290 ) N ;
   - gpio_in[11] + NET gpio_in[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3435090 ) N ;
   - gpio_in[10] + NET gpio_in[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3210090 ) N ;
   - gpio_in[9] + NET gpio_in[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2984090 ) N ;
   - gpio_in[8] + NET gpio_in[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2759090 ) N ;
   - gpio_in[7] + NET gpio_in[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2533090 ) N ;
   - gpio_out[7] + NET gpio_out[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2588290 ) N ;
   - gpio_slow_sel[11] + NET gpio_slow_sel[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3444290 ) N ;
   - gpio_slow_sel[10] + NET gpio_slow_sel[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3219290 ) N ;
   - gpio_in_h[11] + NET gpio_in_h[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3508690 ) N ;
   - gpio_in_h[10] + NET gpio_in_h[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3283690 ) N ;
   - gpio_in_h[9] + NET gpio_in_h[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3057690 ) N ;
   - gpio_in_h[8] + NET gpio_in_h[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2832690 ) N ;
   - gpio_in_h[7] + NET gpio_in_h[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2606690 ) N ;
   - gpio_slow_sel[9] + NET gpio_slow_sel[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2993290 ) N ;
   - gpio_slow_sel[8] + NET gpio_slow_sel[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2768290 ) N ;
   - gpio_slow_sel[7] + NET gpio_slow_sel[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2542290 ) N ;
   - gpio_out[11] + NET gpio_out[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3490290 ) N ;
   - analog_io[11] + NET analog_io[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3447510 ) N ;
   - analog_io[10] + NET analog_io[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3222510 ) N ;
   - analog_io[9] + NET analog_io[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2996510 ) N ;
   - analog_io[8] + NET analog_io[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2771510 ) N ;
   - analog_io[7] + NET analog_io[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2545510 ) N ;
   - gpio_inp_dis[11] + NET gpio_inp_dis[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3468670 ) N ;
   - gpio_inp_dis[10] + NET gpio_inp_dis[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3243670 ) N ;
   - gpio_holdover[11] + NET gpio_holdover[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3487530 ) N ;
   - analog_noesd_io[11] + NET analog_noesd_io[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3456710 ) N ;
   - analog_noesd_io[10] + NET analog_noesd_io[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3231710 ) N ;
   - analog_noesd_io[9] + NET analog_noesd_io[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3005710 ) N ;
   - analog_noesd_io[8] + NET analog_noesd_io[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2780710 ) N ;
   - analog_noesd_io[7] + NET analog_noesd_io[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2554710 ) N ;
   - gpio_ib_mode_sel[24] + NET gpio_ib_mode_sel[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4567920 ) N ;
   - gpio_analog_sel[25] + NET gpio_analog_sel[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3740540 ) N ;
   - gpio_analog_pol[25] + NET gpio_analog_pol[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3755720 ) N ;
   - gpio_analog_pol[24] + NET gpio_analog_pol[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4604720 ) N ;
   - gpio_oeb[25] + NET gpio_oeb[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3715700 ) N ;
   - gpio_vtrip_sel[25] + NET gpio_vtrip_sel[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3722140 ) N ;
   - gpio_dm0[25] + NET gpio_dm0[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3758940 ) N ;
   - gpio_dm0[24] + NET gpio_dm0[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4607940 ) N ;
   - gpio_vtrip_sel[24] + NET gpio_vtrip_sel[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4571140 ) N ;
   - gpio_oeb[24] + NET gpio_oeb[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4564700 ) N ;
   - gpio_dm1[25] + NET gpio_dm1[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3768140 ) N ;
   - gpio_dm1[24] + NET gpio_dm1[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4617140 ) N ;
   - gpio_slow_sel[25] + NET gpio_slow_sel[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3777340 ) N ;
   - gpio_dm2[25] + NET gpio_dm2[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3737320 ) N ;
   - gpio_dm2[24] + NET gpio_dm2[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4586320 ) N ;
   - gpio_slow_sel[24] + NET gpio_slow_sel[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4626340 ) N ;
   - gpio_out[25] + NET gpio_out[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3731340 ) N ;
   - gpio_in[25] + NET gpio_in[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3786540 ) N ;
   - gpio_in[24] + NET gpio_in[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4635540 ) N ;
   - gpio_inp_dis[25] + NET gpio_inp_dis[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3752960 ) N ;
   - gpio_holdover[25] + NET gpio_holdover[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3734100 ) N ;
   - gpio_in_h[25] + NET gpio_in_h[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3712940 ) N ;
   - gpio_in_h[24] + NET gpio_in_h[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4561940 ) N ;
   - gpio_holdover[24] + NET gpio_holdover[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4583100 ) N ;
   - gpio_inp_dis[24] + NET gpio_inp_dis[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4601960 ) N ;
   - gpio_out[24] + NET gpio_out[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4580340 ) N ;
   - gpio_analog_sel[24] + NET gpio_analog_sel[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4589540 ) N ;
   - vssa2 + NET vssa2
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 3989655 ) N ;
   - vccd2 + NET vccd2
     + PORT
        + LAYER met3 ( -1250 -12000 ) ( 1250 12000 )        + PLACED ( -970 4361815 ) N ;
   - analog_io[25] + NET analog_io[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3774120 ) N ;
   - analog_io[24] + NET analog_io[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4623120 ) N ;
   - gpio_analog_en[25] + NET gpio_analog_en[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3762160 ) N ;
   - gpio_analog_en[24] + NET gpio_analog_en[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4611160 ) N ;
   - analog_noesd_io[25] + NET analog_noesd_io[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3764920 ) N ;
   - analog_noesd_io[24] + NET analog_noesd_io[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4613920 ) N ;
   - gpio_ib_mode_sel[25] + NET gpio_ib_mode_sel[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3718920 ) N ;
   - gpio_out[28] + NET gpio_out[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3083340 ) N ;
   - gpio_out[27] + NET gpio_out[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3299340 ) N ;
   - gpio_dm1[28] + NET gpio_dm1[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3120140 ) N ;
   - gpio_dm1[27] + NET gpio_dm1[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3336140 ) N ;
   - gpio_dm1[26] + NET gpio_dm1[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3552140 ) N ;
   - gpio_oeb[28] + NET gpio_oeb[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3067700 ) N ;
   - gpio_oeb[27] + NET gpio_oeb[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3283700 ) N ;
   - gpio_out[26] + NET gpio_out[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3515340 ) N ;
   - gpio_slow_sel[28] + NET gpio_slow_sel[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3129340 ) N ;
   - gpio_slow_sel[27] + NET gpio_slow_sel[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3345340 ) N ;
   - gpio_slow_sel[26] + NET gpio_slow_sel[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3561340 ) N ;
   - gpio_oeb[26] + NET gpio_oeb[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3499700 ) N ;
   - gpio_dm2[28] + NET gpio_dm2[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3089320 ) N ;
   - gpio_dm2[27] + NET gpio_dm2[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3305320 ) N ;
   - gpio_dm2[26] + NET gpio_dm2[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3521320 ) N ;
   - gpio_analog_pol[28] + NET gpio_analog_pol[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3107720 ) N ;
   - gpio_inp_dis[28] + NET gpio_inp_dis[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3104960 ) N ;
   - gpio_inp_dis[27] + NET gpio_inp_dis[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3320960 ) N ;
   - gpio_inp_dis[26] + NET gpio_inp_dis[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3536960 ) N ;
   - gpio_in[28] + NET gpio_in[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3138540 ) N ;
   - gpio_in[27] + NET gpio_in[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3354540 ) N ;
   - gpio_in[26] + NET gpio_in[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3570540 ) N ;
   - gpio_analog_pol[27] + NET gpio_analog_pol[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3323720 ) N ;
   - gpio_analog_pol[26] + NET gpio_analog_pol[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3539720 ) N ;
   - gpio_analog_sel[27] + NET gpio_analog_sel[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3308540 ) N ;
   - gpio_holdover[28] + NET gpio_holdover[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3086100 ) N ;
   - gpio_holdover[27] + NET gpio_holdover[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3302100 ) N ;
   - gpio_holdover[26] + NET gpio_holdover[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3518100 ) N ;
   - gpio_analog_sel[26] + NET gpio_analog_sel[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3524540 ) N ;
   - gpio_in_h[28] + NET gpio_in_h[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3064940 ) N ;
   - gpio_in_h[27] + NET gpio_in_h[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3280940 ) N ;
   - gpio_in_h[26] + NET gpio_in_h[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3496940 ) N ;
   - gpio_vtrip_sel[28] + NET gpio_vtrip_sel[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3074140 ) N ;
   - gpio_vtrip_sel[27] + NET gpio_vtrip_sel[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3290140 ) N ;
   - gpio_vtrip_sel[26] + NET gpio_vtrip_sel[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3506140 ) N ;
   - analog_io[28] + NET analog_io[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3126120 ) N ;
   - analog_io[27] + NET analog_io[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3342120 ) N ;
   - analog_io[26] + NET analog_io[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3558120 ) N ;
   - gpio_dm0[28] + NET gpio_dm0[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3110940 ) N ;
   - gpio_dm0[27] + NET gpio_dm0[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3326940 ) N ;
   - gpio_analog_en[28] + NET gpio_analog_en[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3114160 ) N ;
   - gpio_analog_en[27] + NET gpio_analog_en[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3330160 ) N ;
   - gpio_analog_en[26] + NET gpio_analog_en[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3546160 ) N ;
   - gpio_dm0[26] + NET gpio_dm0[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3542940 ) N ;
   - analog_noesd_io[28] + NET analog_noesd_io[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3116920 ) N ;
   - analog_noesd_io[27] + NET analog_noesd_io[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3332920 ) N ;
   - analog_noesd_io[26] + NET analog_noesd_io[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3548920 ) N ;
   - gpio_analog_sel[28] + NET gpio_analog_sel[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3092540 ) N ;
   - gpio_ib_mode_sel[28] + NET gpio_ib_mode_sel[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3070920 ) N ;
   - gpio_ib_mode_sel[27] + NET gpio_ib_mode_sel[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3286920 ) N ;
   - gpio_ib_mode_sel[26] + NET gpio_ib_mode_sel[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3502920 ) N ;
   - gpio_analog_pol[31] + NET gpio_analog_pol[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2459720 ) N ;
   - gpio_analog_pol[30] + NET gpio_analog_pol[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2675720 ) N ;
   - gpio_in_h[31] + NET gpio_in_h[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2416940 ) N ;
   - gpio_in_h[30] + NET gpio_in_h[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2632940 ) N ;
   - gpio_in_h[29] + NET gpio_in_h[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2848940 ) N ;
   - gpio_analog_pol[29] + NET gpio_analog_pol[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2891720 ) N ;
   - gpio_slow_sel[30] + NET gpio_slow_sel[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2697340 ) N ;
   - gpio_inp_dis[31] + NET gpio_inp_dis[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2456960 ) N ;
   - gpio_analog_sel[31] + NET gpio_analog_sel[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2444540 ) N ;
   - gpio_vtrip_sel[31] + NET gpio_vtrip_sel[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2426140 ) N ;
   - gpio_vtrip_sel[30] + NET gpio_vtrip_sel[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2642140 ) N ;
   - gpio_vtrip_sel[29] + NET gpio_vtrip_sel[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2858140 ) N ;
   - gpio_inp_dis[30] + NET gpio_inp_dis[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2672960 ) N ;
   - gpio_inp_dis[29] + NET gpio_inp_dis[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2888960 ) N ;
   - gpio_slow_sel[29] + NET gpio_slow_sel[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2913340 ) N ;
   - gpio_analog_sel[30] + NET gpio_analog_sel[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2660540 ) N ;
   - gpio_dm0[31] + NET gpio_dm0[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2462940 ) N ;
   - gpio_dm0[30] + NET gpio_dm0[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2678940 ) N ;
   - gpio_dm0[29] + NET gpio_dm0[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2894940 ) N ;
   - analog_io[31] + NET analog_io[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2478120 ) N ;
   - analog_io[30] + NET analog_io[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2694120 ) N ;
   - analog_io[29] + NET analog_io[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2910120 ) N ;
   - gpio_out[29] + NET gpio_out[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2867340 ) N ;
   - gpio_out[31] + NET gpio_out[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2435340 ) N ;
   - gpio_in[31] + NET gpio_in[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2490540 ) N ;
   - gpio_in[30] + NET gpio_in[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2706540 ) N ;
   - gpio_in[29] + NET gpio_in[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2922540 ) N ;
   - gpio_analog_en[31] + NET gpio_analog_en[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2466160 ) N ;
   - gpio_analog_en[30] + NET gpio_analog_en[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2682160 ) N ;
   - gpio_analog_en[29] + NET gpio_analog_en[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2898160 ) N ;
   - gpio_out[30] + NET gpio_out[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2651340 ) N ;
   - gpio_dm1[31] + NET gpio_dm1[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2472140 ) N ;
   - gpio_dm2[31] + NET gpio_dm2[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2441320 ) N ;
   - gpio_dm2[30] + NET gpio_dm2[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2657320 ) N ;
   - gpio_analog_sel[29] + NET gpio_analog_sel[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2876540 ) N ;
   - analog_noesd_io[31] + NET analog_noesd_io[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2468920 ) N ;
   - analog_noesd_io[30] + NET analog_noesd_io[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2684920 ) N ;
   - analog_noesd_io[29] + NET analog_noesd_io[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2900920 ) N ;
   - gpio_dm2[29] + NET gpio_dm2[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2873320 ) N ;
   - gpio_dm1[30] + NET gpio_dm1[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2688140 ) N ;
   - gpio_holdover[31] + NET gpio_holdover[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2438100 ) N ;
   - gpio_holdover[30] + NET gpio_holdover[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2654100 ) N ;
   - gpio_oeb[31] + NET gpio_oeb[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2419700 ) N ;
   - gpio_oeb[30] + NET gpio_oeb[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2635700 ) N ;
   - gpio_ib_mode_sel[31] + NET gpio_ib_mode_sel[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2422920 ) N ;
   - gpio_ib_mode_sel[30] + NET gpio_ib_mode_sel[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2638920 ) N ;
   - gpio_ib_mode_sel[29] + NET gpio_ib_mode_sel[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2854920 ) N ;
   - gpio_holdover[29] + NET gpio_holdover[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2870100 ) N ;
   - gpio_dm1[29] + NET gpio_dm1[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2904140 ) N ;
   - gpio_slow_sel[31] + NET gpio_slow_sel[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2481340 ) N ;
   - gpio_oeb[29] + NET gpio_oeb[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2851700 ) N ;
   - gpio_oeb[34] + NET gpio_oeb[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1349700 ) N ;
   - gpio_oeb[33] + NET gpio_oeb[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1565700 ) N ;
   - gpio_oeb[32] + NET gpio_oeb[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1781700 ) N ;
   - gpio_dm2[34] + NET gpio_dm2[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1371320 ) N ;
   - gpio_dm2[33] + NET gpio_dm2[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1587320 ) N ;
   - gpio_dm2[32] + NET gpio_dm2[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1803320 ) N ;
   - gpio_analog_sel[34] + NET gpio_analog_sel[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1374540 ) N ;
   - gpio_analog_sel[33] + NET gpio_analog_sel[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1590540 ) N ;
   - gpio_analog_sel[32] + NET gpio_analog_sel[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1806540 ) N ;
   - gpio_slow_sel[35] + NET gpio_slow_sel[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1195340 ) N ;
   - gpio_slow_sel[34] + NET gpio_slow_sel[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1411340 ) N ;
   - gpio_slow_sel[33] + NET gpio_slow_sel[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1627340 ) N ;
   - gpio_slow_sel[32] + NET gpio_slow_sel[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1843340 ) N ;
   - gpio_out[34] + NET gpio_out[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1365340 ) N ;
   - gpio_ib_mode_sel[34] + NET gpio_ib_mode_sel[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1352920 ) N ;
   - gpio_in[35] + NET gpio_in[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1204540 ) N ;
   - gpio_in[34] + NET gpio_in[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1420540 ) N ;
   - gpio_in[33] + NET gpio_in[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1636540 ) N ;
   - gpio_in[32] + NET gpio_in[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1852540 ) N ;
   - gpio_ib_mode_sel[33] + NET gpio_ib_mode_sel[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1568920 ) N ;
   - gpio_ib_mode_sel[32] + NET gpio_ib_mode_sel[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1784920 ) N ;
   - gpio_out[33] + NET gpio_out[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1581340 ) N ;
   - gpio_out[32] + NET gpio_out[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1797340 ) N ;
   - gpio_analog_pol[34] + NET gpio_analog_pol[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1389720 ) N ;
   - gpio_analog_pol[33] + NET gpio_analog_pol[33]
     + PORT
        + LAYER met3 ( -1200 -140 ) ( 1200 140 )        + PLACED ( -920 1605720 ) N ;
   - gpio_analog_pol[32] + NET gpio_analog_pol[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1821720 ) N ;
   - gpio_in_h[34] + NET gpio_in_h[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1346940 ) N ;
   - gpio_in_h[33] + NET gpio_in_h[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1562940 ) N ;
   - gpio_in_h[32] + NET gpio_in_h[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1778940 ) N ;
   - gpio_holdover[34] + NET gpio_holdover[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1368100 ) N ;
   - gpio_holdover[33] + NET gpio_holdover[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1584100 ) N ;
   - gpio_holdover[32] + NET gpio_holdover[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1800100 ) N ;
   - gpio_dm0[34] + NET gpio_dm0[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1392940 ) N ;
   - gpio_dm0[33] + NET gpio_dm0[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1608940 ) N ;
   - analog_io[35] + NET analog_io[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1192120 ) N ;
   - analog_io[34] + NET analog_io[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1408120 ) N ;
   - analog_io[33] + NET analog_io[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1624120 ) N ;
   - analog_io[32] + NET analog_io[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1840120 ) N ;
   - gpio_dm0[32] + NET gpio_dm0[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1824940 ) N ;
   - gpio_inp_dis[34] + NET gpio_inp_dis[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1386960 ) N ;
   - gpio_vtrip_sel[34] + NET gpio_vtrip_sel[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1356140 ) N ;
   - gpio_vtrip_sel[33] + NET gpio_vtrip_sel[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1572140 ) N ;
   - gpio_vtrip_sel[32] + NET gpio_vtrip_sel[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1788140 ) N ;
   - gpio_inp_dis[33] + NET gpio_inp_dis[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1602960 ) N ;
   - gpio_inp_dis[32] + NET gpio_inp_dis[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1818960 ) N ;
   - gpio_analog_en[34] + NET gpio_analog_en[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1396160 ) N ;
   - gpio_analog_en[33] + NET gpio_analog_en[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1612160 ) N ;
   - analog_noesd_io[34] + NET analog_noesd_io[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1398920 ) N ;
   - analog_noesd_io[33] + NET analog_noesd_io[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1614920 ) N ;
   - analog_noesd_io[32] + NET analog_noesd_io[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1830920 ) N ;
   - gpio_analog_en[32] + NET gpio_analog_en[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1828160 ) N ;
   - gpio_dm1[34] + NET gpio_dm1[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1402140 ) N ;
   - gpio_dm1[33] + NET gpio_dm1[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1618140 ) N ;
   - gpio_dm1[32] + NET gpio_dm1[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1834140 ) N ;
   - vssd2 + NET vssd2
     + PORT
        + LAYER met3 ( -1250 -11972.5 ) ( 1250 11972.5 )        + PLACED ( -970 2056042.5 ) N ;
   - vdda2 + NET vdda2
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 2266655 ) N ;
   - gpio_in[36] + NET gpio_in[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 988542.5 ) N ;
   - gpio_analog_sel[35] + NET gpio_analog_sel[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1158540 ) N ;
   - gpio_slow_sel[36] + NET gpio_slow_sel[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 979342.5 ) N ;
   - vddio + NET vddio
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 402655 ) N ;
   - gpio_dm2[37] + NET gpio_dm2[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 723322.5 ) N ;
   - gpio_inp_dis[37] + NET gpio_inp_dis[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 738962.5 ) N ;
   - gpio_inp_dis[36] + NET gpio_inp_dis[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 954962.5 ) N ;
   - gpio_dm0[37] + NET gpio_dm0[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 744942.5 ) N ;
   - gpio_dm0[36] + NET gpio_dm0[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 960942.5 ) N ;
   - gpio_dm0[35] + NET gpio_dm0[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1176940 ) N ;
   - gpio_dm2[36] + NET gpio_dm2[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 939322.5 ) N ;
   - gpio_dm2[35] + NET gpio_dm2[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1155320 ) N ;
   - analog_io[37] + NET analog_io[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 760122.5 ) N ;
   - analog_io[36] + NET analog_io[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 976122.5 ) N ;
   - gpio_out[37] + NET gpio_out[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 717342.5 ) N ;
   - gpio_out[36] + NET gpio_out[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 933342.5 ) N ;
   - gpio_slow_sel[37] + NET gpio_slow_sel[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 763342.5 ) N ;
   - vccd + NET vccd
     + PORT
        + LAYER met3 ( -1250 -11972.5 ) ( 1250 11972.5 )        + PLACED ( -970 192042.5 ) N ;
   - gpio_inp_dis[35] + NET gpio_inp_dis[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1170960 ) N ;
   - gpio_analog_pol[37] + NET gpio_analog_pol[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 741722.5 ) N ;
   - gpio_vtrip_sel[37] + NET gpio_vtrip_sel[37]
     + PORT
        + LAYER met3 ( -1200 -140 ) ( 1200 140 )        + PLACED ( -920 708140 ) N ;
   - gpio_vtrip_sel[36] + NET gpio_vtrip_sel[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 924142.5 ) N ;
   - gpio_vtrip_sel[35] + NET gpio_vtrip_sel[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1140140 ) N ;
   - gpio_analog_pol[36] + NET gpio_analog_pol[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 957722.5 ) N ;
   - gpio_analog_pol[35] + NET gpio_analog_pol[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1173720 ) N ;
   - gpio_out[35] + NET gpio_out[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1149340 ) N ;
   - gpio_analog_sel[37] + NET gpio_analog_sel[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 726542.5 ) N ;
   - gpio_ib_mode_sel[37] + NET gpio_ib_mode_sel[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 704922.5 ) N ;
   - gpio_analog_en[37] + NET gpio_analog_en[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 748162.5 ) N ;
   - gpio_analog_en[36] + NET gpio_analog_en[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 964162.5 ) N ;
   - gpio_analog_en[35] + NET gpio_analog_en[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1180160 ) N ;
   - vssa + NET vssa
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 195975 -970 ) N ;
   - analog_noesd_io[37] + NET analog_noesd_io[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 750922.5 ) N ;
   - analog_noesd_io[36] + NET analog_noesd_io[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 966922.5 ) N ;
   - analog_noesd_io[35] + NET analog_noesd_io[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1182920 ) N ;
   - gpio_in_h[37] + NET gpio_in_h[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 698942.5 ) N ;
   - gpio_in_h[36] + NET gpio_in_h[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 914942.5 ) N ;
   - gpio_in_h[35] + NET gpio_in_h[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1130940 ) N ;
   - gpio_ib_mode_sel[36] + NET gpio_ib_mode_sel[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 920922.5 ) N ;
   - gpio_dm1[37] + NET gpio_dm1[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 754142.5 ) N ;
   - gpio_dm1[36] + NET gpio_dm1[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 970142.5 ) N ;
   - gpio_dm1[35] + NET gpio_dm1[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1186140 ) N ;
   - gpio_ib_mode_sel[35] + NET gpio_ib_mode_sel[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1136920 ) N ;
   - gpio_analog_sel[36] + NET gpio_analog_sel[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 942542.5 ) N ;
   - gpio_holdover[37] + NET gpio_holdover[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 720102.5 ) N ;
   - gpio_holdover[36] + NET gpio_holdover[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 936102.5 ) N ;
   - gpio_holdover[35] + NET gpio_holdover[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1152100 ) N ;
   - gpio_in[37] + NET gpio_in[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 772542.5 ) N ;
   - porb_h + NET porb_h
     + PORT
        + LAYER met3 ( -847.5 -175 ) ( 847.5 175 )        + PLACED ( -567.5 265910 ) N ;
   - porb_l + NET porb_l
     + PORT
        + LAYER met3 ( -847.5 -175 ) ( 847.5 175 )        + PLACED ( -567.5 268150 ) N ;
   - por_l + NET por_l
     + PORT
        + LAYER met3 ( -847.5 -175 ) ( 847.5 175 )        + PLACED ( -567.5 267035 ) N ;
   - gpio_oeb[37] + NET gpio_oeb[37]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 701702.5 ) N ;
   - gpio_oeb[36] + NET gpio_oeb[36]
     + PORT
        + LAYER met3 ( -1200 -177.5 ) ( 1200 177.5 )        + PLACED ( -920 917702.5 ) N ;
   - gpio_oeb[35] + NET gpio_oeb[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1133700 ) N ;
   - vssd + NET vssd
     + PORT
        + LAYER met3 ( -11572.5 -1250 ) ( 11572.5 1250 )        + PLACED ( 1007987.5 -970 ) N ;
   - gpio_holdover[6] + NET gpio_holdover[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1699530 ) N ;
   - gpio_holdover[5] + NET gpio_holdover[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1473530 ) N ;
   - gpio_holdover[4] + NET gpio_holdover[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1248530 ) N ;
   - gpio_dm2[6] + NET gpio_dm2[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1696310 ) N ;
   - gpio_dm2[5] + NET gpio_dm2[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1470310 ) N ;
   - gpio_dm2[4] + NET gpio_dm2[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1245310 ) N ;
   - gpio_out[4] + NET gpio_out[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1251290 ) N ;
   - gpio_analog_pol[6] + NET gpio_analog_pol[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1677910 ) N ;
   - gpio_analog_pol[5] + NET gpio_analog_pol[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1451910 ) N ;
   - gpio_analog_pol[4] + NET gpio_analog_pol[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1226910 ) N ;
   - vdda1 + NET vdda1
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( 3167600 2370870 ) N ;
   - vssa1 + NET vssa1
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( 3167600 1929870 ) N ;
   - gpio_oeb[6] + NET gpio_oeb[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1717930 ) N ;
   - gpio_ib_mode_sel[6] + NET gpio_ib_mode_sel[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1714710 ) N ;
   - gpio_in[6] + NET gpio_in[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1647090 ) N ;
   - gpio_in[5] + NET gpio_in[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1421090 ) N ;
   - gpio_in[4] + NET gpio_in[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1196090 ) N ;
   - gpio_ib_mode_sel[5] + NET gpio_ib_mode_sel[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1488710 ) N ;
   - gpio_ib_mode_sel[4] + NET gpio_ib_mode_sel[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1263710 ) N ;
   - gpio_oeb[5] + NET gpio_oeb[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1491930 ) N ;
   - gpio_oeb[4] + NET gpio_oeb[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1266930 ) N ;
   - gpio_analog_en[6] + NET gpio_analog_en[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1671470 ) N ;
   - gpio_analog_en[5] + NET gpio_analog_en[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1445470 ) N ;
   - gpio_analog_en[4] + NET gpio_analog_en[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1220470 ) N ;
   - gpio_dm0[6] + NET gpio_dm0[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1674690 ) N ;
   - gpio_dm0[5] + NET gpio_dm0[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1448690 ) N ;
   - gpio_dm0[4] + NET gpio_dm0[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1223690 ) N ;
   - gpio_in_h[6] + NET gpio_in_h[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1720690 ) N ;
   - gpio_in_h[5] + NET gpio_in_h[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1494690 ) N ;
   - gpio_in_h[4] + NET gpio_in_h[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1269690 ) N ;
   - gpio_loopback_zero[4] + NET gpio_loopback_zero[4]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1292190 ) N ;
   - gpio_loopback_one[4] + NET gpio_loopback_one[4]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1282180 ) N ;
   - gpio_inp_dis[6] + NET gpio_inp_dis[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1680670 ) N ;
   - gpio_inp_dis[5] + NET gpio_inp_dis[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1454670 ) N ;
   - gpio_slow_sel[6] + NET gpio_slow_sel[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1656290 ) N ;
   - gpio_slow_sel[5] + NET gpio_slow_sel[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1430290 ) N ;
   - gpio_slow_sel[4] + NET gpio_slow_sel[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1205290 ) N ;
   - gpio_inp_dis[4] + NET gpio_inp_dis[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1229670 ) N ;
   - vssd1 + NET vssd1
     + PORT
        + LAYER met3 ( -1250 -12000 ) ( 1250 12000 )        + PLACED ( 3167600 2150815 ) N ;
   - gpio_dm1[6] + NET gpio_dm1[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1665490 ) N ;
   - analog_io[6] + NET analog_io[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1659510 ) N ;
   - analog_io[5] + NET analog_io[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1433510 ) N ;
   - analog_io[4] + NET analog_io[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1208510 ) N ;
   - gpio_dm1[5] + NET gpio_dm1[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1439490 ) N ;
   - gpio_dm1[4] + NET gpio_dm1[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1214490 ) N ;
   - gpio_analog_sel[6] + NET gpio_analog_sel[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1693090 ) N ;
   - gpio_analog_sel[5] + NET gpio_analog_sel[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1467090 ) N ;
   - gpio_analog_sel[4] + NET gpio_analog_sel[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1242090 ) N ;
   - gpio_out[6] + NET gpio_out[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1702290 ) N ;
   - gpio_out[5] + NET gpio_out[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1476290 ) N ;
   - gpio_vtrip_sel[6] + NET gpio_vtrip_sel[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1711490 ) N ;
   - gpio_vtrip_sel[5] + NET gpio_vtrip_sel[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1485490 ) N ;
   - gpio_vtrip_sel[4] + NET gpio_vtrip_sel[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1260490 ) N ;
   - analog_noesd_io[6] + NET analog_noesd_io[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1668710 ) N ;
   - analog_noesd_io[5] + NET analog_noesd_io[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1442710 ) N ;
   - analog_noesd_io[4] + NET analog_noesd_io[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1217710 ) N ;
   - gpio_dm0[3] + NET gpio_dm0[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 998690 ) N ;
   - gpio_dm0[2] + NET gpio_dm0[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 772690 ) N ;
   - gpio_dm0[1] + NET gpio_dm0[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 547690 ) N ;
   - gpio_dm0[0] + NET gpio_dm0[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 321690 ) N ;
   - gpio_dm2[2] + NET gpio_dm2[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 794310 ) N ;
   - gpio_dm2[1] + NET gpio_dm2[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 569310 ) N ;
   - gpio_dm2[0] + NET gpio_dm2[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 343310 ) N ;
   - gpio_in_h[3] + NET gpio_in_h[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1044690 ) N ;
   - gpio_in_h[2] + NET gpio_in_h[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 818690 ) N ;
   - gpio_in_h[1] + NET gpio_in_h[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 593690 ) N ;
   - gpio_in_h[0] + NET gpio_in_h[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 367690 ) N ;
   - gpio_analog_en[0] + NET gpio_analog_en[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 318470 ) N ;
   - gpio_holdover[1] + NET gpio_holdover[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 572530 ) N ;
   - gpio_loopback_zero[2] + NET gpio_loopback_zero[2]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 840190 ) N ;
   - gpio_loopback_zero[1] + NET gpio_loopback_zero[1]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 615190 ) N ;
   - gpio_loopback_zero[0] + NET gpio_loopback_zero[0]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 390190 ) N ;
   - gpio_holdover[0] + NET gpio_holdover[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 346530 ) N ;
   - gpio_loopback_one[2] + NET gpio_loopback_one[2]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 830180 ) N ;
   - gpio_loopback_one[1] + NET gpio_loopback_one[1]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 605180 ) N ;
   - gpio_loopback_one[0] + NET gpio_loopback_one[0]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 380180 ) N ;
   - gpio_vtrip_sel[1] + NET gpio_vtrip_sel[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 584490 ) N ;
   - gpio_vtrip_sel[0] + NET gpio_vtrip_sel[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 358490 ) N ;
   - gpio_vtrip_sel[2] + NET gpio_vtrip_sel[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 809490 ) N ;
   - gpio_out[3] + NET gpio_out[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1026290 ) N ;
   - gpio_in[3] + NET gpio_in[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 971090 ) N ;
   - gpio_slow_sel[3] + NET gpio_slow_sel[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 980290 ) N ;
   - gpio_slow_sel[2] + NET gpio_slow_sel[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 754290 ) N ;
   - gpio_slow_sel[1] + NET gpio_slow_sel[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 529290 ) N ;
   - gpio_slow_sel[0] + NET gpio_slow_sel[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 303290 ) N ;
   - gpio_in[2] + NET gpio_in[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 745090 ) N ;
   - gpio_inp_dis[3] + NET gpio_inp_dis[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1004670 ) N ;
   - gpio_inp_dis[2] + NET gpio_inp_dis[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 778670 ) N ;
   - gpio_inp_dis[1] + NET gpio_inp_dis[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 553670 ) N ;
   - gpio_inp_dis[0] + NET gpio_inp_dis[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 327670 ) N ;
   - gpio_oeb[2] + NET gpio_oeb[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 815930 ) N ;
   - gpio_oeb[1] + NET gpio_oeb[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 590930 ) N ;
   - gpio_oeb[0] + NET gpio_oeb[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 364930 ) N ;
   - gpio_in[1] + NET gpio_in[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 520090 ) N ;
   - vdda + NET vdda
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 2915975 -970 ) N ;
   - vssio + NET vssio
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 2646975 -970 ) N ;
   - gpio_in[0] + NET gpio_in[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 294090 ) N ;
   - gpio_out[2] + NET gpio_out[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 800290 ) N ;
   - gpio_out[1] + NET gpio_out[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 575290 ) N ;
   - gpio_ib_mode_sel[3] + NET gpio_ib_mode_sel[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1038710 ) N ;
   - analog_io[3] + NET analog_io[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 983510 ) N ;
   - analog_io[2] + NET analog_io[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 757510 ) N ;
   - analog_io[1] + NET analog_io[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 532510 ) N ;
   - analog_io[0] + NET analog_io[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 306510 ) N ;
   - gpio_ib_mode_sel[2] + NET gpio_ib_mode_sel[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 812710 ) N ;
   - gpio_ib_mode_sel[1] + NET gpio_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 587710 ) N ;
   - gpio_dm1[3] + NET gpio_dm1[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 989490 ) N ;
   - gpio_dm1[2] + NET gpio_dm1[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 763490 ) N ;
   - gpio_dm1[1] + NET gpio_dm1[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 538490 ) N ;
   - gpio_dm1[0] + NET gpio_dm1[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 312490 ) N ;
   - gpio_ib_mode_sel[0] + NET gpio_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 361710 ) N ;
   - gpio_holdover[3] + NET gpio_holdover[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1023530 ) N ;
   - gpio_holdover[2] + NET gpio_holdover[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 797530 ) N ;
   - gpio_analog_sel[3] + NET gpio_analog_sel[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1017090 ) N ;
   - gpio_analog_sel[2] + NET gpio_analog_sel[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 791090 ) N ;
   - gpio_analog_sel[1] + NET gpio_analog_sel[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 566090 ) N ;
   - gpio_analog_sel[0] + NET gpio_analog_sel[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 340090 ) N ;
   - gpio_oeb[3] + NET gpio_oeb[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1041930 ) N ;
   - gpio_dm2[3] + NET gpio_dm2[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1020310 ) N ;
   - gpio_analog_pol[3] + NET gpio_analog_pol[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1001910 ) N ;
   - gpio_analog_pol[2] + NET gpio_analog_pol[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 775910 ) N ;
   - gpio_analog_en[3] + NET gpio_analog_en[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 995470 ) N ;
   - gpio_analog_en[2] + NET gpio_analog_en[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 769470 ) N ;
   - gpio_analog_en[1] + NET gpio_analog_en[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 544470 ) N ;
   - gpio_vtrip_sel[3] + NET gpio_vtrip_sel[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1035490 ) N ;
   - gpio_analog_pol[1] + NET gpio_analog_pol[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 550910 ) N ;
   - gpio_analog_pol[0] + NET gpio_analog_pol[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 324910 ) N ;
   - gpio_out[0] + NET gpio_out[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 349290 ) N ;
   - analog_noesd_io[3] + NET analog_noesd_io[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 992710 ) N ;
   - analog_noesd_io[2] + NET analog_noesd_io[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 766710 ) N ;
   - analog_noesd_io[1] + NET analog_noesd_io[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 541710 ) N ;
   - analog_noesd_io[0] + NET analog_noesd_io[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 315710 ) N ;
   - gpio_loopback_zero[23] + NET gpio_loopback_zero[23]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 137637.5 4767150 ) N ;
   - gpio_loopback_one[23] + NET gpio_loopback_one[23]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 147642.5 4767150 ) N ;
   - gpio_loopback_zero[22] + NET gpio_loopback_zero[22]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 393637.5 4767150 ) N ;
   - gpio_loopback_one[22] + NET gpio_loopback_one[22]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 403642.5 4767150 ) N ;
   - gpio_loopback_zero[21] + NET gpio_loopback_zero[21]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 649637.5 4767150 ) N ;
   - gpio_loopback_one[21] + NET gpio_loopback_one[21]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 659642.5 4767150 ) N ;
   - gpio_loopback_zero[20] + NET gpio_loopback_zero[20]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 905637.5 4767150 ) N ;
   - gpio_loopback_one[20] + NET gpio_loopback_one[20]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 915642.5 4767150 ) N ;
   - gpio_loopback_zero[19] + NET gpio_loopback_zero[19]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 1161637.5 4767150 ) N ;
   - gpio_loopback_one[19] + NET gpio_loopback_one[19]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 1171642.5 4767150 ) N ;
   - gpio_loopback_zero[18] + NET gpio_loopback_zero[18]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 1683637.5 4767150 ) N ;
   - gpio_loopback_one[18] + NET gpio_loopback_one[18]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 1693642.5 4767150 ) N ;
   - gpio_loopback_zero[17] + NET gpio_loopback_zero[17]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 2128637.5 4767150 ) N ;
   - gpio_loopback_one[17] + NET gpio_loopback_one[17]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 2138642.5 4767150 ) N ;
   - gpio_loopback_zero[16] + NET gpio_loopback_zero[16]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 2384637.5 4767150 ) N ;
   - gpio_loopback_one[16] + NET gpio_loopback_one[16]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 2394642.5 4767150 ) N ;
   - gpio_loopback_zero[15] + NET gpio_loopback_zero[15]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 2881637.5 4767150 ) N ;
   - gpio_loopback_one[15] + NET gpio_loopback_one[15]
     + PORT
        + LAYER met2 ( -152.5 -800 ) ( 152.5 800 )        + PLACED ( 2891642.5 4767150 ) N ;
   - gpio_out[18] + NET gpio_out[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1728340 4767550 ) N ;
   - gpio_out[17] + NET gpio_out[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2173340 4767550 ) N ;
   - gpio_out[16] + NET gpio_out[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2430340 4767550 ) N ;
   - gpio_out[15] + NET gpio_out[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2939340 4767550 ) N ;
   - gpio_oeb[18] + NET gpio_oeb[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1712700 4767550 ) N ;
   - gpio_oeb[17] + NET gpio_oeb[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2157700 4767550 ) N ;
   - gpio_oeb[16] + NET gpio_oeb[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2414700 4767550 ) N ;
   - gpio_oeb[15] + NET gpio_oeb[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2923700 4767550 ) N ;
   - gpio_inp_dis[18] + NET gpio_inp_dis[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1749960 4767550 ) N ;
   - gpio_inp_dis[17] + NET gpio_inp_dis[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2194960 4767550 ) N ;
   - gpio_inp_dis[16] + NET gpio_inp_dis[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2451960 4767550 ) N ;
   - gpio_inp_dis[15] + NET gpio_inp_dis[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2960960 4767550 ) N ;
   - gpio_ib_mode_sel[18] + NET gpio_ib_mode_sel[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1715920 4767550 ) N ;
   - gpio_ib_mode_sel[17] + NET gpio_ib_mode_sel[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2160920 4767550 ) N ;
   - gpio_ib_mode_sel[16] + NET gpio_ib_mode_sel[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2417920 4767550 ) N ;
   - gpio_ib_mode_sel[15] + NET gpio_ib_mode_sel[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2926920 4767550 ) N ;
   - gpio_vtrip_sel[18] + NET gpio_vtrip_sel[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1719140 4767550 ) N ;
   - gpio_vtrip_sel[17] + NET gpio_vtrip_sel[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2164140 4767550 ) N ;
   - gpio_vtrip_sel[16] + NET gpio_vtrip_sel[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2421140 4767550 ) N ;
   - gpio_vtrip_sel[15] + NET gpio_vtrip_sel[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2930140 4767550 ) N ;
   - gpio_slow_sel[18] + NET gpio_slow_sel[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1774340 4767550 ) N ;
   - gpio_slow_sel[17] + NET gpio_slow_sel[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2219340 4767550 ) N ;
   - gpio_slow_sel[16] + NET gpio_slow_sel[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2476340 4767550 ) N ;
   - gpio_slow_sel[15] + NET gpio_slow_sel[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2985340 4767550 ) N ;
   - gpio_holdover[18] + NET gpio_holdover[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1731100 4767550 ) N ;
   - gpio_holdover[17] + NET gpio_holdover[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2176100 4767550 ) N ;
   - gpio_holdover[16] + NET gpio_holdover[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2433100 4767550 ) N ;
   - gpio_holdover[15] + NET gpio_holdover[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2942100 4767550 ) N ;
   - gpio_analog_en[18] + NET gpio_analog_en[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1759160 4767550 ) N ;
   - gpio_analog_en[17] + NET gpio_analog_en[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2204160 4767550 ) N ;
   - gpio_analog_en[16] + NET gpio_analog_en[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2461160 4767550 ) N ;
   - gpio_analog_en[15] + NET gpio_analog_en[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2970160 4767550 ) N ;
   - gpio_analog_sel[18] + NET gpio_analog_sel[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1737540 4767550 ) N ;
   - gpio_analog_sel[17] + NET gpio_analog_sel[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2182540 4767550 ) N ;
   - gpio_analog_sel[16] + NET gpio_analog_sel[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2439540 4767550 ) N ;
   - gpio_analog_sel[15] + NET gpio_analog_sel[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2948540 4767550 ) N ;
   - gpio_analog_pol[18] + NET gpio_analog_pol[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1752720 4767550 ) N ;
   - gpio_analog_pol[17] + NET gpio_analog_pol[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2197720 4767550 ) N ;
   - gpio_analog_pol[16] + NET gpio_analog_pol[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2454720 4767550 ) N ;
   - gpio_analog_pol[15] + NET gpio_analog_pol[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2963720 4767550 ) N ;
   - gpio_dm0[18] + NET gpio_dm0[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1755940 4767550 ) N ;
   - gpio_dm0[17] + NET gpio_dm0[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2200940 4767550 ) N ;
   - gpio_dm0[16] + NET gpio_dm0[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2457940 4767550 ) N ;
   - gpio_dm0[15] + NET gpio_dm0[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2966940 4767550 ) N ;
   - gpio_dm1[18] + NET gpio_dm1[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1765140 4767550 ) N ;
   - gpio_dm1[17] + NET gpio_dm1[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2210140 4767550 ) N ;
   - gpio_dm1[16] + NET gpio_dm1[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2467140 4767550 ) N ;
   - gpio_dm1[15] + NET gpio_dm1[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2976140 4767550 ) N ;
   - gpio_dm2[18] + NET gpio_dm2[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1734320 4767550 ) N ;
   - gpio_dm2[17] + NET gpio_dm2[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2179320 4767550 ) N ;
   - gpio_dm2[16] + NET gpio_dm2[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2436320 4767550 ) N ;
   - gpio_dm2[15] + NET gpio_dm2[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2945320 4767550 ) N ;
   - gpio_in[18] + NET gpio_in[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1783540 4767550 ) N ;
   - gpio_in[17] + NET gpio_in[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2228540 4767550 ) N ;
   - gpio_in[16] + NET gpio_in[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2485540 4767550 ) N ;
   - gpio_in[15] + NET gpio_in[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2994540 4767550 ) N ;
   - gpio_in_h[18] + NET gpio_in_h[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1709940 4767550 ) N ;
   - gpio_in_h[17] + NET gpio_in_h[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2154940 4767550 ) N ;
   - gpio_in_h[16] + NET gpio_in_h[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2411940 4767550 ) N ;
   - gpio_in_h[15] + NET gpio_in_h[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2920940 4767550 ) N ;
   - analog_io[18] + NET analog_io[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1771120 4767550 ) N ;
   - analog_io[17] + NET analog_io[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2216120 4767550 ) N ;
   - analog_io[16] + NET analog_io[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2473120 4767550 ) N ;
   - analog_io[15] + NET analog_io[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2982120 4767550 ) N ;
   - analog_noesd_io[18] + NET analog_noesd_io[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1761920 4767550 ) N ;
   - analog_noesd_io[17] + NET analog_noesd_io[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2206920 4767550 ) N ;
   - analog_noesd_io[16] + NET analog_noesd_io[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2463920 4767550 ) N ;
   - analog_noesd_io[15] + NET analog_noesd_io[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2972920 4767550 ) N ;
   - gpio_ib_mode_sel[22] + NET gpio_ib_mode_sel[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 434920 4767550 ) N ;
   - gpio_ib_mode_sel[21] + NET gpio_ib_mode_sel[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 691920 4767550 ) N ;
   - gpio_ib_mode_sel[20] + NET gpio_ib_mode_sel[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 948920 4767550 ) N ;
   - gpio_ib_mode_sel[19] + NET gpio_ib_mode_sel[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1206920 4767550 ) N ;
   - gpio_analog_sel[23] + NET gpio_analog_sel[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 199540 4767550 ) N ;
   - gpio_analog_sel[22] + NET gpio_analog_sel[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 456540 4767550 ) N ;
   - gpio_analog_sel[21] + NET gpio_analog_sel[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 713540 4767550 ) N ;
   - gpio_analog_sel[20] + NET gpio_analog_sel[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 970540 4767550 ) N ;
   - gpio_analog_sel[19] + NET gpio_analog_sel[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1228540 4767550 ) N ;
   - gpio_oeb[20] + NET gpio_oeb[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 945700 4767550 ) N ;
   - gpio_oeb[19] + NET gpio_oeb[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1203700 4767550 ) N ;
   - gpio_out[19] + NET gpio_out[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1219340 4767550 ) N ;
   - gpio_out[23] + NET gpio_out[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 190340 4767550 ) N ;
   - gpio_analog_pol[23] + NET gpio_analog_pol[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 214720 4767550 ) N ;
   - gpio_analog_pol[22] + NET gpio_analog_pol[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 471720 4767550 ) N ;
   - gpio_analog_pol[21] + NET gpio_analog_pol[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 728720 4767550 ) N ;
   - gpio_analog_pol[20] + NET gpio_analog_pol[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 985720 4767550 ) N ;
   - gpio_analog_pol[19] + NET gpio_analog_pol[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1243720 4767550 ) N ;
   - gpio_vtrip_sel[23] + NET gpio_vtrip_sel[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 181140 4767550 ) N ;
   - gpio_vtrip_sel[22] + NET gpio_vtrip_sel[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 438140 4767550 ) N ;
   - gpio_vtrip_sel[21] + NET gpio_vtrip_sel[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 695140 4767550 ) N ;
   - gpio_vtrip_sel[20] + NET gpio_vtrip_sel[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 952140 4767550 ) N ;
   - gpio_dm0[23] + NET gpio_dm0[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 217940 4767550 ) N ;
   - gpio_dm0[22] + NET gpio_dm0[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 474940 4767550 ) N ;
   - gpio_dm0[21] + NET gpio_dm0[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 731940 4767550 ) N ;
   - gpio_dm0[20] + NET gpio_dm0[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 988940 4767550 ) N ;
   - gpio_dm0[19] + NET gpio_dm0[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1246940 4767550 ) N ;
   - gpio_vtrip_sel[19] + NET gpio_vtrip_sel[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1210140 4767550 ) N ;
   - gpio_out[22] + NET gpio_out[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 447340 4767550 ) N ;
   - gpio_out[21] + NET gpio_out[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 704340 4767550 ) N ;
   - gpio_inp_dis[23] + NET gpio_inp_dis[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 211960 4767550 ) N ;
   - gpio_dm1[23] + NET gpio_dm1[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 227140 4767550 ) N ;
   - gpio_dm1[22] + NET gpio_dm1[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 484140 4767550 ) N ;
   - gpio_dm1[21] + NET gpio_dm1[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 741140 4767550 ) N ;
   - gpio_dm1[20] + NET gpio_dm1[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 998140 4767550 ) N ;
   - gpio_dm1[19] + NET gpio_dm1[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1256140 4767550 ) N ;
   - gpio_inp_dis[22] + NET gpio_inp_dis[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 468960 4767550 ) N ;
   - gpio_slow_sel[23] + NET gpio_slow_sel[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 236340 4767550 ) N ;
   - gpio_slow_sel[22] + NET gpio_slow_sel[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 493340 4767550 ) N ;
   - gpio_slow_sel[21] + NET gpio_slow_sel[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 750340 4767550 ) N ;
   - gpio_dm2[23] + NET gpio_dm2[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 196320 4767550 ) N ;
   - gpio_dm2[22] + NET gpio_dm2[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 453320 4767550 ) N ;
   - gpio_dm2[21] + NET gpio_dm2[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 710320 4767550 ) N ;
   - gpio_dm2[20] + NET gpio_dm2[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 967320 4767550 ) N ;
   - gpio_dm2[19] + NET gpio_dm2[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1225320 4767550 ) N ;
   - gpio_slow_sel[20] + NET gpio_slow_sel[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1007340 4767550 ) N ;
   - gpio_slow_sel[19] + NET gpio_slow_sel[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1265340 4767550 ) N ;
   - gpio_inp_dis[21] + NET gpio_inp_dis[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 725960 4767550 ) N ;
   - gpio_inp_dis[20] + NET gpio_inp_dis[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 982960 4767550 ) N ;
   - gpio_in[23] + NET gpio_in[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 245540 4767550 ) N ;
   - gpio_in[22] + NET gpio_in[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 502540 4767550 ) N ;
   - gpio_in[21] + NET gpio_in[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 759540 4767550 ) N ;
   - gpio_in[20] + NET gpio_in[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1016540 4767550 ) N ;
   - gpio_in[19] + NET gpio_in[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1274540 4767550 ) N ;
   - gpio_inp_dis[19] + NET gpio_inp_dis[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1240960 4767550 ) N ;
   - gpio_out[20] + NET gpio_out[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 961340 4767550 ) N ;
   - gpio_holdover[23] + NET gpio_holdover[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 193100 4767550 ) N ;
   - gpio_holdover[22] + NET gpio_holdover[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 450100 4767550 ) N ;
   - gpio_in_h[23] + NET gpio_in_h[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 171940 4767550 ) N ;
   - gpio_in_h[22] + NET gpio_in_h[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 428940 4767550 ) N ;
   - gpio_in_h[21] + NET gpio_in_h[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 685940 4767550 ) N ;
   - gpio_in_h[20] + NET gpio_in_h[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 942940 4767550 ) N ;
   - gpio_in_h[19] + NET gpio_in_h[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1200940 4767550 ) N ;
   - gpio_holdover[21] + NET gpio_holdover[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 707100 4767550 ) N ;
   - gpio_holdover[20] + NET gpio_holdover[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 964100 4767550 ) N ;
   - gpio_holdover[19] + NET gpio_holdover[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1222100 4767550 ) N ;
   - gpio_oeb[23] + NET gpio_oeb[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 174700 4767550 ) N ;
   - analog_io[23] + NET analog_io[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 233120 4767550 ) N ;
   - analog_io[22] + NET analog_io[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 490120 4767550 ) N ;
   - analog_io[21] + NET analog_io[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 747120 4767550 ) N ;
   - analog_io[20] + NET analog_io[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1004120 4767550 ) N ;
   - analog_io[19] + NET analog_io[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1262120 4767550 ) N ;
   - gpio_oeb[22] + NET gpio_oeb[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 431700 4767550 ) N ;
   - gpio_oeb[21] + NET gpio_oeb[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 688700 4767550 ) N ;
   - gpio_ib_mode_sel[23] + NET gpio_ib_mode_sel[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 177920 4767550 ) N ;
   - gpio_analog_en[23] + NET gpio_analog_en[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 221160 4767550 ) N ;
   - analog_noesd_io[23] + NET analog_noesd_io[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 223920 4767550 ) N ;
   - analog_noesd_io[22] + NET analog_noesd_io[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 480920 4767550 ) N ;
   - analog_noesd_io[21] + NET analog_noesd_io[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 737920 4767550 ) N ;
   - analog_noesd_io[20] + NET analog_noesd_io[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 994920 4767550 ) N ;
   - analog_noesd_io[19] + NET analog_noesd_io[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1252920 4767550 ) N ;
   - gpio_analog_en[22] + NET gpio_analog_en[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 478160 4767550 ) N ;
   - gpio_analog_en[21] + NET gpio_analog_en[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 735160 4767550 ) N ;
   - gpio_analog_en[20] + NET gpio_analog_en[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 992160 4767550 ) N ;
   - gpio_analog_en[19] + NET gpio_analog_en[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1250160 4767550 ) N ;
   - gpio_analog_pol[38] + NET gpio_analog_pol[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 756910 -920 ) N ;
   - gpio_inp_dis[39] + NET gpio_inp_dis[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1302670 -920 ) N ;
   - gpio_inp_dis[38] + NET gpio_inp_dis[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 759670 -920 ) N ;
   - resetb_h + NET resetb_h
     + PORT
        + LAYER met2 ( -165 -365 ) ( 165 365 )        + PLACED ( 498020 -85 ) N ;
   - resetb_l + NET resetb_l
     + PORT
        + LAYER met2 ( -140 -430 ) ( 140 430 )        + PLACED ( 550960 -150 ) N ;
   - gpio_in[40] + NET gpio_in[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1543090 -920 ) N ;
   - gpio_in[39] + NET gpio_in[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1269090 -920 ) N ;
   - gpio_in[38] + NET gpio_in[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 726090 -920 ) N ;
   - gpio_slow_sel[40] + NET gpio_slow_sel[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1552290 -920 ) N ;
   - gpio_analog_en[40] + NET gpio_analog_en[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1567470 -920 ) N ;
   - gpio_analog_en[39] + NET gpio_analog_en[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1293470 -920 ) N ;
   - gpio_analog_en[38] + NET gpio_analog_en[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 750470 -920 ) N ;
   - gpio_slow_sel[39] + NET gpio_slow_sel[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1278290 -920 ) N ;
   - gpio_dm0[40] + NET gpio_dm0[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1570690 -920 ) N ;
   - gpio_dm0[39] + NET gpio_dm0[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1296690 -920 ) N ;
   - gpio_dm0[38] + NET gpio_dm0[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 744490 -920 ) N ;
   - gpio_slow_sel[38] + NET gpio_slow_sel[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 735290 -920 ) N ;
   - gpio_in_h[39] + NET gpio_in_h[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1342690 -920 ) N ;
   - gpio_in_h[38] + NET gpio_in_h[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 799690 -920 ) N ;
   - gpio_out[40] + NET gpio_out[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1598290 -920 ) N ;
   - gpio_out[39] + NET gpio_out[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1324290 -920 ) N ;
   - gpio_oeb[40] + NET gpio_oeb[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1613930 -920 ) N ;
   - gpio_oeb[39] + NET gpio_oeb[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1339930 -920 ) N ;
   - gpio_oeb[38] + NET gpio_oeb[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 796930 -920 ) N ;
   - gpio_vtrip_sel[40] + NET gpio_vtrip_sel[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1607490 -920 ) N ;
   - gpio_vtrip_sel[39] + NET gpio_vtrip_sel[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1333490 -920 ) N ;
   - gpio_analog_sel[40] + NET gpio_analog_sel[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1589090 -920 ) N ;
   - gpio_dm1[40] + NET gpio_dm1[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1561490 -920 ) N ;
   - gpio_loopback_zero[39] + NET gpio_loopback_zero[39]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 1366930 -510 ) N ;
   - gpio_loopback_zero[38] + NET gpio_loopback_zero[38]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 819085 -505 ) N ;
   - gpio_loopback_one[39] + NET gpio_loopback_one[39]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 1346030 -510 ) N ;
   - gpio_loopback_one[38] + NET gpio_loopback_one[38]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 803030 -510 ) N ;
   - analog_io[40] + NET analog_io[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1555510 -920 ) N ;
   - analog_io[39] + NET analog_io[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1281510 -920 ) N ;
   - analog_io[38] + NET analog_io[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 738510 -920 ) N ;
   - gpio_dm1[39] + NET gpio_dm1[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1287490 -920 ) N ;
   - gpio_dm1[38] + NET gpio_dm1[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 753690 -920 ) N ;
   - gpio_analog_sel[39] + NET gpio_analog_sel[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1315090 -920 ) N ;
   - gpio_analog_sel[38] + NET gpio_analog_sel[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 772090 -920 ) N ;
   - gpio_vtrip_sel[38] + NET gpio_vtrip_sel[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 790490 -920 ) N ;
   - gpio_out[38] + NET gpio_out[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 781290 -920 ) N ;
   - gpio_holdover[40] + NET gpio_holdover[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1595530 -920 ) N ;
   - gpio_holdover[39] + NET gpio_holdover[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1321530 -920 ) N ;
   - gpio_holdover[38] + NET gpio_holdover[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 778530 -920 ) N ;
   - analog_noesd_io[40] + NET analog_noesd_io[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1564710 -920 ) N ;
   - analog_noesd_io[39] + NET analog_noesd_io[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1290710 -920 ) N ;
   - analog_noesd_io[38] + NET analog_noesd_io[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 747710 -920 ) N ;
   - gpio_inp_dis[40] + NET gpio_inp_dis[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1576670 -920 ) N ;
   - gpio_ib_mode_sel[40] + NET gpio_ib_mode_sel[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1610710 -920 ) N ;
   - gpio_dm2[40] + NET gpio_dm2[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1592310 -920 ) N ;
   - gpio_dm2[39] + NET gpio_dm2[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1318310 -920 ) N ;
   - gpio_dm2[38] + NET gpio_dm2[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 775310 -920 ) N ;
   - gpio_ib_mode_sel[39] + NET gpio_ib_mode_sel[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1336710 -920 ) N ;
   - gpio_ib_mode_sel[38] + NET gpio_ib_mode_sel[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 793710 -920 ) N ;
   - gpio_analog_pol[40] + NET gpio_analog_pol[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1573910 -920 ) N ;
   - gpio_analog_pol[39] + NET gpio_analog_pol[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1299910 -920 ) N ;
   - gpio_analog_en[41] + NET gpio_analog_en[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1841470 -920 ) N ;
   - mask_rev[26] + NET mask_rev[26]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3054660 -510 ) N ;
   - mask_rev[25] + NET mask_rev[25]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3053540 -510 ) N ;
   - mask_rev[24] + NET mask_rev[24]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3052420 -510 ) N ;
   - mask_rev[23] + NET mask_rev[23]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3051300 -510 ) N ;
   - gpio_dm2[43] + NET gpio_dm2[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2414310 -920 ) N ;
   - gpio_dm2[42] + NET gpio_dm2[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2140310 -920 ) N ;
   - gpio_dm2[41] + NET gpio_dm2[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1866310 -920 ) N ;
   - mask_rev[22] + NET mask_rev[22]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3050180 -510 ) N ;
   - mask_rev[21] + NET mask_rev[21]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3049060 -510 ) N ;
   - mask_rev[20] + NET mask_rev[20]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3047940 -510 ) N ;
   - gpio_oeb[43] + NET gpio_oeb[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2435930 -920 ) N ;
   - gpio_vtrip_sel[43] + NET gpio_vtrip_sel[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2429490 -920 ) N ;
   - gpio_vtrip_sel[42] + NET gpio_vtrip_sel[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2155490 -920 ) N ;
   - gpio_vtrip_sel[41] + NET gpio_vtrip_sel[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1881490 -920 ) N ;
   - gpio_oeb[42] + NET gpio_oeb[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2161930 -920 ) N ;
   - gpio_analog_sel[43] + NET gpio_analog_sel[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2411090 -920 ) N ;
   - gpio_analog_sel[42] + NET gpio_analog_sel[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2137090 -920 ) N ;
   - gpio_analog_sel[41] + NET gpio_analog_sel[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1863090 -920 ) N ;
   - gpio_oeb[41] + NET gpio_oeb[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1887930 -920 ) N ;
   - gpio_in[43] + NET gpio_in[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2365090 -920 ) N ;
   - gpio_in[42] + NET gpio_in[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2091090 -920 ) N ;
   - gpio_in[41] + NET gpio_in[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1817090 -920 ) N ;
   - mask_rev[19] + NET mask_rev[19]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3046820 -510 ) N ;
   - mask_rev[18] + NET mask_rev[18]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3045700 -510 ) N ;
   - mask_rev[17] + NET mask_rev[17]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3044580 -510 ) N ;
   - mask_rev[16] + NET mask_rev[16]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3043460 -510 ) N ;
   - mask_rev[15] + NET mask_rev[15]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3042340 -510 ) N ;
   - mask_rev[14] + NET mask_rev[14]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3041220 -510 ) N ;
   - mask_rev[13] + NET mask_rev[13]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3040100 -510 ) N ;
   - mask_rev[12] + NET mask_rev[12]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3038980 -510 ) N ;
   - mask_rev[11] + NET mask_rev[11]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3037860 -510 ) N ;
   - mask_rev[10] + NET mask_rev[10]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3036740 -510 ) N ;
   - gpio_slow_sel[43] + NET gpio_slow_sel[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2374290 -920 ) N ;
   - gpio_analog_pol[43] + NET gpio_analog_pol[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2395910 -920 ) N ;
   - gpio_in_h[43] + NET gpio_in_h[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2438690 -920 ) N ;
   - gpio_in_h[42] + NET gpio_in_h[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2164690 -920 ) N ;
   - gpio_in_h[41] + NET gpio_in_h[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1890690 -920 ) N ;
   - gpio_in_h[40] + NET gpio_in_h[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1616690 -920 ) N ;
   - gpio_analog_pol[42] + NET gpio_analog_pol[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2121910 -920 ) N ;
   - gpio_analog_pol[41] + NET gpio_analog_pol[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1847910 -920 ) N ;
   - gpio_slow_sel[42] + NET gpio_slow_sel[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2100290 -920 ) N ;
   - gpio_slow_sel[41] + NET gpio_slow_sel[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1826290 -920 ) N ;
   - mask_rev[9] + NET mask_rev[9]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3035620 -510 ) N ;
   - mask_rev[8] + NET mask_rev[8]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3034500 -510 ) N ;
   - gpio_inp_dis[43] + NET gpio_inp_dis[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2398670 -920 ) N ;
   - gpio_inp_dis[42] + NET gpio_inp_dis[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2124670 -920 ) N ;
   - gpio_inp_dis[41] + NET gpio_inp_dis[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1850670 -920 ) N ;
   - mask_rev[7] + NET mask_rev[7]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3033380 -510 ) N ;
   - mask_rev[6] + NET mask_rev[6]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3032260 -510 ) N ;
   - gpio_loopback_zero[43] + NET gpio_loopback_zero[43]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 2463305 -510 ) N ;
   - gpio_loopback_zero[42] + NET gpio_loopback_zero[42]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 2189020 -510 ) N ;
   - gpio_loopback_zero[41] + NET gpio_loopback_zero[41]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 1915020 -510 ) N ;
   - gpio_loopback_zero[40] + NET gpio_loopback_zero[40]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 1640955 -620 ) N ;
   - mask_rev[5] + NET mask_rev[5]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3031140 -510 ) N ;
   - mask_rev[4] + NET mask_rev[4]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3030020 -510 ) N ;
   - gpio_loopback_one[43] + NET gpio_loopback_one[43]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 2442030 -510 ) N ;
   - gpio_loopback_one[42] + NET gpio_loopback_one[42]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 2168030 -510 ) N ;
   - gpio_loopback_one[41] + NET gpio_loopback_one[41]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 1894030 -510 ) N ;
   - gpio_loopback_one[40] + NET gpio_loopback_one[40]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 1620030 -510 ) N ;
   - mask_rev[3] + NET mask_rev[3]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3028900 -510 ) N ;
   - gpio_dm0[43] + NET gpio_dm0[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2392690 -920 ) N ;
   - analog_io[43] + NET analog_io[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2377510 -920 ) N ;
   - analog_io[42] + NET analog_io[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2103510 -920 ) N ;
   - analog_io[41] + NET analog_io[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1829510 -920 ) N ;
   - gpio_dm0[42] + NET gpio_dm0[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2118690 -920 ) N ;
   - gpio_dm0[41] + NET gpio_dm0[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1844690 -920 ) N ;
   - mask_rev[2] + NET mask_rev[2]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3027780 -510 ) N ;
   - mask_rev[1] + NET mask_rev[1]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3026660 -510 ) N ;
   - gpio_holdover[43] + NET gpio_holdover[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2417530 -920 ) N ;
   - gpio_holdover[42] + NET gpio_holdover[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2143530 -920 ) N ;
   - gpio_holdover[41] + NET gpio_holdover[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1869530 -920 ) N ;
   - mask_rev[0] + NET mask_rev[0]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3025540 -510 ) N ;
   - gpio_out[43] + NET gpio_out[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2420290 -920 ) N ;
   - gpio_out[42] + NET gpio_out[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2146290 -920 ) N ;
   - gpio_out[41] + NET gpio_out[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1872290 -920 ) N ;
   - mask_rev[31] + NET mask_rev[31]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3060260 -510 ) N ;
   - analog_noesd_io[43] + NET analog_noesd_io[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2386710 -920 ) N ;
   - analog_noesd_io[42] + NET analog_noesd_io[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2112710 -920 ) N ;
   - analog_noesd_io[41] + NET analog_noesd_io[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1838710 -920 ) N ;
   - gpio_ib_mode_sel[43] + NET gpio_ib_mode_sel[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2432710 -920 ) N ;
   - gpio_ib_mode_sel[42] + NET gpio_ib_mode_sel[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2158710 -920 ) N ;
   - gpio_dm1[43] + NET gpio_dm1[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2383490 -920 ) N ;
   - gpio_dm1[42] + NET gpio_dm1[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2109490 -920 ) N ;
   - gpio_dm1[41] + NET gpio_dm1[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1835490 -920 ) N ;
   - gpio_ib_mode_sel[41] + NET gpio_ib_mode_sel[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1884710 -920 ) N ;
   - mask_rev[30] + NET mask_rev[30]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3059140 -510 ) N ;
   - mask_rev[29] + NET mask_rev[29]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3058020 -510 ) N ;
   - mask_rev[28] + NET mask_rev[28]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3056900 -510 ) N ;
   - mask_rev[27] + NET mask_rev[27]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3055780 -510 ) N ;
   - gpio_analog_en[43] + NET gpio_analog_en[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2389470 -920 ) N ;
   - gpio_analog_en[42] + NET gpio_analog_en[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2115470 -920 ) N ;
   - vdda_uq0 + NET vdda_uq0
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 2965870 -970 ) N ;
   - vssio_uq0 + NET vssio_uq0
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 2696870 -970 ) N ;
   - vssio_uq1 + NET vssio_uq1
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 1518655 4767600 ) N ;
   - vssio_uq2 + NET vssio_uq2
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 1468760 4767600 ) N ;
   - vssd_uq0 + NET vssd_uq0
     + PORT
        + LAYER met3 ( -12000 -1250 ) ( 12000 1250 )        + PLACED ( 1057815 -970 ) N ;
   - vssa_uq0 + NET vssa_uq0
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 245870 -965 ) N ;
   - vccd_uq0 + NET vccd_uq0
     + PORT
        + LAYER met3 ( -1250 -12000 ) ( 1250 12000 )        + PLACED ( -970 141815 ) N ;
   - vddio_uq0 + NET vddio_uq0
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 352760 ) N ;
   - vddio_uq1 + NET vddio_uq1
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 4150760 ) N ;
   - vddio_uq2 + NET vddio_uq2
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 4200655 ) N ;
   - vssa1_uq0 + NET vssa1_uq0
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( 3167600 1879975 ) N ;
   - vssa1_uq1 + NET vssa1_uq1
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 2729655 4767600 ) N ;
   - vssa1_uq2 + NET vssa1_uq2
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 2679760 4767600 ) N ;
   - vssd2_uq0 + NET vssd2_uq0
     + PORT
        + LAYER met3 ( -1250 -12000 ) ( 1250 12000 )        + PLACED ( -970 2005815 ) N ;
   - vssd2_uq1 + NET vssd2_uq1
     + PORT
        + LAYER met3 ( -1250 -11655 ) ( 1250 11655 )        + PLACED ( -970 4386920 ) N ;
   - vssd1_uq0 + NET vssd1_uq0
     + PORT
        + LAYER met3 ( -1250 -11972.5 ) ( 1250 11972.5 )        + PLACED ( 3167600 2100587.5 ) N ;
   - vssd1_uq1 + NET vssd1_uq1
     + PORT
        + LAYER met3 ( -1250 -11655 ) ( 1250 11655 )        + PLACED ( 3167600 4364710 ) N ;
   - vdda2_uq0 + NET vdda2_uq0
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 2216760 ) N ;
   - vdda1_uq0 + NET vdda1_uq0
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( 3167600 2320975 ) N ;
   - vdda1_uq1 + NET vdda1_uq1
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( 3167600 3893975 ) N ;
   - vdda1_uq2 + NET vdda1_uq2
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( 3167600 3943870 ) N ;
   - vssa2_uq0 + NET vssa2_uq0
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 3939760 ) N ;
   - vccd1_uq0 + NET vccd1_uq0
     + PORT
        + LAYER met3 ( -1250 -11627.5 ) ( 1250 11627.5 )        + PLACED ( 3167600 2125687.5 ) N ;
   - vccd1_uq1 + NET vccd1_uq1
     + PORT
        + LAYER met3 ( -1250 -12000 ) ( 1250 12000 )        + PLACED ( 3167600 4389815 ) N ;
   - vccd2_uq0 + NET vccd2_uq0
     + PORT
        + LAYER met3 ( -1250 -11627.5 ) ( 1250 11627.5 )        + PLACED ( -970 2030942.5 ) N ;
   - vccd2_uq1 + NET vccd2_uq1
     + PORT
        + LAYER met3 ( -1250 -11972.5 ) ( 1250 11972.5 )        + PLACED ( -970 4412042.5 ) N ;
END PINS

NONDEFAULTRULES 10 ;
  - met3_width_310
     + LAYER met3 WIDTH 310 ;
  - met3_width_355
     + LAYER met3 WIDTH 355 ;
  - met3_width_2500
     + LAYER met3 WIDTH 2500 ;
  - met2_width_330
     + LAYER met2 WIDTH 330 ;
  - met3_width_2505
     + LAYER met3 WIDTH 2505 ;
  - met2_width_305
     + LAYER met2 WIDTH 305 ;
  - met2_width_280
     + LAYER met2 WIDTH 280 ;
  - met2_width_260
     + LAYER met2 WIDTH 260 ;
  - met2_width_285
     + LAYER met2 WIDTH 285 ;
  - met3_width_350
     + LAYER met3 WIDTH 350 ;
END NONDEFAULTRULES

NETS 913 ;
   - gpio_loopback_zero[13] ( PIN gpio_loopback_zero[13] ) ;
   - vdda_uq0 ( PIN vdda_uq0 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 2953920 -970 ) ( 2977820 * ) ;
   - vdda ( PIN vdda )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 2904025 -970 ) ( 2927925 * ) ;
   - vssio_uq0 ( PIN vssio_uq0 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 2684920 -970 ) ( 2708820 * ) ;
   - vssio ( PIN vssio )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 2635025 -970 ) ( 2658925 * ) ;
   - vssd_uq0 ( PIN vssd_uq0 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 1045815 -970 ) ( 1069815 * ) ;
   - vssd ( PIN vssd )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 996415 -970 ) ( 1019560 * ) ;
   - vssa_uq0 ( PIN vssa_uq0 )
      + ROUTED met3 TAPERRULE met3_width_2505  ( 233920 -967.5 ) ( 257820 * ) ;
   - vssa ( PIN vssa )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 184025 -970 ) ( 207925 * ) ;
   - vccd_uq0 ( PIN vccd_uq0 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 129815 ) ( * 153815 ) ;
   - vccd ( PIN vccd )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 180070 ) ( * 204015 ) ;
   - porb_h ( PIN porb_h )
      + ROUTED met3 TAPERRULE met3_width_350  ( -1415 265910 ) ( 280 * ) ;
   - por_l ( PIN por_l )
      + ROUTED met3 TAPERRULE met3_width_350  ( -1415 267035 ) ( 280 * ) ;
   - porb_l ( PIN porb_l )
      + ROUTED met3 TAPERRULE met3_width_350  ( -1415 268150 ) ( 280 * ) ;
   - gpio_in[0] ( PIN gpio_in[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 294090 ) ( 3168750 * ) ;
   - gpio_slow_sel[0] ( PIN gpio_slow_sel[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 303290 ) ( 3168750 * ) ;
   - analog_io[0] ( PIN analog_io[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 306510 ) ( 3168750 * ) ;
   - gpio_dm1[0] ( PIN gpio_dm1[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 312490 ) ( 3168750 * ) ;
   - analog_noesd_io[0] ( PIN analog_noesd_io[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 315710 ) ( 3168750 * ) ;
   - gpio_analog_en[0] ( PIN gpio_analog_en[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 318470 ) ( 3168750 * ) ;
   - gpio_dm0[0] ( PIN gpio_dm0[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 321690 ) ( 3168750 * ) ;
   - gpio_analog_pol[0] ( PIN gpio_analog_pol[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 324910 ) ( 3168750 * ) ;
   - gpio_inp_dis[0] ( PIN gpio_inp_dis[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 327670 ) ( 3168750 * ) ;
   - gpio_analog_sel[0] ( PIN gpio_analog_sel[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 340090 ) ( 3168750 * ) ;
   - gpio_dm2[0] ( PIN gpio_dm2[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 343310 ) ( 3168750 * ) ;
   - gpio_holdover[0] ( PIN gpio_holdover[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 346530 ) ( 3168750 * ) ;
   - gpio_out[0] ( PIN gpio_out[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 349290 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[0] ( PIN gpio_vtrip_sel[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 358490 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[0] ( PIN gpio_ib_mode_sel[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 361710 ) ( 3168750 * ) ;
   - vddio_uq0 ( PIN vddio_uq0 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 340810 ) ( * 364710 ) ;
   - gpio_oeb[0] ( PIN gpio_oeb[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 364930 ) ( 3168750 * ) ;
   - gpio_in_h[0] ( PIN gpio_in_h[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 367690 ) ( 3168750 * ) ;
   - gpio_loopback_one[0] ( PIN gpio_loopback_one[0] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 380180 ) ( 3167950 * ) ;
   - gpio_loopback_zero[0] ( PIN gpio_loopback_zero[0] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 390190 ) ( 3167950 * ) ;
   - vddio ( PIN vddio )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 390705 ) ( * 414605 ) ;
   - gpio_in[1] ( PIN gpio_in[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 520090 ) ( 3168750 * ) ;
   - gpio_slow_sel[1] ( PIN gpio_slow_sel[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 529290 ) ( 3168750 * ) ;
   - analog_io[1] ( PIN analog_io[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 532510 ) ( 3168750 * ) ;
   - gpio_dm1[1] ( PIN gpio_dm1[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 538490 ) ( 3168750 * ) ;
   - analog_noesd_io[1] ( PIN analog_noesd_io[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 541710 ) ( 3168750 * ) ;
   - gpio_analog_en[1] ( PIN gpio_analog_en[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 544470 ) ( 3168750 * ) ;
   - gpio_dm0[1] ( PIN gpio_dm0[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 547690 ) ( 3168750 * ) ;
   - gpio_analog_pol[1] ( PIN gpio_analog_pol[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 550910 ) ( 3168750 * ) ;
   - gpio_inp_dis[1] ( PIN gpio_inp_dis[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 553670 ) ( 3168750 * ) ;
   - gpio_analog_sel[1] ( PIN gpio_analog_sel[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 566090 ) ( 3168750 * ) ;
   - gpio_dm2[1] ( PIN gpio_dm2[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 569310 ) ( 3168750 * ) ;
   - gpio_holdover[1] ( PIN gpio_holdover[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 572530 ) ( 3168750 * ) ;
   - gpio_out[1] ( PIN gpio_out[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 575290 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[1] ( PIN gpio_vtrip_sel[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 584490 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[1] ( PIN gpio_ib_mode_sel[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 587710 ) ( 3168750 * ) ;
   - gpio_oeb[1] ( PIN gpio_oeb[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 590930 ) ( 3168750 * ) ;
   - gpio_in_h[1] ( PIN gpio_in_h[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 593690 ) ( 3168750 * ) ;
   - gpio_loopback_one[1] ( PIN gpio_loopback_one[1] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 605180 ) ( 3167950 * ) ;
   - gpio_loopback_zero[1] ( PIN gpio_loopback_zero[1] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 615190 ) ( 3167950 * ) ;
   - gpio_loopback_zero[37] ( PIN gpio_loopback_zero[37] )
      + ROUTED met3  ( -1170 663370 ) ( 130 * ) ;
   - gpio_loopback_one[37] ( PIN gpio_loopback_one[37] )
      + ROUTED met3  ( -1170 673370 ) ( 130 * ) ;
   - gpio_in_h[37] ( PIN gpio_in_h[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 698942.5 ) ( 280 * ) ;
   - gpio_oeb[37] ( PIN gpio_oeb[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 701702.5 ) ( 280 * ) ;
   - gpio_ib_mode_sel[37] ( PIN gpio_ib_mode_sel[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 704922.5 ) ( 280 * ) ;
   - gpio_vtrip_sel[37] ( PIN gpio_vtrip_sel[37] ) ;
   - gpio_out[37] ( PIN gpio_out[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 717342.5 ) ( 280 * ) ;
   - gpio_holdover[37] ( PIN gpio_holdover[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 720102.5 ) ( 280 * ) ;
   - gpio_dm2[37] ( PIN gpio_dm2[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 723322.5 ) ( 280 * ) ;
   - gpio_analog_sel[37] ( PIN gpio_analog_sel[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 726542.5 ) ( 280 * ) ;
   - gpio_inp_dis[37] ( PIN gpio_inp_dis[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 738962.5 ) ( 280 * ) ;
   - gpio_analog_pol[37] ( PIN gpio_analog_pol[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 741722.5 ) ( 280 * ) ;
   - gpio_in[2] ( PIN gpio_in[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 745090 ) ( 3168750 * ) ;
   - gpio_dm0[37] ( PIN gpio_dm0[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 744942.5 ) ( 280 * ) ;
   - gpio_analog_en[37] ( PIN gpio_analog_en[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 748162.5 ) ( 280 * ) ;
   - analog_noesd_io[37] ( PIN analog_noesd_io[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 750922.5 ) ( 280 * ) ;
   - gpio_slow_sel[2] ( PIN gpio_slow_sel[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 754290 ) ( 3168750 * ) ;
   - gpio_dm1[37] ( PIN gpio_dm1[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 754142.5 ) ( 280 * ) ;
   - analog_io[2] ( PIN analog_io[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 757510 ) ( 3168750 * ) ;
   - analog_io[37] ( PIN analog_io[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 760122.5 ) ( 280 * ) ;
   - gpio_dm1[2] ( PIN gpio_dm1[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 763490 ) ( 3168750 * ) ;
   - gpio_slow_sel[37] ( PIN gpio_slow_sel[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 763342.5 ) ( 280 * ) ;
   - analog_noesd_io[2] ( PIN analog_noesd_io[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 766710 ) ( 3168750 * ) ;
   - gpio_analog_en[2] ( PIN gpio_analog_en[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 769470 ) ( 3168750 * ) ;
   - gpio_dm0[2] ( PIN gpio_dm0[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 772690 ) ( 3168750 * ) ;
   - gpio_in[37] ( PIN gpio_in[37] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 772542.5 ) ( 280 * ) ;
   - gpio_analog_pol[2] ( PIN gpio_analog_pol[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 775910 ) ( 3168750 * ) ;
   - gpio_inp_dis[2] ( PIN gpio_inp_dis[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 778670 ) ( 3168750 * ) ;
   - gpio_analog_sel[2] ( PIN gpio_analog_sel[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 791090 ) ( 3168750 * ) ;
   - gpio_dm2[2] ( PIN gpio_dm2[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 794310 ) ( 3168750 * ) ;
   - gpio_holdover[2] ( PIN gpio_holdover[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 797530 ) ( 3168750 * ) ;
   - gpio_out[2] ( PIN gpio_out[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 800290 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[2] ( PIN gpio_vtrip_sel[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 809490 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[2] ( PIN gpio_ib_mode_sel[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 812710 ) ( 3168750 * ) ;
   - gpio_oeb[2] ( PIN gpio_oeb[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 815930 ) ( 3168750 * ) ;
   - gpio_in_h[2] ( PIN gpio_in_h[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 818690 ) ( 3168750 * ) ;
   - gpio_loopback_one[2] ( PIN gpio_loopback_one[2] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 830180 ) ( 3167950 * ) ;
   - gpio_loopback_zero[2] ( PIN gpio_loopback_zero[2] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 840190 ) ( 3167950 * ) ;
   - gpio_loopback_zero[36] ( PIN gpio_loopback_zero[36] )
      + ROUTED met3  ( -1170 878370 ) ( 130 * ) ;
   - gpio_loopback_one[36] ( PIN gpio_loopback_one[36] )
      + ROUTED met3  ( -1170 888370 ) ( 130 * ) ;
   - gpio_in_h[36] ( PIN gpio_in_h[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 914942.5 ) ( 280 * ) ;
   - gpio_oeb[36] ( PIN gpio_oeb[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 917702.5 ) ( 280 * ) ;
   - gpio_ib_mode_sel[36] ( PIN gpio_ib_mode_sel[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 920922.5 ) ( 280 * ) ;
   - gpio_vtrip_sel[36] ( PIN gpio_vtrip_sel[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 924142.5 ) ( 280 * ) ;
   - gpio_out[36] ( PIN gpio_out[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 933342.5 ) ( 280 * ) ;
   - gpio_holdover[36] ( PIN gpio_holdover[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 936102.5 ) ( 280 * ) ;
   - gpio_dm2[36] ( PIN gpio_dm2[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 939322.5 ) ( 280 * ) ;
   - gpio_analog_sel[36] ( PIN gpio_analog_sel[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 942542.5 ) ( 280 * ) ;
   - gpio_inp_dis[36] ( PIN gpio_inp_dis[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 954962.5 ) ( 280 * ) ;
   - gpio_analog_pol[36] ( PIN gpio_analog_pol[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 957722.5 ) ( 280 * ) ;
   - gpio_dm0[36] ( PIN gpio_dm0[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 960942.5 ) ( 280 * ) ;
   - gpio_analog_en[36] ( PIN gpio_analog_en[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 964162.5 ) ( 280 * ) ;
   - analog_noesd_io[36] ( PIN analog_noesd_io[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 966922.5 ) ( 280 * ) ;
   - gpio_dm1[36] ( PIN gpio_dm1[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 970142.5 ) ( 280 * ) ;
   - gpio_in[3] ( PIN gpio_in[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 971090 ) ( 3168750 * ) ;
   - analog_io[36] ( PIN analog_io[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 976122.5 ) ( 280 * ) ;
   - gpio_slow_sel[36] ( PIN gpio_slow_sel[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 979342.5 ) ( 280 * ) ;
   - gpio_slow_sel[3] ( PIN gpio_slow_sel[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 980290 ) ( 3168750 * ) ;
   - analog_io[3] ( PIN analog_io[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 983510 ) ( 3168750 * ) ;
   - gpio_in[36] ( PIN gpio_in[36] )
      + ROUTED met3 TAPERRULE met3_width_355  ( -2120 988542.5 ) ( 280 * ) ;
   - gpio_dm1[3] ( PIN gpio_dm1[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 989490 ) ( 3168750 * ) ;
   - analog_noesd_io[3] ( PIN analog_noesd_io[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 992710 ) ( 3168750 * ) ;
   - gpio_analog_en[3] ( PIN gpio_analog_en[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 995470 ) ( 3168750 * ) ;
   - gpio_dm0[3] ( PIN gpio_dm0[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 998690 ) ( 3168750 * ) ;
   - gpio_analog_pol[3] ( PIN gpio_analog_pol[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1001910 ) ( 3168750 * ) ;
   - gpio_inp_dis[3] ( PIN gpio_inp_dis[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1004670 ) ( 3168750 * ) ;
   - gpio_analog_sel[3] ( PIN gpio_analog_sel[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1017090 ) ( 3168750 * ) ;
   - gpio_dm2[3] ( PIN gpio_dm2[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1020310 ) ( 3168750 * ) ;
   - gpio_holdover[3] ( PIN gpio_holdover[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1023530 ) ( 3168750 * ) ;
   - gpio_out[3] ( PIN gpio_out[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1026290 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[3] ( PIN gpio_vtrip_sel[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1035490 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[3] ( PIN gpio_ib_mode_sel[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1038710 ) ( 3168750 * ) ;
   - gpio_oeb[3] ( PIN gpio_oeb[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1041930 ) ( 3168750 * ) ;
   - gpio_in_h[3] ( PIN gpio_in_h[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1044690 ) ( 3168750 * ) ;
   - gpio_loopback_one[3] ( PIN gpio_loopback_one[3] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1055180 ) ( 3167950 * ) ;
   - gpio_loopback_zero[3] ( PIN gpio_loopback_zero[3] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1065190 ) ( 3167950 * ) ;
   - gpio_loopback_zero[35] ( PIN gpio_loopback_zero[35] )
      + ROUTED met3  ( -1170 1093370 ) ( 130 * ) ;
   - gpio_loopback_one[35] ( PIN gpio_loopback_one[35] )
      + ROUTED met3  ( -1170 1103370 ) ( 130 * ) ;
   - gpio_in_h[35] ( PIN gpio_in_h[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1130940 ) ( 280 * ) ;
   - gpio_oeb[35] ( PIN gpio_oeb[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1133700 ) ( 280 * ) ;
   - gpio_ib_mode_sel[35] ( PIN gpio_ib_mode_sel[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1136920 ) ( 280 * ) ;
   - gpio_vtrip_sel[35] ( PIN gpio_vtrip_sel[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1140140 ) ( 280 * ) ;
   - gpio_out[35] ( PIN gpio_out[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1149340 ) ( 280 * ) ;
   - gpio_holdover[35] ( PIN gpio_holdover[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1152100 ) ( 280 * ) ;
   - gpio_dm2[35] ( PIN gpio_dm2[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1155320 ) ( 280 * ) ;
   - gpio_analog_sel[35] ( PIN gpio_analog_sel[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1158540 ) ( 280 * ) ;
   - gpio_inp_dis[35] ( PIN gpio_inp_dis[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1170960 ) ( 280 * ) ;
   - gpio_analog_pol[35] ( PIN gpio_analog_pol[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1173720 ) ( 280 * ) ;
   - gpio_dm0[35] ( PIN gpio_dm0[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1176940 ) ( 280 * ) ;
   - gpio_analog_en[35] ( PIN gpio_analog_en[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1180160 ) ( 280 * ) ;
   - analog_noesd_io[35] ( PIN analog_noesd_io[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1182920 ) ( 280 * ) ;
   - gpio_dm1[35] ( PIN gpio_dm1[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1186140 ) ( 280 * ) ;
   - analog_io[35] ( PIN analog_io[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1192120 ) ( 280 * ) ;
   - gpio_slow_sel[35] ( PIN gpio_slow_sel[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1195340 ) ( 280 * ) ;
   - gpio_in[4] ( PIN gpio_in[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1196090 ) ( 3168750 * ) ;
   - gpio_in[35] ( PIN gpio_in[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1204540 ) ( 280 * ) ;
   - gpio_slow_sel[4] ( PIN gpio_slow_sel[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1205290 ) ( 3168750 * ) ;
   - analog_io[4] ( PIN analog_io[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1208510 ) ( 3168750 * ) ;
   - gpio_dm1[4] ( PIN gpio_dm1[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1214490 ) ( 3168750 * ) ;
   - analog_noesd_io[4] ( PIN analog_noesd_io[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1217710 ) ( 3168750 * ) ;
   - gpio_analog_en[4] ( PIN gpio_analog_en[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1220470 ) ( 3168750 * ) ;
   - gpio_dm0[4] ( PIN gpio_dm0[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1223690 ) ( 3168750 * ) ;
   - gpio_analog_pol[4] ( PIN gpio_analog_pol[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1226910 ) ( 3168750 * ) ;
   - gpio_inp_dis[4] ( PIN gpio_inp_dis[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1229670 ) ( 3168750 * ) ;
   - gpio_analog_sel[4] ( PIN gpio_analog_sel[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1242090 ) ( 3168750 * ) ;
   - gpio_dm2[4] ( PIN gpio_dm2[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1245310 ) ( 3168750 * ) ;
   - gpio_holdover[4] ( PIN gpio_holdover[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1248530 ) ( 3168750 * ) ;
   - gpio_out[4] ( PIN gpio_out[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1251290 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[4] ( PIN gpio_vtrip_sel[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1260490 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[4] ( PIN gpio_ib_mode_sel[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1263710 ) ( 3168750 * ) ;
   - gpio_oeb[4] ( PIN gpio_oeb[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1266930 ) ( 3168750 * ) ;
   - gpio_in_h[4] ( PIN gpio_in_h[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1269690 ) ( 3168750 * ) ;
   - gpio_loopback_one[4] ( PIN gpio_loopback_one[4] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1282180 ) ( 3167950 * ) ;
   - gpio_loopback_zero[4] ( PIN gpio_loopback_zero[4] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1292190 ) ( 3167950 * ) ;
   - gpio_loopback_zero[34] ( PIN gpio_loopback_zero[34] )
      + ROUTED met3  ( -1170 1308370 ) ( 130 * ) ;
   - gpio_loopback_one[34] ( PIN gpio_loopback_one[34] )
      + ROUTED met3  ( -1170 1318370 ) ( 130 * ) ;
   - gpio_in_h[34] ( PIN gpio_in_h[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1346940 ) ( 280 * ) ;
   - gpio_oeb[34] ( PIN gpio_oeb[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1349700 ) ( 280 * ) ;
   - gpio_ib_mode_sel[34] ( PIN gpio_ib_mode_sel[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1352920 ) ( 280 * ) ;
   - gpio_vtrip_sel[34] ( PIN gpio_vtrip_sel[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1356140 ) ( 280 * ) ;
   - gpio_out[34] ( PIN gpio_out[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1365340 ) ( 280 * ) ;
   - gpio_holdover[34] ( PIN gpio_holdover[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1368100 ) ( 280 * ) ;
   - gpio_dm2[34] ( PIN gpio_dm2[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1371320 ) ( 280 * ) ;
   - gpio_analog_sel[34] ( PIN gpio_analog_sel[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1374540 ) ( 280 * ) ;
   - gpio_inp_dis[34] ( PIN gpio_inp_dis[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1386960 ) ( 280 * ) ;
   - gpio_analog_pol[34] ( PIN gpio_analog_pol[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1389720 ) ( 280 * ) ;
   - gpio_dm0[34] ( PIN gpio_dm0[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1392940 ) ( 280 * ) ;
   - gpio_analog_en[34] ( PIN gpio_analog_en[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1396160 ) ( 280 * ) ;
   - analog_noesd_io[34] ( PIN analog_noesd_io[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1398920 ) ( 280 * ) ;
   - gpio_dm1[34] ( PIN gpio_dm1[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1402140 ) ( 280 * ) ;
   - analog_io[34] ( PIN analog_io[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1408120 ) ( 280 * ) ;
   - gpio_slow_sel[34] ( PIN gpio_slow_sel[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1411340 ) ( 280 * ) ;
   - gpio_in[34] ( PIN gpio_in[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1420540 ) ( 280 * ) ;
   - gpio_in[5] ( PIN gpio_in[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1421090 ) ( 3168750 * ) ;
   - gpio_slow_sel[5] ( PIN gpio_slow_sel[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1430290 ) ( 3168750 * ) ;
   - analog_io[5] ( PIN analog_io[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1433510 ) ( 3168750 * ) ;
   - gpio_dm1[5] ( PIN gpio_dm1[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1439490 ) ( 3168750 * ) ;
   - analog_noesd_io[5] ( PIN analog_noesd_io[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1442710 ) ( 3168750 * ) ;
   - gpio_analog_en[5] ( PIN gpio_analog_en[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1445470 ) ( 3168750 * ) ;
   - gpio_dm0[5] ( PIN gpio_dm0[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1448690 ) ( 3168750 * ) ;
   - gpio_analog_pol[5] ( PIN gpio_analog_pol[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1451910 ) ( 3168750 * ) ;
   - gpio_inp_dis[5] ( PIN gpio_inp_dis[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1454670 ) ( 3168750 * ) ;
   - gpio_analog_sel[5] ( PIN gpio_analog_sel[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1467090 ) ( 3168750 * ) ;
   - gpio_dm2[5] ( PIN gpio_dm2[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1470310 ) ( 3168750 * ) ;
   - gpio_holdover[5] ( PIN gpio_holdover[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1473530 ) ( 3168750 * ) ;
   - gpio_out[5] ( PIN gpio_out[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1476290 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[5] ( PIN gpio_vtrip_sel[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1485490 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[5] ( PIN gpio_ib_mode_sel[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1488710 ) ( 3168750 * ) ;
   - gpio_oeb[5] ( PIN gpio_oeb[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1491930 ) ( 3168750 * ) ;
   - gpio_in_h[5] ( PIN gpio_in_h[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1494690 ) ( 3168750 * ) ;
   - gpio_loopback_one[5] ( PIN gpio_loopback_one[5] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1505180 ) ( 3167950 * ) ;
   - gpio_loopback_zero[5] ( PIN gpio_loopback_zero[5] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1515190 ) ( 3167950 * ) ;
   - gpio_loopback_zero[33] ( PIN gpio_loopback_zero[33] )
      + ROUTED met3  ( -1170 1523370 ) ( 130 * ) ;
   - gpio_loopback_one[33] ( PIN gpio_loopback_one[33] )
      + ROUTED met3  ( -1170 1533370 ) ( 130 * ) ;
   - gpio_in_h[33] ( PIN gpio_in_h[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1562940 ) ( 280 * ) ;
   - gpio_oeb[33] ( PIN gpio_oeb[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1565700 ) ( 280 * ) ;
   - gpio_ib_mode_sel[33] ( PIN gpio_ib_mode_sel[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1568920 ) ( 280 * ) ;
   - gpio_vtrip_sel[33] ( PIN gpio_vtrip_sel[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1572140 ) ( 280 * ) ;
   - gpio_out[33] ( PIN gpio_out[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1581340 ) ( 280 * ) ;
   - gpio_holdover[33] ( PIN gpio_holdover[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1584100 ) ( 280 * ) ;
   - gpio_dm2[33] ( PIN gpio_dm2[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1587320 ) ( 280 * ) ;
   - gpio_analog_sel[33] ( PIN gpio_analog_sel[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1590540 ) ( 280 * ) ;
   - gpio_inp_dis[33] ( PIN gpio_inp_dis[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1602960 ) ( 280 * ) ;
   - gpio_analog_pol[33] ( PIN gpio_analog_pol[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1605720 ) ( 280 * ) ;
   - gpio_dm0[33] ( PIN gpio_dm0[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1608940 ) ( 280 * ) ;
   - gpio_analog_en[33] ( PIN gpio_analog_en[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1612160 ) ( 280 * ) ;
   - analog_noesd_io[33] ( PIN analog_noesd_io[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1614920 ) ( 280 * ) ;
   - gpio_dm1[33] ( PIN gpio_dm1[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1618140 ) ( 280 * ) ;
   - analog_io[33] ( PIN analog_io[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1624120 ) ( 280 * ) ;
   - gpio_slow_sel[33] ( PIN gpio_slow_sel[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1627340 ) ( 280 * ) ;
   - gpio_in[33] ( PIN gpio_in[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1636540 ) ( 280 * ) ;
   - gpio_in[6] ( PIN gpio_in[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1647090 ) ( 3168750 * ) ;
   - gpio_slow_sel[6] ( PIN gpio_slow_sel[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1656290 ) ( 3168750 * ) ;
   - analog_io[6] ( PIN analog_io[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1659510 ) ( 3168750 * ) ;
   - gpio_dm1[6] ( PIN gpio_dm1[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1665490 ) ( 3168750 * ) ;
   - analog_noesd_io[6] ( PIN analog_noesd_io[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1668710 ) ( 3168750 * ) ;
   - gpio_analog_en[6] ( PIN gpio_analog_en[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1671470 ) ( 3168750 * ) ;
   - gpio_dm0[6] ( PIN gpio_dm0[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1674690 ) ( 3168750 * ) ;
   - gpio_analog_pol[6] ( PIN gpio_analog_pol[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1677910 ) ( 3168750 * ) ;
   - gpio_inp_dis[6] ( PIN gpio_inp_dis[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1680670 ) ( 3168750 * ) ;
   - gpio_analog_sel[6] ( PIN gpio_analog_sel[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1693090 ) ( 3168750 * ) ;
   - gpio_dm2[6] ( PIN gpio_dm2[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1696310 ) ( 3168750 * ) ;
   - gpio_holdover[6] ( PIN gpio_holdover[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1699530 ) ( 3168750 * ) ;
   - gpio_out[6] ( PIN gpio_out[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1702290 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[6] ( PIN gpio_vtrip_sel[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1711490 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[6] ( PIN gpio_ib_mode_sel[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1714710 ) ( 3168750 * ) ;
   - gpio_oeb[6] ( PIN gpio_oeb[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1717930 ) ( 3168750 * ) ;
   - gpio_in_h[6] ( PIN gpio_in_h[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1720690 ) ( 3168750 * ) ;
   - gpio_loopback_one[6] ( PIN gpio_loopback_one[6] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1730180 ) ( 3167950 * ) ;
   - gpio_loopback_zero[32] ( PIN gpio_loopback_zero[32] )
      + ROUTED met3  ( -1170 1738370 ) ( 130 * ) ;
   - gpio_loopback_zero[6] ( PIN gpio_loopback_zero[6] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1740190 ) ( 3167950 * ) ;
   - gpio_loopback_one[32] ( PIN gpio_loopback_one[32] )
      + ROUTED met3  ( -1170 1748370 ) ( 130 * ) ;
   - gpio_in_h[32] ( PIN gpio_in_h[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1778940 ) ( 280 * ) ;
   - gpio_oeb[32] ( PIN gpio_oeb[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1781700 ) ( 280 * ) ;
   - gpio_ib_mode_sel[32] ( PIN gpio_ib_mode_sel[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1784920 ) ( 280 * ) ;
   - gpio_vtrip_sel[32] ( PIN gpio_vtrip_sel[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1788140 ) ( 280 * ) ;
   - gpio_out[32] ( PIN gpio_out[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1797340 ) ( 280 * ) ;
   - gpio_holdover[32] ( PIN gpio_holdover[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1800100 ) ( 280 * ) ;
   - gpio_dm2[32] ( PIN gpio_dm2[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1803320 ) ( 280 * ) ;
   - gpio_analog_sel[32] ( PIN gpio_analog_sel[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1806540 ) ( 280 * ) ;
   - gpio_inp_dis[32] ( PIN gpio_inp_dis[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1818960 ) ( 280 * ) ;
   - gpio_analog_pol[32] ( PIN gpio_analog_pol[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1821720 ) ( 280 * ) ;
   - gpio_dm0[32] ( PIN gpio_dm0[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1824940 ) ( 280 * ) ;
   - gpio_analog_en[32] ( PIN gpio_analog_en[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1828160 ) ( 280 * ) ;
   - analog_noesd_io[32] ( PIN analog_noesd_io[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1830920 ) ( 280 * ) ;
   - gpio_dm1[32] ( PIN gpio_dm1[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1834140 ) ( 280 * ) ;
   - analog_io[32] ( PIN analog_io[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1840120 ) ( 280 * ) ;
   - gpio_slow_sel[32] ( PIN gpio_slow_sel[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1843340 ) ( 280 * ) ;
   - gpio_in[32] ( PIN gpio_in[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1852540 ) ( 280 * ) ;
   - vssa1_uq0 ( PIN vssa1_uq0 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 1868025 ) ( * 1891925 ) ;
   - vssa1 ( PIN vssa1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 1917920 ) ( * 1941820 ) ;
   - vssd2_uq0 ( PIN vssd2_uq0 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 1993815 ) ( * 2017815 ) ;
   - vccd2_uq0 ( PIN vccd2_uq0 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 2019315 ) ( * 2042570 ) ;
   - vssd2 ( PIN vssd2 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 2044070 ) ( * 2068015 ) ;
   - vssd1_uq0 ( PIN vssd1_uq0 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 2088615 ) ( * 2112560 ) ;
   - vccd1_uq0 ( PIN vccd1_uq0 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 2114060 ) ( * 2137315 ) ;
   - vssd1 ( PIN vssd1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 2138815 ) ( * 2162815 ) ;
   - vdda2_uq0 ( PIN vdda2_uq0 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 2204810 ) ( * 2228710 ) ;
   - vdda2 ( PIN vdda2 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 2254705 ) ( * 2278605 ) ;
   - vdda1_uq0 ( PIN vdda1_uq0 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 2309025 ) ( * 2332925 ) ;
   - vdda1 ( PIN vdda1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 2358920 ) ( * 2382820 ) ;
   - gpio_loopback_zero[31] ( PIN gpio_loopback_zero[31] )
      + ROUTED met3  ( -1170 2383370 ) ( 130 * ) ;
   - gpio_loopback_one[31] ( PIN gpio_loopback_one[31] )
      + ROUTED met3  ( -1170 2393370 ) ( 130 * ) ;
   - gpio_in_h[31] ( PIN gpio_in_h[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2416940 ) ( 280 * ) ;
   - gpio_oeb[31] ( PIN gpio_oeb[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2419700 ) ( 280 * ) ;
   - gpio_ib_mode_sel[31] ( PIN gpio_ib_mode_sel[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2422920 ) ( 280 * ) ;
   - gpio_vtrip_sel[31] ( PIN gpio_vtrip_sel[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2426140 ) ( 280 * ) ;
   - gpio_out[31] ( PIN gpio_out[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2435340 ) ( 280 * ) ;
   - gpio_holdover[31] ( PIN gpio_holdover[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2438100 ) ( 280 * ) ;
   - gpio_dm2[31] ( PIN gpio_dm2[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2441320 ) ( 280 * ) ;
   - gpio_analog_sel[31] ( PIN gpio_analog_sel[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2444540 ) ( 280 * ) ;
   - gpio_inp_dis[31] ( PIN gpio_inp_dis[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2456960 ) ( 280 * ) ;
   - gpio_analog_pol[31] ( PIN gpio_analog_pol[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2459720 ) ( 280 * ) ;
   - gpio_dm0[31] ( PIN gpio_dm0[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2462940 ) ( 280 * ) ;
   - gpio_analog_en[31] ( PIN gpio_analog_en[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2466160 ) ( 280 * ) ;
   - analog_noesd_io[31] ( PIN analog_noesd_io[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2468920 ) ( 280 * ) ;
   - gpio_dm1[31] ( PIN gpio_dm1[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2472140 ) ( 280 * ) ;
   - analog_io[31] ( PIN analog_io[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2478120 ) ( 280 * ) ;
   - gpio_slow_sel[31] ( PIN gpio_slow_sel[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2481340 ) ( 280 * ) ;
   - gpio_in[31] ( PIN gpio_in[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2490540 ) ( 280 * ) ;
   - gpio_in[7] ( PIN gpio_in[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2533090 ) ( 3168750 * ) ;
   - gpio_slow_sel[7] ( PIN gpio_slow_sel[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2542290 ) ( 3168750 * ) ;
   - analog_io[7] ( PIN analog_io[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2545510 ) ( 3168750 * ) ;
   - gpio_dm1[7] ( PIN gpio_dm1[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2551490 ) ( 3168750 * ) ;
   - analog_noesd_io[7] ( PIN analog_noesd_io[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2554710 ) ( 3168750 * ) ;
   - gpio_analog_en[7] ( PIN gpio_analog_en[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2557470 ) ( 3168750 * ) ;
   - gpio_dm0[7] ( PIN gpio_dm0[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2560690 ) ( 3168750 * ) ;
   - gpio_analog_pol[7] ( PIN gpio_analog_pol[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2563910 ) ( 3168750 * ) ;
   - gpio_inp_dis[7] ( PIN gpio_inp_dis[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2566670 ) ( 3168750 * ) ;
   - gpio_analog_sel[7] ( PIN gpio_analog_sel[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2579090 ) ( 3168750 * ) ;
   - gpio_dm2[7] ( PIN gpio_dm2[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2582310 ) ( 3168750 * ) ;
   - gpio_holdover[7] ( PIN gpio_holdover[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2585530 ) ( 3168750 * ) ;
   - gpio_out[7] ( PIN gpio_out[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2588290 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[7] ( PIN gpio_vtrip_sel[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2597490 ) ( 3168750 * ) ;
   - gpio_loopback_zero[30] ( PIN gpio_loopback_zero[30] )
      + ROUTED met3  ( -1170 2598370 ) ( 130 * ) ;
   - gpio_ib_mode_sel[7] ( PIN gpio_ib_mode_sel[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2600710 ) ( 3168750 * ) ;
   - gpio_oeb[7] ( PIN gpio_oeb[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2603930 ) ( 3168750 * ) ;
   - gpio_in_h[7] ( PIN gpio_in_h[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2606690 ) ( 3168750 * ) ;
   - gpio_loopback_one[30] ( PIN gpio_loopback_one[30] )
      + ROUTED met3  ( -1170 2608370 ) ( 130 * ) ;
   - gpio_loopback_one[7] ( PIN gpio_loopback_one[7] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 2615180 ) ( 3167950 * ) ;
   - gpio_loopback_zero[7] ( PIN gpio_loopback_zero[7] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 2625190 ) ( 3167950 * ) ;
   - gpio_in_h[30] ( PIN gpio_in_h[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2632940 ) ( 280 * ) ;
   - gpio_oeb[30] ( PIN gpio_oeb[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2635700 ) ( 280 * ) ;
   - gpio_ib_mode_sel[30] ( PIN gpio_ib_mode_sel[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2638920 ) ( 280 * ) ;
   - gpio_vtrip_sel[30] ( PIN gpio_vtrip_sel[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2642140 ) ( 280 * ) ;
   - gpio_out[30] ( PIN gpio_out[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2651340 ) ( 280 * ) ;
   - gpio_holdover[30] ( PIN gpio_holdover[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2654100 ) ( 280 * ) ;
   - gpio_dm2[30] ( PIN gpio_dm2[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2657320 ) ( 280 * ) ;
   - gpio_analog_sel[30] ( PIN gpio_analog_sel[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2660540 ) ( 280 * ) ;
   - gpio_inp_dis[30] ( PIN gpio_inp_dis[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2672960 ) ( 280 * ) ;
   - gpio_analog_pol[30] ( PIN gpio_analog_pol[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2675720 ) ( 280 * ) ;
   - gpio_dm0[30] ( PIN gpio_dm0[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2678940 ) ( 280 * ) ;
   - gpio_analog_en[30] ( PIN gpio_analog_en[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2682160 ) ( 280 * ) ;
   - analog_noesd_io[30] ( PIN analog_noesd_io[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2684920 ) ( 280 * ) ;
   - gpio_dm1[30] ( PIN gpio_dm1[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2688140 ) ( 280 * ) ;
   - analog_io[30] ( PIN analog_io[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2694120 ) ( 280 * ) ;
   - gpio_slow_sel[30] ( PIN gpio_slow_sel[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2697340 ) ( 280 * ) ;
   - gpio_in[30] ( PIN gpio_in[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2706540 ) ( 280 * ) ;
   - gpio_in[8] ( PIN gpio_in[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2759090 ) ( 3168750 * ) ;
   - gpio_slow_sel[8] ( PIN gpio_slow_sel[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2768290 ) ( 3168750 * ) ;
   - analog_io[8] ( PIN analog_io[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2771510 ) ( 3168750 * ) ;
   - gpio_dm1[8] ( PIN gpio_dm1[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2777490 ) ( 3168750 * ) ;
   - analog_noesd_io[8] ( PIN analog_noesd_io[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2780710 ) ( 3168750 * ) ;
   - gpio_analog_en[8] ( PIN gpio_analog_en[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2783470 ) ( 3168750 * ) ;
   - gpio_dm0[8] ( PIN gpio_dm0[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2786690 ) ( 3168750 * ) ;
   - gpio_analog_pol[8] ( PIN gpio_analog_pol[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2789910 ) ( 3168750 * ) ;
   - gpio_inp_dis[8] ( PIN gpio_inp_dis[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2792670 ) ( 3168750 * ) ;
   - gpio_analog_sel[8] ( PIN gpio_analog_sel[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2805090 ) ( 3168750 * ) ;
   - gpio_dm2[8] ( PIN gpio_dm2[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2808310 ) ( 3168750 * ) ;
   - gpio_holdover[8] ( PIN gpio_holdover[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2811530 ) ( 3168750 * ) ;
   - gpio_loopback_zero[29] ( PIN gpio_loopback_zero[29] )
      + ROUTED met3  ( -1170 2813370 ) ( 130 * ) ;
   - gpio_out[8] ( PIN gpio_out[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2814290 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[8] ( PIN gpio_vtrip_sel[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2823490 ) ( 3168750 * ) ;
   - gpio_loopback_one[29] ( PIN gpio_loopback_one[29] )
      + ROUTED met3  ( -1170 2823370 ) ( 130 * ) ;
   - gpio_ib_mode_sel[8] ( PIN gpio_ib_mode_sel[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2826710 ) ( 3168750 * ) ;
   - gpio_oeb[8] ( PIN gpio_oeb[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2829930 ) ( 3168750 * ) ;
   - gpio_in_h[8] ( PIN gpio_in_h[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2832690 ) ( 3168750 * ) ;
   - gpio_loopback_one[8] ( PIN gpio_loopback_one[8] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 2840180 ) ( 3167950 * ) ;
   - gpio_in_h[29] ( PIN gpio_in_h[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2848940 ) ( 280 * ) ;
   - gpio_loopback_zero[8] ( PIN gpio_loopback_zero[8] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 2850190 ) ( 3167950 * ) ;
   - gpio_oeb[29] ( PIN gpio_oeb[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2851700 ) ( 280 * ) ;
   - gpio_ib_mode_sel[29] ( PIN gpio_ib_mode_sel[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2854920 ) ( 280 * ) ;
   - gpio_vtrip_sel[29] ( PIN gpio_vtrip_sel[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2858140 ) ( 280 * ) ;
   - gpio_out[29] ( PIN gpio_out[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2867340 ) ( 280 * ) ;
   - gpio_holdover[29] ( PIN gpio_holdover[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2870100 ) ( 280 * ) ;
   - gpio_dm2[29] ( PIN gpio_dm2[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2873320 ) ( 280 * ) ;
   - gpio_analog_sel[29] ( PIN gpio_analog_sel[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2876540 ) ( 280 * ) ;
   - gpio_inp_dis[29] ( PIN gpio_inp_dis[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2888960 ) ( 280 * ) ;
   - gpio_analog_pol[29] ( PIN gpio_analog_pol[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2891720 ) ( 280 * ) ;
   - gpio_dm0[29] ( PIN gpio_dm0[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2894940 ) ( 280 * ) ;
   - gpio_analog_en[29] ( PIN gpio_analog_en[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2898160 ) ( 280 * ) ;
   - analog_noesd_io[29] ( PIN analog_noesd_io[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2900920 ) ( 280 * ) ;
   - gpio_dm1[29] ( PIN gpio_dm1[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2904140 ) ( 280 * ) ;
   - analog_io[29] ( PIN analog_io[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2910120 ) ( 280 * ) ;
   - gpio_slow_sel[29] ( PIN gpio_slow_sel[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2913340 ) ( 280 * ) ;
   - gpio_in[29] ( PIN gpio_in[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2922540 ) ( 280 * ) ;
   - gpio_in[9] ( PIN gpio_in[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2984090 ) ( 3168750 * ) ;
   - gpio_slow_sel[9] ( PIN gpio_slow_sel[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2993290 ) ( 3168750 * ) ;
   - analog_io[9] ( PIN analog_io[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2996510 ) ( 3168750 * ) ;
   - gpio_dm1[9] ( PIN gpio_dm1[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3002490 ) ( 3168750 * ) ;
   - analog_noesd_io[9] ( PIN analog_noesd_io[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3005710 ) ( 3168750 * ) ;
   - gpio_analog_en[9] ( PIN gpio_analog_en[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3008470 ) ( 3168750 * ) ;
   - gpio_dm0[9] ( PIN gpio_dm0[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3011690 ) ( 3168750 * ) ;
   - gpio_analog_pol[9] ( PIN gpio_analog_pol[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3014910 ) ( 3168750 * ) ;
   - gpio_inp_dis[9] ( PIN gpio_inp_dis[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3017670 ) ( 3168750 * ) ;
   - gpio_loopback_zero[28] ( PIN gpio_loopback_zero[28] )
      + ROUTED met3  ( -1170 3028370 ) ( 130 * ) ;
   - gpio_analog_sel[9] ( PIN gpio_analog_sel[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3030090 ) ( 3168750 * ) ;
   - gpio_dm2[9] ( PIN gpio_dm2[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3033310 ) ( 3168750 * ) ;
   - gpio_holdover[9] ( PIN gpio_holdover[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3036530 ) ( 3168750 * ) ;
   - gpio_loopback_one[28] ( PIN gpio_loopback_one[28] )
      + ROUTED met3  ( -1170 3038370 ) ( 130 * ) ;
   - gpio_out[9] ( PIN gpio_out[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3039290 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[9] ( PIN gpio_vtrip_sel[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3048490 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[9] ( PIN gpio_ib_mode_sel[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3051710 ) ( 3168750 * ) ;
   - gpio_oeb[9] ( PIN gpio_oeb[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3054930 ) ( 3168750 * ) ;
   - gpio_in_h[9] ( PIN gpio_in_h[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3057690 ) ( 3168750 * ) ;
   - gpio_loopback_one[9] ( PIN gpio_loopback_one[9] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3065180 ) ( 3167950 * ) ;
   - gpio_in_h[28] ( PIN gpio_in_h[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3064940 ) ( 280 * ) ;
   - gpio_oeb[28] ( PIN gpio_oeb[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3067700 ) ( 280 * ) ;
   - gpio_ib_mode_sel[28] ( PIN gpio_ib_mode_sel[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3070920 ) ( 280 * ) ;
   - gpio_vtrip_sel[28] ( PIN gpio_vtrip_sel[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3074140 ) ( 280 * ) ;
   - gpio_loopback_zero[9] ( PIN gpio_loopback_zero[9] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3075190 ) ( 3167950 * ) ;
   - gpio_out[28] ( PIN gpio_out[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3083340 ) ( 280 * ) ;
   - gpio_holdover[28] ( PIN gpio_holdover[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3086100 ) ( 280 * ) ;
   - gpio_dm2[28] ( PIN gpio_dm2[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3089320 ) ( 280 * ) ;
   - gpio_analog_sel[28] ( PIN gpio_analog_sel[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3092540 ) ( 280 * ) ;
   - gpio_inp_dis[28] ( PIN gpio_inp_dis[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3104960 ) ( 280 * ) ;
   - gpio_analog_pol[28] ( PIN gpio_analog_pol[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3107720 ) ( 280 * ) ;
   - gpio_dm0[28] ( PIN gpio_dm0[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3110940 ) ( 280 * ) ;
   - gpio_analog_en[28] ( PIN gpio_analog_en[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3114160 ) ( 280 * ) ;
   - analog_noesd_io[28] ( PIN analog_noesd_io[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3116920 ) ( 280 * ) ;
   - gpio_dm1[28] ( PIN gpio_dm1[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3120140 ) ( 280 * ) ;
   - analog_io[28] ( PIN analog_io[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3126120 ) ( 280 * ) ;
   - gpio_slow_sel[28] ( PIN gpio_slow_sel[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3129340 ) ( 280 * ) ;
   - gpio_in[28] ( PIN gpio_in[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3138540 ) ( 280 * ) ;
   - gpio_in[10] ( PIN gpio_in[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3210090 ) ( 3168750 * ) ;
   - gpio_slow_sel[10] ( PIN gpio_slow_sel[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3219290 ) ( 3168750 * ) ;
   - analog_io[10] ( PIN analog_io[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3222510 ) ( 3168750 * ) ;
   - gpio_dm1[10] ( PIN gpio_dm1[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3228490 ) ( 3168750 * ) ;
   - analog_noesd_io[10] ( PIN analog_noesd_io[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3231710 ) ( 3168750 * ) ;
   - gpio_analog_en[10] ( PIN gpio_analog_en[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3234470 ) ( 3168750 * ) ;
   - gpio_dm0[10] ( PIN gpio_dm0[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3237690 ) ( 3168750 * ) ;
   - gpio_analog_pol[10] ( PIN gpio_analog_pol[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3240910 ) ( 3168750 * ) ;
   - gpio_inp_dis[10] ( PIN gpio_inp_dis[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3243670 ) ( 3168750 * ) ;
   - gpio_loopback_zero[27] ( PIN gpio_loopback_zero[27] )
      + ROUTED met3  ( -1170 3243370 ) ( 130 * ) ;
   - gpio_loopback_one[27] ( PIN gpio_loopback_one[27] )
      + ROUTED met3  ( -1170 3253370 ) ( 130 * ) ;
   - gpio_analog_sel[10] ( PIN gpio_analog_sel[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3256090 ) ( 3168750 * ) ;
   - gpio_dm2[10] ( PIN gpio_dm2[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3259310 ) ( 3168750 * ) ;
   - gpio_holdover[10] ( PIN gpio_holdover[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3262530 ) ( 3168750 * ) ;
   - gpio_out[10] ( PIN gpio_out[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3265290 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[10] ( PIN gpio_vtrip_sel[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3274490 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[10] ( PIN gpio_ib_mode_sel[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3277710 ) ( 3168750 * ) ;
   - gpio_oeb[10] ( PIN gpio_oeb[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3280930 ) ( 3168750 * ) ;
   - gpio_in_h[27] ( PIN gpio_in_h[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3280940 ) ( 280 * ) ;
   - gpio_in_h[10] ( PIN gpio_in_h[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3283690 ) ( 3168750 * ) ;
   - gpio_oeb[27] ( PIN gpio_oeb[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3283700 ) ( 280 * ) ;
   - gpio_ib_mode_sel[27] ( PIN gpio_ib_mode_sel[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3286920 ) ( 280 * ) ;
   - gpio_loopback_one[10] ( PIN gpio_loopback_one[10] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3290180 ) ( 3167950 * ) ;
   - gpio_vtrip_sel[27] ( PIN gpio_vtrip_sel[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3290140 ) ( 280 * ) ;
   - gpio_out[27] ( PIN gpio_out[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3299340 ) ( 280 * ) ;
   - gpio_loopback_zero[10] ( PIN gpio_loopback_zero[10] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3300190 ) ( 3167950 * ) ;
   - gpio_holdover[27] ( PIN gpio_holdover[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3302100 ) ( 280 * ) ;
   - gpio_dm2[27] ( PIN gpio_dm2[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3305320 ) ( 280 * ) ;
   - gpio_analog_sel[27] ( PIN gpio_analog_sel[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3308540 ) ( 280 * ) ;
   - gpio_inp_dis[27] ( PIN gpio_inp_dis[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3320960 ) ( 280 * ) ;
   - gpio_analog_pol[27] ( PIN gpio_analog_pol[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3323720 ) ( 280 * ) ;
   - gpio_dm0[27] ( PIN gpio_dm0[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3326940 ) ( 280 * ) ;
   - gpio_analog_en[27] ( PIN gpio_analog_en[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3330160 ) ( 280 * ) ;
   - analog_noesd_io[27] ( PIN analog_noesd_io[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3332920 ) ( 280 * ) ;
   - gpio_dm1[27] ( PIN gpio_dm1[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3336140 ) ( 280 * ) ;
   - analog_io[27] ( PIN analog_io[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3342120 ) ( 280 * ) ;
   - gpio_slow_sel[27] ( PIN gpio_slow_sel[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3345340 ) ( 280 * ) ;
   - gpio_in[27] ( PIN gpio_in[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3354540 ) ( 280 * ) ;
   - gpio_in[11] ( PIN gpio_in[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3435090 ) ( 3168750 * ) ;
   - gpio_slow_sel[11] ( PIN gpio_slow_sel[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3444290 ) ( 3168750 * ) ;
   - analog_io[11] ( PIN analog_io[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3447510 ) ( 3168750 * ) ;
   - gpio_dm1[11] ( PIN gpio_dm1[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3453490 ) ( 3168750 * ) ;
   - analog_noesd_io[11] ( PIN analog_noesd_io[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3456710 ) ( 3168750 * ) ;
   - gpio_loopback_zero[26] ( PIN gpio_loopback_zero[26] )
      + ROUTED met3  ( -1170 3458370 ) ( 130 * ) ;
   - gpio_analog_en[11] ( PIN gpio_analog_en[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3459470 ) ( 3168750 * ) ;
   - gpio_dm0[11] ( PIN gpio_dm0[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3462690 ) ( 3168750 * ) ;
   - gpio_analog_pol[11] ( PIN gpio_analog_pol[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3465910 ) ( 3168750 * ) ;
   - gpio_inp_dis[11] ( PIN gpio_inp_dis[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3468670 ) ( 3168750 * ) ;
   - gpio_loopback_one[26] ( PIN gpio_loopback_one[26] )
      + ROUTED met3  ( -1170 3468370 ) ( 130 * ) ;
   - gpio_analog_sel[11] ( PIN gpio_analog_sel[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3481090 ) ( 3168750 * ) ;
   - gpio_dm2[11] ( PIN gpio_dm2[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3484310 ) ( 3168750 * ) ;
   - gpio_holdover[11] ( PIN gpio_holdover[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3487530 ) ( 3168750 * ) ;
   - gpio_out[11] ( PIN gpio_out[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3490290 ) ( 3168750 * ) ;
   - gpio_in_h[26] ( PIN gpio_in_h[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3496940 ) ( 280 * ) ;
   - gpio_vtrip_sel[11] ( PIN gpio_vtrip_sel[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3499490 ) ( 3168750 * ) ;
   - gpio_oeb[26] ( PIN gpio_oeb[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3499700 ) ( 280 * ) ;
   - gpio_ib_mode_sel[11] ( PIN gpio_ib_mode_sel[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3502710 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[26] ( PIN gpio_ib_mode_sel[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3502920 ) ( 280 * ) ;
   - gpio_oeb[11] ( PIN gpio_oeb[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3505930 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[26] ( PIN gpio_vtrip_sel[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3506140 ) ( 280 * ) ;
   - gpio_in_h[11] ( PIN gpio_in_h[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3508690 ) ( 3168750 * ) ;
   - gpio_loopback_one[11] ( PIN gpio_loopback_one[11] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3515180 ) ( 3167950 * ) ;
   - gpio_out[26] ( PIN gpio_out[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3515340 ) ( 280 * ) ;
   - gpio_holdover[26] ( PIN gpio_holdover[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3518100 ) ( 280 * ) ;
   - gpio_dm2[26] ( PIN gpio_dm2[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3521320 ) ( 280 * ) ;
   - gpio_analog_sel[26] ( PIN gpio_analog_sel[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3524540 ) ( 280 * ) ;
   - gpio_loopback_zero[11] ( PIN gpio_loopback_zero[11] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3525190 ) ( 3167950 * ) ;
   - gpio_inp_dis[26] ( PIN gpio_inp_dis[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3536960 ) ( 280 * ) ;
   - gpio_analog_pol[26] ( PIN gpio_analog_pol[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3539720 ) ( 280 * ) ;
   - gpio_dm0[26] ( PIN gpio_dm0[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3542940 ) ( 280 * ) ;
   - gpio_analog_en[26] ( PIN gpio_analog_en[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3546160 ) ( 280 * ) ;
   - analog_noesd_io[26] ( PIN analog_noesd_io[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3548920 ) ( 280 * ) ;
   - gpio_dm1[26] ( PIN gpio_dm1[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3552140 ) ( 280 * ) ;
   - analog_io[26] ( PIN analog_io[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3558120 ) ( 280 * ) ;
   - gpio_slow_sel[26] ( PIN gpio_slow_sel[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3561340 ) ( 280 * ) ;
   - gpio_in[26] ( PIN gpio_in[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3570540 ) ( 280 * ) ;
   - gpio_in[12] ( PIN gpio_in[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3660090 ) ( 3168750 * ) ;
   - gpio_slow_sel[12] ( PIN gpio_slow_sel[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3669290 ) ( 3168750 * ) ;
   - analog_io[12] ( PIN analog_io[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3672510 ) ( 3168750 * ) ;
   - gpio_loopback_zero[25] ( PIN gpio_loopback_zero[25] )
      + ROUTED met3  ( -1170 3673370 ) ( 130 * ) ;
   - gpio_dm1[12] ( PIN gpio_dm1[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3678490 ) ( 3168750 * ) ;
   - analog_noesd_io[12] ( PIN analog_noesd_io[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3681710 ) ( 3168750 * ) ;
   - gpio_loopback_one[25] ( PIN gpio_loopback_one[25] )
      + ROUTED met3  ( -1170 3683370 ) ( 130 * ) ;
   - gpio_analog_en[12] ( PIN gpio_analog_en[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3684470 ) ( 3168750 * ) ;
   - gpio_dm0[12] ( PIN gpio_dm0[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3687690 ) ( 3168750 * ) ;
   - gpio_analog_pol[12] ( PIN gpio_analog_pol[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3690910 ) ( 3168750 * ) ;
   - gpio_inp_dis[12] ( PIN gpio_inp_dis[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3693670 ) ( 3168750 * ) ;
   - gpio_analog_sel[12] ( PIN gpio_analog_sel[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3706090 ) ( 3168750 * ) ;
   - gpio_dm2[12] ( PIN gpio_dm2[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3709310 ) ( 3168750 * ) ;
   - gpio_holdover[12] ( PIN gpio_holdover[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3712530 ) ( 3168750 * ) ;
   - gpio_in_h[25] ( PIN gpio_in_h[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3712940 ) ( 280 * ) ;
   - gpio_out[12] ( PIN gpio_out[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3715290 ) ( 3168750 * ) ;
   - gpio_oeb[25] ( PIN gpio_oeb[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3715700 ) ( 280 * ) ;
   - gpio_ib_mode_sel[25] ( PIN gpio_ib_mode_sel[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3718920 ) ( 280 * ) ;
   - gpio_vtrip_sel[25] ( PIN gpio_vtrip_sel[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3722140 ) ( 280 * ) ;
   - gpio_vtrip_sel[12] ( PIN gpio_vtrip_sel[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3724490 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[12] ( PIN gpio_ib_mode_sel[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3727710 ) ( 3168750 * ) ;
   - gpio_oeb[12] ( PIN gpio_oeb[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3730930 ) ( 3168750 * ) ;
   - gpio_out[25] ( PIN gpio_out[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3731340 ) ( 280 * ) ;
   - gpio_in_h[12] ( PIN gpio_in_h[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3733690 ) ( 3168750 * ) ;
   - gpio_holdover[25] ( PIN gpio_holdover[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3734100 ) ( 280 * ) ;
   - gpio_dm2[25] ( PIN gpio_dm2[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3737320 ) ( 280 * ) ;
   - gpio_loopback_one[12] ( PIN gpio_loopback_one[12] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3740180 ) ( 3167950 * ) ;
   - gpio_analog_sel[25] ( PIN gpio_analog_sel[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3740540 ) ( 280 * ) ;
   - gpio_loopback_zero[12] ( PIN gpio_loopback_zero[12] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3750190 ) ( 3167950 * ) ;
   - gpio_inp_dis[25] ( PIN gpio_inp_dis[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3752960 ) ( 280 * ) ;
   - gpio_analog_pol[25] ( PIN gpio_analog_pol[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3755720 ) ( 280 * ) ;
   - gpio_dm0[25] ( PIN gpio_dm0[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3758940 ) ( 280 * ) ;
   - gpio_analog_en[25] ( PIN gpio_analog_en[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3762160 ) ( 280 * ) ;
   - analog_noesd_io[25] ( PIN analog_noesd_io[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3764920 ) ( 280 * ) ;
   - gpio_dm1[25] ( PIN gpio_dm1[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3768140 ) ( 280 * ) ;
   - analog_io[25] ( PIN analog_io[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3774120 ) ( 280 * ) ;
   - gpio_slow_sel[25] ( PIN gpio_slow_sel[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3777340 ) ( 280 * ) ;
   - gpio_in[25] ( PIN gpio_in[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3786540 ) ( 280 * ) ;
   - vdda1_uq1 ( PIN vdda1_uq1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 3882025 ) ( * 3905925 ) ;
   - vdda1_uq2 ( PIN vdda1_uq2 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 3931920 ) ( * 3955820 ) ;
   - vssa2_uq0 ( PIN vssa2_uq0 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 3927810 ) ( * 3951710 ) ;
   - vssa2 ( PIN vssa2 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 3977705 ) ( * 4001605 ) ;
   - gpio_in[13] ( PIN gpio_in[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4106090 ) ( 3168750 * ) ;
   - gpio_slow_sel[13] ( PIN gpio_slow_sel[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4115290 ) ( 3168750 * ) ;
   - analog_io[13] ( PIN analog_io[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4118510 ) ( 3168750 * ) ;
   - gpio_dm1[13] ( PIN gpio_dm1[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4124490 ) ( 3168750 * ) ;
   - analog_noesd_io[13] ( PIN analog_noesd_io[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4127710 ) ( 3168750 * ) ;
   - gpio_analog_en[13] ( PIN gpio_analog_en[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4130470 ) ( 3168750 * ) ;
   - gpio_dm0[13] ( PIN gpio_dm0[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4133690 ) ( 3168750 * ) ;
   - gpio_analog_pol[13] ( PIN gpio_analog_pol[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4136910 ) ( 3168750 * ) ;
   - gpio_inp_dis[13] ( PIN gpio_inp_dis[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4139670 ) ( 3168750 * ) ;
   - gpio_analog_sel[13] ( PIN gpio_analog_sel[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4152090 ) ( 3168750 * ) ;
   - gpio_dm2[13] ( PIN gpio_dm2[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4155310 ) ( 3168750 * ) ;
   - gpio_holdover[13] ( PIN gpio_holdover[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4158530 ) ( 3168750 * ) ;
   - gpio_out[13] ( PIN gpio_out[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4161290 ) ( 3168750 * ) ;
   - vddio_uq1 ( PIN vddio_uq1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 4138810 ) ( * 4162710 ) ;
   - gpio_vtrip_sel[13] ( PIN gpio_vtrip_sel[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4170490 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[13] ( PIN gpio_ib_mode_sel[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4173710 ) ( 3168750 * ) ;
   - gpio_oeb[13] ( PIN gpio_oeb[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4176930 ) ( 3168750 * ) ;
   - gpio_in_h[13] ( PIN gpio_in_h[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4179690 ) ( 3168750 * ) ;
   - gpio_loopback_one[13] ( PIN gpio_loopback_one[13] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 4185180 ) ( 3167950 * ) ;
   - vddio_uq2 ( PIN vddio_uq2 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 4188705 ) ( * 4212605 ) ;
   - vccd1 ( PIN vccd1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 4327615 ) ( * 4351560 ) ;
   - vssd1_uq1 ( PIN vssd1_uq1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 4353055 ) ( * 4376365 ) ;
   - vccd2 ( PIN vccd2 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 4349815 ) ( * 4373815 ) ;
   - vccd1_uq1 ( PIN vccd1_uq1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 4377815 ) ( * 4401815 ) ;
   - vssd2_uq1 ( PIN vssd2_uq1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 4375265 ) ( * 4398575 ) ;
   - vccd2_uq1 ( PIN vccd2_uq1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 4400070 ) ( * 4424015 ) ;
   - gpio_loopback_zero[24] ( PIN gpio_loopback_zero[24] )
      + ROUTED met3  ( -1170 4523370 ) ( 130 * ) ;
   - gpio_loopback_one[24] ( PIN gpio_loopback_one[24] )
      + ROUTED met3  ( -1170 4533370 ) ( 130 * ) ;
   - gpio_in[14] ( PIN gpio_in[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4552090 ) ( 3168750 * ) ;
   - gpio_slow_sel[14] ( PIN gpio_slow_sel[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4561290 ) ( 3168750 * ) ;
   - gpio_in_h[24] ( PIN gpio_in_h[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4561940 ) ( 280 * ) ;
   - analog_io[14] ( PIN analog_io[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4564510 ) ( 3168750 * ) ;
   - gpio_oeb[24] ( PIN gpio_oeb[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4564700 ) ( 280 * ) ;
   - gpio_ib_mode_sel[24] ( PIN gpio_ib_mode_sel[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4567920 ) ( 280 * ) ;
   - gpio_dm1[14] ( PIN gpio_dm1[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4570490 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[24] ( PIN gpio_vtrip_sel[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4571140 ) ( 280 * ) ;
   - analog_noesd_io[14] ( PIN analog_noesd_io[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4573710 ) ( 3168750 * ) ;
   - gpio_analog_en[14] ( PIN gpio_analog_en[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4576470 ) ( 3168750 * ) ;
   - gpio_dm0[14] ( PIN gpio_dm0[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4579690 ) ( 3168750 * ) ;
   - gpio_out[24] ( PIN gpio_out[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4580340 ) ( 280 * ) ;
   - gpio_analog_pol[14] ( PIN gpio_analog_pol[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4582910 ) ( 3168750 * ) ;
   - gpio_holdover[24] ( PIN gpio_holdover[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4583100 ) ( 280 * ) ;
   - gpio_inp_dis[14] ( PIN gpio_inp_dis[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4585670 ) ( 3168750 * ) ;
   - gpio_dm2[24] ( PIN gpio_dm2[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4586320 ) ( 280 * ) ;
   - gpio_analog_sel[24] ( PIN gpio_analog_sel[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4589540 ) ( 280 * ) ;
   - gpio_analog_sel[14] ( PIN gpio_analog_sel[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4598090 ) ( 3168750 * ) ;
   - gpio_dm2[14] ( PIN gpio_dm2[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4601310 ) ( 3168750 * ) ;
   - gpio_inp_dis[24] ( PIN gpio_inp_dis[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4601960 ) ( 280 * ) ;
   - gpio_holdover[14] ( PIN gpio_holdover[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4604530 ) ( 3168750 * ) ;
   - gpio_analog_pol[24] ( PIN gpio_analog_pol[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4604720 ) ( 280 * ) ;
   - gpio_out[14] ( PIN gpio_out[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4607290 ) ( 3168750 * ) ;
   - gpio_dm0[24] ( PIN gpio_dm0[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4607940 ) ( 280 * ) ;
   - gpio_analog_en[24] ( PIN gpio_analog_en[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4611160 ) ( 280 * ) ;
   - analog_noesd_io[24] ( PIN analog_noesd_io[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4613920 ) ( 280 * ) ;
   - gpio_vtrip_sel[14] ( PIN gpio_vtrip_sel[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4616490 ) ( 3168750 * ) ;
   - gpio_dm1[24] ( PIN gpio_dm1[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4617140 ) ( 280 * ) ;
   - gpio_ib_mode_sel[14] ( PIN gpio_ib_mode_sel[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4619710 ) ( 3168750 * ) ;
   - gpio_oeb[14] ( PIN gpio_oeb[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4622930 ) ( 3168750 * ) ;
   - analog_io[24] ( PIN analog_io[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4623120 ) ( 280 * ) ;
   - gpio_in_h[14] ( PIN gpio_in_h[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4625690 ) ( 3168750 * ) ;
   - gpio_slow_sel[24] ( PIN gpio_slow_sel[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4626340 ) ( 280 * ) ;
   - gpio_loopback_one[14] ( PIN gpio_loopback_one[14] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 4635180 ) ( 3167950 * ) ;
   - gpio_in[24] ( PIN gpio_in[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4635540 ) ( 280 * ) ;
   - gpio_loopback_zero[14] ( PIN gpio_loopback_zero[14] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 4645190 ) ( 3167950 * ) ;
   - vssa1_uq1 ( PIN vssa1_uq1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 2717705 4767600 ) ( 2741605 * ) ;
   - vssa1_uq2 ( PIN vssa1_uq2 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 2667810 4767600 ) ( 2691710 * ) ;
   - vssio_uq1 ( PIN vssio_uq1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 1506705 4767600 ) ( 1530605 * ) ;
   - vssio_uq2 ( PIN vssio_uq2 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 1456810 4767600 ) ( 1480710 * ) ;
   - mask_rev[31] ( PIN mask_rev[31] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3060260 -1300 ) ( * 280 ) ;
   - mask_rev[30] ( PIN mask_rev[30] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3059140 -1300 ) ( * 280 ) ;
   - mask_rev[29] ( PIN mask_rev[29] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3058020 -1300 ) ( * 280 ) ;
   - mask_rev[28] ( PIN mask_rev[28] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3056900 -1300 ) ( * 280 ) ;
   - mask_rev[27] ( PIN mask_rev[27] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3055780 -1300 ) ( * 280 ) ;
   - mask_rev[26] ( PIN mask_rev[26] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3054660 -1300 ) ( * 280 ) ;
   - mask_rev[25] ( PIN mask_rev[25] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3053540 -1300 ) ( * 280 ) ;
   - mask_rev[24] ( PIN mask_rev[24] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3052420 -1300 ) ( * 280 ) ;
   - mask_rev[23] ( PIN mask_rev[23] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3051300 -1300 ) ( * 280 ) ;
   - mask_rev[22] ( PIN mask_rev[22] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3050180 -1300 ) ( * 280 ) ;
   - mask_rev[21] ( PIN mask_rev[21] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3049060 -1300 ) ( * 280 ) ;
   - mask_rev[20] ( PIN mask_rev[20] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3047940 -1300 ) ( * 280 ) ;
   - mask_rev[19] ( PIN mask_rev[19] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3046820 -1300 ) ( * 280 ) ;
   - mask_rev[18] ( PIN mask_rev[18] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3045700 -1300 ) ( * 280 ) ;
   - mask_rev[17] ( PIN mask_rev[17] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3044580 -1300 ) ( * 280 ) ;
   - mask_rev[16] ( PIN mask_rev[16] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3043460 -1300 ) ( * 280 ) ;
   - mask_rev[15] ( PIN mask_rev[15] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3042340 -1300 ) ( * 280 ) ;
   - mask_rev[14] ( PIN mask_rev[14] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3041220 -1300 ) ( * 280 ) ;
   - mask_rev[13] ( PIN mask_rev[13] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3040100 -1300 ) ( * 280 ) ;
   - mask_rev[12] ( PIN mask_rev[12] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3038980 -1300 ) ( * 280 ) ;
   - mask_rev[11] ( PIN mask_rev[11] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3037860 -1300 ) ( * 280 ) ;
   - mask_rev[10] ( PIN mask_rev[10] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3036740 -1300 ) ( * 280 ) ;
   - mask_rev[9] ( PIN mask_rev[9] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3035620 -1300 ) ( * 280 ) ;
   - mask_rev[8] ( PIN mask_rev[8] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3034500 -1300 ) ( * 280 ) ;
   - mask_rev[7] ( PIN mask_rev[7] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3033380 -1300 ) ( * 280 ) ;
   - mask_rev[6] ( PIN mask_rev[6] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3032260 -1300 ) ( * 280 ) ;
   - mask_rev[5] ( PIN mask_rev[5] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3031140 -1300 ) ( * 280 ) ;
   - mask_rev[4] ( PIN mask_rev[4] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3030020 -1300 ) ( * 280 ) ;
   - mask_rev[3] ( PIN mask_rev[3] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3028900 -1300 ) ( * 280 ) ;
   - mask_rev[2] ( PIN mask_rev[2] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3027780 -1300 ) ( * 280 ) ;
   - mask_rev[1] ( PIN mask_rev[1] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3026660 -1300 ) ( * 280 ) ;
   - mask_rev[0] ( PIN mask_rev[0] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3025540 -1300 ) ( * 280 ) ;
   - gpio_loopback_zero[43] ( PIN gpio_loopback_zero[43] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 2463305 -1300 ) ( * 280 ) ;
   - gpio_loopback_one[43] ( PIN gpio_loopback_one[43] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 2442030 -1300 ) ( * 280 ) ;
   - gpio_in_h[43] ( PIN gpio_in_h[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2438690 -2120 ) ( * 280 ) ;
   - gpio_oeb[43] ( PIN gpio_oeb[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2435930 -2120 ) ( * 280 ) ;
   - gpio_ib_mode_sel[43] ( PIN gpio_ib_mode_sel[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2432710 -2120 ) ( * 280 ) ;
   - gpio_vtrip_sel[43] ( PIN gpio_vtrip_sel[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2429490 -2120 ) ( * 280 ) ;
   - gpio_out[43] ( PIN gpio_out[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2420290 -2120 ) ( * 280 ) ;
   - gpio_holdover[43] ( PIN gpio_holdover[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2417530 -2120 ) ( * 280 ) ;
   - gpio_dm2[43] ( PIN gpio_dm2[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2414310 -2120 ) ( * 280 ) ;
   - gpio_analog_sel[43] ( PIN gpio_analog_sel[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2411090 -2120 ) ( * 280 ) ;
   - gpio_inp_dis[43] ( PIN gpio_inp_dis[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2398670 -2120 ) ( * 280 ) ;
   - gpio_analog_pol[43] ( PIN gpio_analog_pol[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2395910 -2120 ) ( * 280 ) ;
   - gpio_dm0[43] ( PIN gpio_dm0[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2392690 -2120 ) ( * 280 ) ;
   - gpio_analog_en[43] ( PIN gpio_analog_en[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2389470 -2120 ) ( * 280 ) ;
   - analog_noesd_io[43] ( PIN analog_noesd_io[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2386710 -2120 ) ( * 280 ) ;
   - gpio_dm1[43] ( PIN gpio_dm1[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2383490 -2120 ) ( * 280 ) ;
   - analog_io[43] ( PIN analog_io[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2377510 -2120 ) ( * 280 ) ;
   - gpio_slow_sel[43] ( PIN gpio_slow_sel[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2374290 -2120 ) ( * 280 ) ;
   - gpio_in[43] ( PIN gpio_in[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2365090 -2120 ) ( * 280 ) ;
   - gpio_loopback_zero[42] ( PIN gpio_loopback_zero[42] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 2189020 -1300 ) ( * 280 ) ;
   - gpio_loopback_one[42] ( PIN gpio_loopback_one[42] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 2168030 -1300 ) ( * 280 ) ;
   - gpio_in_h[42] ( PIN gpio_in_h[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2164690 -2120 ) ( * 280 ) ;
   - gpio_oeb[42] ( PIN gpio_oeb[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2161930 -2120 ) ( * 280 ) ;
   - gpio_ib_mode_sel[42] ( PIN gpio_ib_mode_sel[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2158710 -2120 ) ( * 280 ) ;
   - gpio_vtrip_sel[42] ( PIN gpio_vtrip_sel[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2155490 -2120 ) ( * 280 ) ;
   - gpio_out[42] ( PIN gpio_out[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2146290 -2120 ) ( * 280 ) ;
   - gpio_holdover[42] ( PIN gpio_holdover[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2143530 -2120 ) ( * 280 ) ;
   - gpio_dm2[42] ( PIN gpio_dm2[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2140310 -2120 ) ( * 280 ) ;
   - gpio_analog_sel[42] ( PIN gpio_analog_sel[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2137090 -2120 ) ( * 280 ) ;
   - gpio_inp_dis[42] ( PIN gpio_inp_dis[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2124670 -2120 ) ( * 280 ) ;
   - gpio_analog_pol[42] ( PIN gpio_analog_pol[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2121910 -2120 ) ( * 280 ) ;
   - gpio_dm0[42] ( PIN gpio_dm0[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2118690 -2120 ) ( * 280 ) ;
   - gpio_analog_en[42] ( PIN gpio_analog_en[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2115470 -2120 ) ( * 280 ) ;
   - analog_noesd_io[42] ( PIN analog_noesd_io[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2112710 -2120 ) ( * 280 ) ;
   - gpio_dm1[42] ( PIN gpio_dm1[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2109490 -2120 ) ( * 280 ) ;
   - analog_io[42] ( PIN analog_io[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2103510 -2120 ) ( * 280 ) ;
   - gpio_slow_sel[42] ( PIN gpio_slow_sel[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2100290 -2120 ) ( * 280 ) ;
   - gpio_in[42] ( PIN gpio_in[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2091090 -2120 ) ( * 280 ) ;
   - gpio_loopback_zero[41] ( PIN gpio_loopback_zero[41] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 1915020 -1300 ) ( * 280 ) ;
   - gpio_loopback_one[41] ( PIN gpio_loopback_one[41] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 1894030 -1300 ) ( * 280 ) ;
   - gpio_in_h[41] ( PIN gpio_in_h[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1890690 -2120 ) ( * 280 ) ;
   - gpio_oeb[41] ( PIN gpio_oeb[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1887930 -2120 ) ( * 280 ) ;
   - gpio_ib_mode_sel[41] ( PIN gpio_ib_mode_sel[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1884710 -2120 ) ( * 280 ) ;
   - gpio_vtrip_sel[41] ( PIN gpio_vtrip_sel[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1881490 -2120 ) ( * 280 ) ;
   - gpio_out[41] ( PIN gpio_out[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1872290 -2120 ) ( * 280 ) ;
   - gpio_holdover[41] ( PIN gpio_holdover[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1869530 -2120 ) ( * 280 ) ;
   - gpio_dm2[41] ( PIN gpio_dm2[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1866310 -2120 ) ( * 280 ) ;
   - gpio_analog_sel[41] ( PIN gpio_analog_sel[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1863090 -2120 ) ( * 280 ) ;
   - gpio_inp_dis[41] ( PIN gpio_inp_dis[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1850670 -2120 ) ( * 280 ) ;
   - gpio_analog_pol[41] ( PIN gpio_analog_pol[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1847910 -2120 ) ( * 280 ) ;
   - gpio_dm0[41] ( PIN gpio_dm0[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1844690 -2120 ) ( * 280 ) ;
   - gpio_analog_en[41] ( PIN gpio_analog_en[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1841470 -2120 ) ( * 280 ) ;
   - analog_noesd_io[41] ( PIN analog_noesd_io[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1838710 -2120 ) ( * 280 ) ;
   - gpio_dm1[41] ( PIN gpio_dm1[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1835490 -2120 ) ( * 280 ) ;
   - analog_io[41] ( PIN analog_io[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1829510 -2120 ) ( * 280 ) ;
   - gpio_slow_sel[41] ( PIN gpio_slow_sel[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1826290 -2120 ) ( * 280 ) ;
   - gpio_in[41] ( PIN gpio_in[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1817090 -2120 ) ( * 280 ) ;
   - gpio_loopback_zero[40] ( PIN gpio_loopback_zero[40] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 1640955 -1410 ) ( * 170 ) ;
   - gpio_loopback_one[40] ( PIN gpio_loopback_one[40] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 1620030 -1300 ) ( * 280 ) ;
   - gpio_in_h[40] ( PIN gpio_in_h[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1616690 -2120 ) ( * 280 ) ;
   - gpio_oeb[40] ( PIN gpio_oeb[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1613930 -2120 ) ( * 280 ) ;
   - gpio_ib_mode_sel[40] ( PIN gpio_ib_mode_sel[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1610710 -2120 ) ( * 280 ) ;
   - gpio_vtrip_sel[40] ( PIN gpio_vtrip_sel[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1607490 -2120 ) ( * 280 ) ;
   - gpio_out[40] ( PIN gpio_out[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1598290 -2120 ) ( * 280 ) ;
   - gpio_holdover[40] ( PIN gpio_holdover[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1595530 -2120 ) ( * 280 ) ;
   - gpio_dm2[40] ( PIN gpio_dm2[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1592310 -2120 ) ( * 280 ) ;
   - gpio_analog_sel[40] ( PIN gpio_analog_sel[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1589090 -2120 ) ( * 280 ) ;
   - gpio_inp_dis[40] ( PIN gpio_inp_dis[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1576670 -2120 ) ( * 280 ) ;
   - gpio_analog_pol[40] ( PIN gpio_analog_pol[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1573910 -2120 ) ( * 280 ) ;
   - gpio_dm0[40] ( PIN gpio_dm0[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1570690 -2120 ) ( * 280 ) ;
   - gpio_analog_en[40] ( PIN gpio_analog_en[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1567470 -2120 ) ( * 280 ) ;
   - analog_noesd_io[40] ( PIN analog_noesd_io[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1564710 -2120 ) ( * 280 ) ;
   - gpio_dm1[40] ( PIN gpio_dm1[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1561490 -2120 ) ( * 280 ) ;
   - analog_io[40] ( PIN analog_io[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1555510 -2120 ) ( * 280 ) ;
   - gpio_slow_sel[40] ( PIN gpio_slow_sel[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1552290 -2120 ) ( * 280 ) ;
   - gpio_in[40] ( PIN gpio_in[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1543090 -2120 ) ( * 280 ) ;
   - gpio_loopback_zero[39] ( PIN gpio_loopback_zero[39] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 1366930 -1300 ) ( * 280 ) ;
   - gpio_loopback_one[39] ( PIN gpio_loopback_one[39] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 1346030 -1300 ) ( * 280 ) ;
   - gpio_in_h[39] ( PIN gpio_in_h[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1342690 -2120 ) ( * 280 ) ;
   - gpio_oeb[39] ( PIN gpio_oeb[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1339930 -2120 ) ( * 280 ) ;
   - gpio_ib_mode_sel[39] ( PIN gpio_ib_mode_sel[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1336710 -2120 ) ( * 280 ) ;
   - gpio_vtrip_sel[39] ( PIN gpio_vtrip_sel[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1333490 -2120 ) ( * 280 ) ;
   - gpio_out[39] ( PIN gpio_out[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1324290 -2120 ) ( * 280 ) ;
   - gpio_holdover[39] ( PIN gpio_holdover[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1321530 -2120 ) ( * 280 ) ;
   - gpio_dm2[39] ( PIN gpio_dm2[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1318310 -2120 ) ( * 280 ) ;
   - gpio_analog_sel[39] ( PIN gpio_analog_sel[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1315090 -2120 ) ( * 280 ) ;
   - gpio_inp_dis[39] ( PIN gpio_inp_dis[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1302670 -2120 ) ( * 280 ) ;
   - gpio_analog_pol[39] ( PIN gpio_analog_pol[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1299910 -2120 ) ( * 280 ) ;
   - gpio_dm0[39] ( PIN gpio_dm0[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1296690 -2120 ) ( * 280 ) ;
   - gpio_analog_en[39] ( PIN gpio_analog_en[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1293470 -2120 ) ( * 280 ) ;
   - analog_noesd_io[39] ( PIN analog_noesd_io[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1290710 -2120 ) ( * 280 ) ;
   - gpio_dm1[39] ( PIN gpio_dm1[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1287490 -2120 ) ( * 280 ) ;
   - analog_io[39] ( PIN analog_io[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1281510 -2120 ) ( * 280 ) ;
   - gpio_slow_sel[39] ( PIN gpio_slow_sel[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1278290 -2120 ) ( * 280 ) ;
   - gpio_in[39] ( PIN gpio_in[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1269090 -2120 ) ( * 280 ) ;
   - gpio_loopback_zero[38] ( PIN gpio_loopback_zero[38] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 819085 -1295 ) ( * 285 ) ;
   - gpio_loopback_one[38] ( PIN gpio_loopback_one[38] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 803030 -1300 ) ( * 280 ) ;
   - gpio_in_h[38] ( PIN gpio_in_h[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 799690 -2120 ) ( * 280 ) ;
   - gpio_oeb[38] ( PIN gpio_oeb[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 796930 -2120 ) ( * 280 ) ;
   - gpio_ib_mode_sel[38] ( PIN gpio_ib_mode_sel[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 793710 -2120 ) ( * 280 ) ;
   - gpio_vtrip_sel[38] ( PIN gpio_vtrip_sel[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 790490 -2120 ) ( * 280 ) ;
   - gpio_out[38] ( PIN gpio_out[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 781290 -2120 ) ( * 280 ) ;
   - gpio_holdover[38] ( PIN gpio_holdover[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 778530 -2120 ) ( * 280 ) ;
   - gpio_dm2[38] ( PIN gpio_dm2[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 775310 -2120 ) ( * 280 ) ;
   - gpio_analog_sel[38] ( PIN gpio_analog_sel[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 772090 -2120 ) ( * 280 ) ;
   - gpio_inp_dis[38] ( PIN gpio_inp_dis[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 759670 -2120 ) ( * 280 ) ;
   - gpio_analog_pol[38] ( PIN gpio_analog_pol[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 756910 -2120 ) ( * 280 ) ;
   - gpio_dm1[38] ( PIN gpio_dm1[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 753690 -2120 ) ( * 280 ) ;
   - gpio_analog_en[38] ( PIN gpio_analog_en[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 750470 -2120 ) ( * -1370 )
      NEW met2 TAPERRULE met2_width_285  ( 750472.5 -1370 ) ( * 280 ) ;
   - analog_noesd_io[38] ( PIN analog_noesd_io[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 747710 -2120 ) ( * 280 ) ;
   - gpio_dm0[38] ( PIN gpio_dm0[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 744490 -2120 ) ( * 280 ) ;
   - analog_io[38] ( PIN analog_io[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 738510 -2120 ) ( * 280 ) ;
   - gpio_slow_sel[38] ( PIN gpio_slow_sel[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 735290 -2120 ) ( * 280 ) ;
   - gpio_in[38] ( PIN gpio_in[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 726090 -2120 ) ( * 280 ) ;
   - resetb_l ( PIN resetb_l )
      + ROUTED met2 TAPERRULE met2_width_280  ( 550960 -580 ) ( * 280 ) ;
   - resetb_h ( PIN resetb_h )
      + ROUTED met2 TAPERRULE met2_width_330  ( 498020 -450 ) ( * 280 ) ;
   - gpio_in[15] ( PIN gpio_in[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2994540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[15] ( PIN gpio_slow_sel[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2985340 4766350 ) ( * 4768750 ) ;
   - analog_io[15] ( PIN analog_io[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2982120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[15] ( PIN gpio_dm1[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2976140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[15] ( PIN analog_noesd_io[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2972920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[15] ( PIN gpio_analog_en[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2970160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[15] ( PIN gpio_dm0[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2966940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[15] ( PIN gpio_analog_pol[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2963720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[15] ( PIN gpio_inp_dis[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2960960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[15] ( PIN gpio_analog_sel[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2948540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[15] ( PIN gpio_dm2[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2945320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[15] ( PIN gpio_holdover[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2942100 4766350 ) ( * 4768750 ) ;
   - gpio_out[15] ( PIN gpio_out[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2939340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[15] ( PIN gpio_vtrip_sel[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2930140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[15] ( PIN gpio_ib_mode_sel[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2926920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[15] ( PIN gpio_oeb[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2923700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[15] ( PIN gpio_in_h[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2920940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[15] ( PIN gpio_loopback_one[15] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 2891642.5 4766350 ) ( * 4767950 ) ;
   - gpio_loopback_zero[15] ( PIN gpio_loopback_zero[15] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 2881637.5 4766350 ) ( * 4767950 ) ;
   - gpio_in[16] ( PIN gpio_in[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2485540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[16] ( PIN gpio_slow_sel[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2476340 4766350 ) ( * 4768750 ) ;
   - analog_io[16] ( PIN analog_io[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2473120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[16] ( PIN gpio_dm1[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2467140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[16] ( PIN analog_noesd_io[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2463920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[16] ( PIN gpio_analog_en[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2461160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[16] ( PIN gpio_dm0[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2457940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[16] ( PIN gpio_analog_pol[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2454720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[16] ( PIN gpio_inp_dis[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2451960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[16] ( PIN gpio_analog_sel[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2439540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[16] ( PIN gpio_dm2[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2436320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[16] ( PIN gpio_holdover[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2433100 4766350 ) ( * 4768750 ) ;
   - gpio_out[16] ( PIN gpio_out[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2430340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[16] ( PIN gpio_vtrip_sel[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2421140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[16] ( PIN gpio_ib_mode_sel[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2417920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[16] ( PIN gpio_oeb[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2414700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[16] ( PIN gpio_in_h[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2411940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[16] ( PIN gpio_loopback_one[16] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 2394642.5 4766350 ) ( * 4767950 ) ;
   - gpio_loopback_zero[16] ( PIN gpio_loopback_zero[16] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 2384637.5 4766350 ) ( * 4767950 ) ;
   - gpio_in[17] ( PIN gpio_in[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2228540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[17] ( PIN gpio_slow_sel[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2219340 4766350 ) ( * 4768750 ) ;
   - analog_io[17] ( PIN analog_io[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2216120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[17] ( PIN gpio_dm1[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2210140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[17] ( PIN analog_noesd_io[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2206920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[17] ( PIN gpio_analog_en[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2204160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[17] ( PIN gpio_dm0[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2200940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[17] ( PIN gpio_analog_pol[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2197720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[17] ( PIN gpio_inp_dis[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2194960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[17] ( PIN gpio_analog_sel[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2182540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[17] ( PIN gpio_dm2[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2179320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[17] ( PIN gpio_holdover[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2176100 4766350 ) ( * 4768750 ) ;
   - gpio_out[17] ( PIN gpio_out[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2173340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[17] ( PIN gpio_vtrip_sel[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2164140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[17] ( PIN gpio_ib_mode_sel[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2160920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[17] ( PIN gpio_oeb[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2157700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[17] ( PIN gpio_in_h[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2154940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[17] ( PIN gpio_loopback_one[17] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 2138642.5 4766350 ) ( * 4767950 ) ;
   - gpio_loopback_zero[17] ( PIN gpio_loopback_zero[17] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 2128637.5 4766350 ) ( * 4767950 ) ;
   - gpio_in[18] ( PIN gpio_in[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1783540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[18] ( PIN gpio_slow_sel[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1774340 4766350 ) ( * 4768750 ) ;
   - analog_io[18] ( PIN analog_io[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1771120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[18] ( PIN gpio_dm1[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1765140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[18] ( PIN analog_noesd_io[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1761920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[18] ( PIN gpio_analog_en[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1759160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[18] ( PIN gpio_dm0[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1755940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[18] ( PIN gpio_analog_pol[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1752720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[18] ( PIN gpio_inp_dis[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1749960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[18] ( PIN gpio_analog_sel[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1737540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[18] ( PIN gpio_dm2[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1734320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[18] ( PIN gpio_holdover[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1731100 4766350 ) ( * 4768750 ) ;
   - gpio_out[18] ( PIN gpio_out[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1728340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[18] ( PIN gpio_vtrip_sel[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1719140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[18] ( PIN gpio_ib_mode_sel[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1715920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[18] ( PIN gpio_oeb[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1712700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[18] ( PIN gpio_in_h[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1709940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[18] ( PIN gpio_loopback_one[18] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 1693642.5 4766350 ) ( * 4767950 ) ;
   - gpio_loopback_zero[18] ( PIN gpio_loopback_zero[18] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 1683637.5 4766350 ) ( * 4767950 ) ;
   - gpio_in[19] ( PIN gpio_in[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1274540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[19] ( PIN gpio_slow_sel[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1265340 4766350 ) ( * 4768750 ) ;
   - analog_io[19] ( PIN analog_io[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1262120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[19] ( PIN gpio_dm1[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1256140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[19] ( PIN analog_noesd_io[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1252920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[19] ( PIN gpio_analog_en[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1250160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[19] ( PIN gpio_dm0[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1246940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[19] ( PIN gpio_analog_pol[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1243720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[19] ( PIN gpio_inp_dis[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1240960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[19] ( PIN gpio_analog_sel[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1228540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[19] ( PIN gpio_dm2[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1225320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[19] ( PIN gpio_holdover[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1222100 4766350 ) ( * 4768750 ) ;
   - gpio_out[19] ( PIN gpio_out[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1219340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[19] ( PIN gpio_vtrip_sel[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1210140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[19] ( PIN gpio_ib_mode_sel[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1206920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[19] ( PIN gpio_oeb[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1203700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[19] ( PIN gpio_in_h[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1200940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[19] ( PIN gpio_loopback_one[19] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 1171642.5 4766350 ) ( * 4767950 ) ;
   - gpio_loopback_zero[19] ( PIN gpio_loopback_zero[19] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 1161637.5 4766350 ) ( * 4767950 ) ;
   - gpio_in[20] ( PIN gpio_in[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1016540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[20] ( PIN gpio_slow_sel[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1007340 4766350 ) ( * 4768750 ) ;
   - analog_io[20] ( PIN analog_io[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1004120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[20] ( PIN gpio_dm1[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 998140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[20] ( PIN analog_noesd_io[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 994920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[20] ( PIN gpio_analog_en[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 992160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[20] ( PIN gpio_dm0[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 988940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[20] ( PIN gpio_analog_pol[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 985720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[20] ( PIN gpio_inp_dis[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 982960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[20] ( PIN gpio_analog_sel[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 970540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[20] ( PIN gpio_dm2[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 967320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[20] ( PIN gpio_holdover[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 964100 4766350 ) ( * 4768750 ) ;
   - gpio_out[20] ( PIN gpio_out[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 961340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[20] ( PIN gpio_vtrip_sel[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 952140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[20] ( PIN gpio_ib_mode_sel[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 948920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[20] ( PIN gpio_oeb[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 945700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[20] ( PIN gpio_in_h[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 942940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[20] ( PIN gpio_loopback_one[20] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 915642.5 4766350 ) ( * 4767950 ) ;
   - gpio_loopback_zero[20] ( PIN gpio_loopback_zero[20] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 905637.5 4766350 ) ( * 4767950 ) ;
   - gpio_in[21] ( PIN gpio_in[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 759540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[21] ( PIN gpio_slow_sel[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 750340 4766350 ) ( * 4768750 ) ;
   - analog_io[21] ( PIN analog_io[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 747120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[21] ( PIN gpio_dm1[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 741140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[21] ( PIN analog_noesd_io[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 737920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[21] ( PIN gpio_analog_en[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 735160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[21] ( PIN gpio_dm0[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 731940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[21] ( PIN gpio_analog_pol[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 728720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[21] ( PIN gpio_inp_dis[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 725960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[21] ( PIN gpio_analog_sel[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 713540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[21] ( PIN gpio_dm2[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 710320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[21] ( PIN gpio_holdover[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 707100 4766350 ) ( * 4768750 ) ;
   - gpio_out[21] ( PIN gpio_out[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 704340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[21] ( PIN gpio_vtrip_sel[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 695140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[21] ( PIN gpio_ib_mode_sel[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 691920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[21] ( PIN gpio_oeb[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 688700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[21] ( PIN gpio_in_h[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 685940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[21] ( PIN gpio_loopback_one[21] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 659642.5 4766350 ) ( * 4767950 ) ;
   - gpio_loopback_zero[21] ( PIN gpio_loopback_zero[21] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 649637.5 4766350 ) ( * 4767950 ) ;
   - gpio_in[22] ( PIN gpio_in[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 502540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[22] ( PIN gpio_slow_sel[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 493340 4766350 ) ( * 4768750 ) ;
   - analog_io[22] ( PIN analog_io[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 490120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[22] ( PIN gpio_dm1[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 484140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[22] ( PIN analog_noesd_io[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 480920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[22] ( PIN gpio_analog_en[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 478160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[22] ( PIN gpio_dm0[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 474940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[22] ( PIN gpio_analog_pol[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 471720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[22] ( PIN gpio_inp_dis[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 468960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[22] ( PIN gpio_analog_sel[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 456540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[22] ( PIN gpio_dm2[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 453320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[22] ( PIN gpio_holdover[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 450100 4766350 ) ( * 4768750 ) ;
   - gpio_out[22] ( PIN gpio_out[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 447340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[22] ( PIN gpio_vtrip_sel[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 438140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[22] ( PIN gpio_ib_mode_sel[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 434920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[22] ( PIN gpio_oeb[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 431700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[22] ( PIN gpio_in_h[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 428940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[22] ( PIN gpio_loopback_one[22] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 403642.5 4766350 ) ( * 4767950 ) ;
   - gpio_loopback_zero[22] ( PIN gpio_loopback_zero[22] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 393637.5 4766350 ) ( * 4767950 ) ;
   - gpio_in[23] ( PIN gpio_in[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 245540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[23] ( PIN gpio_slow_sel[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 236340 4766350 ) ( * 4768750 ) ;
   - analog_io[23] ( PIN analog_io[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 233120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[23] ( PIN gpio_dm1[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 227140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[23] ( PIN analog_noesd_io[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 223920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[23] ( PIN gpio_analog_en[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 221160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[23] ( PIN gpio_dm0[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 217940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[23] ( PIN gpio_analog_pol[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 214720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[23] ( PIN gpio_inp_dis[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 211960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[23] ( PIN gpio_analog_sel[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 199540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[23] ( PIN gpio_dm2[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 196320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[23] ( PIN gpio_holdover[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 193100 4766350 ) ( * 4768750 ) ;
   - gpio_out[23] ( PIN gpio_out[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 190340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[23] ( PIN gpio_vtrip_sel[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 181140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[23] ( PIN gpio_ib_mode_sel[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 177920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[23] ( PIN gpio_oeb[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 174700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[23] ( PIN gpio_in_h[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 171940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[23] ( PIN gpio_loopback_one[23] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 147642.5 4766350 ) ( * 4767950 ) ;
   - gpio_loopback_zero[23] ( PIN gpio_loopback_zero[23] )
      + ROUTED met2 TAPERRULE met2_width_305  ( 137637.5 4766350 ) ( * 4767950 ) ;
END NETS

BLOCKAGES 1 ;
   - LAYER met3
      RECT ( 3166350 4195035 ) ( 3167950 4195345 ) ;
END BLOCKAGES

END DESIGN

