MacroModel pin core_t_ctr_reg_reg[2]/CLK  38.40ps 38.40ps 38.40ps 38.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  40.80ps 40.80ps 40.80ps 40.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  42.90ps 42.90ps 42.90ps 42.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  41.20ps 41.20ps 41.20ps 41.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  40.60ps 40.60ps 40.60ps 40.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  38.30ps 38.30ps 38.30ps 38.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  27.90ps 27.90ps 27.90ps 27.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  38.00ps 38.00ps 38.00ps 38.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  40.40ps 40.40ps 40.40ps 40.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  40.20ps 40.20ps 40.20ps 40.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  37.80ps 37.80ps 37.80ps 37.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  38.00ps 38.00ps 38.00ps 38.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  19.20ps 19.20ps 19.20ps 19.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  36.90ps 36.90ps 36.90ps 36.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  18.50ps 18.50ps 18.50ps 18.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  33.40ps 33.40ps 33.40ps 33.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  34.00ps 34.00ps 34.00ps 34.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  36.10ps 36.10ps 36.10ps 36.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  26.00ps 26.00ps 26.00ps 26.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  35.30ps 35.30ps 35.30ps 35.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  35.00ps 35.00ps 35.00ps 35.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  28.10ps 28.10ps 28.10ps 28.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  34.20ps 34.20ps 34.20ps 34.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  27.60ps 27.60ps 27.60ps 27.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  24.80ps 24.80ps 24.80ps 24.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  26.10ps 26.10ps 26.10ps 26.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  23.60ps 23.60ps 23.60ps 23.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  23.60ps 23.60ps 23.60ps 23.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  31.10ps 31.10ps 31.10ps 31.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  32.10ps 32.10ps 32.10ps 32.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  20.90ps 20.90ps 20.90ps 20.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  29.30ps 29.30ps 29.30ps 29.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  28.90ps 28.90ps 28.90ps 28.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  28.50ps 28.50ps 28.50ps 28.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  19.40ps 19.40ps 19.40ps 19.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  28.10ps 28.10ps 28.10ps 28.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  28.10ps 28.10ps 28.10ps 28.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  36.30ps 36.30ps 36.30ps 36.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  20.80ps 20.80ps 20.80ps 20.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  26.90ps 26.90ps 26.90ps 26.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  26.00ps 26.00ps 26.00ps 26.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  23.10ps 23.10ps 23.10ps 23.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  25.60ps 25.60ps 25.60ps 25.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  22.80ps 22.80ps 22.80ps 22.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  24.70ps 24.70ps 24.70ps 24.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  24.30ps 24.30ps 24.30ps 24.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  23.90ps 23.90ps 23.90ps 23.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  23.60ps 23.60ps 23.60ps 23.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  18.40ps 18.40ps 18.40ps 18.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  20.90ps 20.90ps 20.90ps 20.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  19.40ps 19.40ps 19.40ps 19.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  19.30ps 19.30ps 19.30ps 19.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  19.10ps 19.10ps 19.10ps 19.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  19.00ps 19.00ps 19.00ps 19.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  18.90ps 18.90ps 18.90ps 18.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  18.70ps 18.70ps 18.70ps 18.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  18.50ps 18.50ps 18.50ps 18.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  17.80ps 17.80ps 17.80ps 17.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  17.80ps 17.80ps 17.80ps 17.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  17.80ps 17.80ps 17.80ps 17.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  17.40ps 17.40ps 17.40ps 17.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  17.30ps 17.30ps 17.30ps 17.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  15.50ps 15.50ps 15.50ps 15.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  15.20ps 15.20ps 15.20ps 15.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  14.80ps 14.80ps 14.80ps 14.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  12.90ps 12.90ps 12.90ps 12.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  12.20ps 12.20ps 12.20ps 12.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  12.10ps 12.10ps 12.10ps 12.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  11.60ps 11.60ps 11.60ps 11.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  11.60ps 11.60ps 11.60ps 11.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  10.30ps 10.30ps 10.30ps 10.30ps 0pf view_tc
