<profile>

<section name = "Vitis HLS Report for 'complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'" level="0">
<item name = "Date">Sat Mar 11 12:57:25 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">complex_proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.213 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">20012, 20012, 0.200 ms, 0.200 ms, 20012, 20012, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- MAT_C_ROWS_INIT_MAT_C_COLS_INIT">20010, 20010, 12, 1, 1, 20000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 89, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 162, 153, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 207, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_7ns_9ns_15_1_1_U115">mul_7ns_9ns_15_1_1, 0, 0, 0, 51, 0</column>
<column name="urem_7ns_6ns_5_11_1_U116">urem_7ns_6ns_5_11_1, 0, 0, 162, 102, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_3ns_8ns_8ns_10_4_1_U117">mac_muladd_3ns_8ns_8ns_10_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln79_1_fu_766_p2">+, 0, 0, 20, 15, 1</column>
<column name="add_ln79_fu_778_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln81_fu_832_p2">+, 0, 0, 15, 8, 1</column>
<column name="icmp_ln79_fu_760_p2">icmp, 0, 0, 12, 15, 15</column>
<column name="icmp_ln81_fu_784_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="select_ln79_1_fu_798_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln79_fu_790_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_indvar_flatten63_load">9, 2, 15, 30</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 8, 16</column>
<column name="i_fu_174">9, 2, 7, 14</column>
<column name="indvar_flatten63_fu_178">9, 2, 15, 30</column>
<column name="j_fu_170">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln82_reg_964">10, 0, 10, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i_fu_174">7, 0, 7, 0</column>
<column name="indvar_flatten63_fu_178">15, 0, 15, 0</column>
<column name="j_fu_170">8, 0, 8, 0</column>
<column name="select_ln79_reg_939">8, 0, 8, 0</column>
<column name="tmp_reg_949">3, 0, 3, 0</column>
<column name="trunc_ln79_reg_969">5, 0, 5, 0</column>
<column name="add_ln82_reg_964">64, 32, 10, 0</column>
<column name="select_ln79_reg_939">64, 32, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, return value</column>
<column name="MatC_V_address0">out, 10, ap_memory, MatC_V, array</column>
<column name="MatC_V_ce0">out, 1, ap_memory, MatC_V, array</column>
<column name="MatC_V_we0">out, 1, ap_memory, MatC_V, array</column>
<column name="MatC_V_d0">out, 16, ap_memory, MatC_V, array</column>
<column name="MatC_V_1_address0">out, 10, ap_memory, MatC_V_1, array</column>
<column name="MatC_V_1_ce0">out, 1, ap_memory, MatC_V_1, array</column>
<column name="MatC_V_1_we0">out, 1, ap_memory, MatC_V_1, array</column>
<column name="MatC_V_1_d0">out, 16, ap_memory, MatC_V_1, array</column>
<column name="MatC_V_2_address0">out, 10, ap_memory, MatC_V_2, array</column>
<column name="MatC_V_2_ce0">out, 1, ap_memory, MatC_V_2, array</column>
<column name="MatC_V_2_we0">out, 1, ap_memory, MatC_V_2, array</column>
<column name="MatC_V_2_d0">out, 16, ap_memory, MatC_V_2, array</column>
<column name="MatC_V_3_address0">out, 10, ap_memory, MatC_V_3, array</column>
<column name="MatC_V_3_ce0">out, 1, ap_memory, MatC_V_3, array</column>
<column name="MatC_V_3_we0">out, 1, ap_memory, MatC_V_3, array</column>
<column name="MatC_V_3_d0">out, 16, ap_memory, MatC_V_3, array</column>
<column name="MatC_V_4_address0">out, 10, ap_memory, MatC_V_4, array</column>
<column name="MatC_V_4_ce0">out, 1, ap_memory, MatC_V_4, array</column>
<column name="MatC_V_4_we0">out, 1, ap_memory, MatC_V_4, array</column>
<column name="MatC_V_4_d0">out, 16, ap_memory, MatC_V_4, array</column>
<column name="MatC_V_5_address0">out, 10, ap_memory, MatC_V_5, array</column>
<column name="MatC_V_5_ce0">out, 1, ap_memory, MatC_V_5, array</column>
<column name="MatC_V_5_we0">out, 1, ap_memory, MatC_V_5, array</column>
<column name="MatC_V_5_d0">out, 16, ap_memory, MatC_V_5, array</column>
<column name="MatC_V_6_address0">out, 10, ap_memory, MatC_V_6, array</column>
<column name="MatC_V_6_ce0">out, 1, ap_memory, MatC_V_6, array</column>
<column name="MatC_V_6_we0">out, 1, ap_memory, MatC_V_6, array</column>
<column name="MatC_V_6_d0">out, 16, ap_memory, MatC_V_6, array</column>
<column name="MatC_V_7_address0">out, 10, ap_memory, MatC_V_7, array</column>
<column name="MatC_V_7_ce0">out, 1, ap_memory, MatC_V_7, array</column>
<column name="MatC_V_7_we0">out, 1, ap_memory, MatC_V_7, array</column>
<column name="MatC_V_7_d0">out, 16, ap_memory, MatC_V_7, array</column>
<column name="MatC_V_8_address0">out, 10, ap_memory, MatC_V_8, array</column>
<column name="MatC_V_8_ce0">out, 1, ap_memory, MatC_V_8, array</column>
<column name="MatC_V_8_we0">out, 1, ap_memory, MatC_V_8, array</column>
<column name="MatC_V_8_d0">out, 16, ap_memory, MatC_V_8, array</column>
<column name="MatC_V_9_address0">out, 10, ap_memory, MatC_V_9, array</column>
<column name="MatC_V_9_ce0">out, 1, ap_memory, MatC_V_9, array</column>
<column name="MatC_V_9_we0">out, 1, ap_memory, MatC_V_9, array</column>
<column name="MatC_V_9_d0">out, 16, ap_memory, MatC_V_9, array</column>
<column name="MatC_V_10_address0">out, 10, ap_memory, MatC_V_10, array</column>
<column name="MatC_V_10_ce0">out, 1, ap_memory, MatC_V_10, array</column>
<column name="MatC_V_10_we0">out, 1, ap_memory, MatC_V_10, array</column>
<column name="MatC_V_10_d0">out, 16, ap_memory, MatC_V_10, array</column>
<column name="MatC_V_11_address0">out, 10, ap_memory, MatC_V_11, array</column>
<column name="MatC_V_11_ce0">out, 1, ap_memory, MatC_V_11, array</column>
<column name="MatC_V_11_we0">out, 1, ap_memory, MatC_V_11, array</column>
<column name="MatC_V_11_d0">out, 16, ap_memory, MatC_V_11, array</column>
<column name="MatC_V_12_address0">out, 10, ap_memory, MatC_V_12, array</column>
<column name="MatC_V_12_ce0">out, 1, ap_memory, MatC_V_12, array</column>
<column name="MatC_V_12_we0">out, 1, ap_memory, MatC_V_12, array</column>
<column name="MatC_V_12_d0">out, 16, ap_memory, MatC_V_12, array</column>
<column name="MatC_V_13_address0">out, 10, ap_memory, MatC_V_13, array</column>
<column name="MatC_V_13_ce0">out, 1, ap_memory, MatC_V_13, array</column>
<column name="MatC_V_13_we0">out, 1, ap_memory, MatC_V_13, array</column>
<column name="MatC_V_13_d0">out, 16, ap_memory, MatC_V_13, array</column>
<column name="MatC_V_14_address0">out, 10, ap_memory, MatC_V_14, array</column>
<column name="MatC_V_14_ce0">out, 1, ap_memory, MatC_V_14, array</column>
<column name="MatC_V_14_we0">out, 1, ap_memory, MatC_V_14, array</column>
<column name="MatC_V_14_d0">out, 16, ap_memory, MatC_V_14, array</column>
<column name="MatC_V_15_address0">out, 10, ap_memory, MatC_V_15, array</column>
<column name="MatC_V_15_ce0">out, 1, ap_memory, MatC_V_15, array</column>
<column name="MatC_V_15_we0">out, 1, ap_memory, MatC_V_15, array</column>
<column name="MatC_V_15_d0">out, 16, ap_memory, MatC_V_15, array</column>
<column name="MatC_V_16_address0">out, 10, ap_memory, MatC_V_16, array</column>
<column name="MatC_V_16_ce0">out, 1, ap_memory, MatC_V_16, array</column>
<column name="MatC_V_16_we0">out, 1, ap_memory, MatC_V_16, array</column>
<column name="MatC_V_16_d0">out, 16, ap_memory, MatC_V_16, array</column>
<column name="MatC_V_17_address0">out, 10, ap_memory, MatC_V_17, array</column>
<column name="MatC_V_17_ce0">out, 1, ap_memory, MatC_V_17, array</column>
<column name="MatC_V_17_we0">out, 1, ap_memory, MatC_V_17, array</column>
<column name="MatC_V_17_d0">out, 16, ap_memory, MatC_V_17, array</column>
<column name="MatC_V_18_address0">out, 10, ap_memory, MatC_V_18, array</column>
<column name="MatC_V_18_ce0">out, 1, ap_memory, MatC_V_18, array</column>
<column name="MatC_V_18_we0">out, 1, ap_memory, MatC_V_18, array</column>
<column name="MatC_V_18_d0">out, 16, ap_memory, MatC_V_18, array</column>
<column name="MatC_V_19_address0">out, 10, ap_memory, MatC_V_19, array</column>
<column name="MatC_V_19_ce0">out, 1, ap_memory, MatC_V_19, array</column>
<column name="MatC_V_19_we0">out, 1, ap_memory, MatC_V_19, array</column>
<column name="MatC_V_19_d0">out, 16, ap_memory, MatC_V_19, array</column>
<column name="cMatC_V_address0">out, 10, ap_memory, cMatC_V, array</column>
<column name="cMatC_V_ce0">out, 1, ap_memory, cMatC_V, array</column>
<column name="cMatC_V_we0">out, 1, ap_memory, cMatC_V, array</column>
<column name="cMatC_V_d0">out, 16, ap_memory, cMatC_V, array</column>
<column name="cMatC_V_1_address0">out, 10, ap_memory, cMatC_V_1, array</column>
<column name="cMatC_V_1_ce0">out, 1, ap_memory, cMatC_V_1, array</column>
<column name="cMatC_V_1_we0">out, 1, ap_memory, cMatC_V_1, array</column>
<column name="cMatC_V_1_d0">out, 16, ap_memory, cMatC_V_1, array</column>
<column name="cMatC_V_2_address0">out, 10, ap_memory, cMatC_V_2, array</column>
<column name="cMatC_V_2_ce0">out, 1, ap_memory, cMatC_V_2, array</column>
<column name="cMatC_V_2_we0">out, 1, ap_memory, cMatC_V_2, array</column>
<column name="cMatC_V_2_d0">out, 16, ap_memory, cMatC_V_2, array</column>
<column name="cMatC_V_3_address0">out, 10, ap_memory, cMatC_V_3, array</column>
<column name="cMatC_V_3_ce0">out, 1, ap_memory, cMatC_V_3, array</column>
<column name="cMatC_V_3_we0">out, 1, ap_memory, cMatC_V_3, array</column>
<column name="cMatC_V_3_d0">out, 16, ap_memory, cMatC_V_3, array</column>
<column name="cMatC_V_4_address0">out, 10, ap_memory, cMatC_V_4, array</column>
<column name="cMatC_V_4_ce0">out, 1, ap_memory, cMatC_V_4, array</column>
<column name="cMatC_V_4_we0">out, 1, ap_memory, cMatC_V_4, array</column>
<column name="cMatC_V_4_d0">out, 16, ap_memory, cMatC_V_4, array</column>
<column name="cMatC_V_5_address0">out, 10, ap_memory, cMatC_V_5, array</column>
<column name="cMatC_V_5_ce0">out, 1, ap_memory, cMatC_V_5, array</column>
<column name="cMatC_V_5_we0">out, 1, ap_memory, cMatC_V_5, array</column>
<column name="cMatC_V_5_d0">out, 16, ap_memory, cMatC_V_5, array</column>
<column name="cMatC_V_6_address0">out, 10, ap_memory, cMatC_V_6, array</column>
<column name="cMatC_V_6_ce0">out, 1, ap_memory, cMatC_V_6, array</column>
<column name="cMatC_V_6_we0">out, 1, ap_memory, cMatC_V_6, array</column>
<column name="cMatC_V_6_d0">out, 16, ap_memory, cMatC_V_6, array</column>
<column name="cMatC_V_7_address0">out, 10, ap_memory, cMatC_V_7, array</column>
<column name="cMatC_V_7_ce0">out, 1, ap_memory, cMatC_V_7, array</column>
<column name="cMatC_V_7_we0">out, 1, ap_memory, cMatC_V_7, array</column>
<column name="cMatC_V_7_d0">out, 16, ap_memory, cMatC_V_7, array</column>
<column name="cMatC_V_8_address0">out, 10, ap_memory, cMatC_V_8, array</column>
<column name="cMatC_V_8_ce0">out, 1, ap_memory, cMatC_V_8, array</column>
<column name="cMatC_V_8_we0">out, 1, ap_memory, cMatC_V_8, array</column>
<column name="cMatC_V_8_d0">out, 16, ap_memory, cMatC_V_8, array</column>
<column name="cMatC_V_9_address0">out, 10, ap_memory, cMatC_V_9, array</column>
<column name="cMatC_V_9_ce0">out, 1, ap_memory, cMatC_V_9, array</column>
<column name="cMatC_V_9_we0">out, 1, ap_memory, cMatC_V_9, array</column>
<column name="cMatC_V_9_d0">out, 16, ap_memory, cMatC_V_9, array</column>
<column name="cMatC_V_10_address0">out, 10, ap_memory, cMatC_V_10, array</column>
<column name="cMatC_V_10_ce0">out, 1, ap_memory, cMatC_V_10, array</column>
<column name="cMatC_V_10_we0">out, 1, ap_memory, cMatC_V_10, array</column>
<column name="cMatC_V_10_d0">out, 16, ap_memory, cMatC_V_10, array</column>
<column name="cMatC_V_11_address0">out, 10, ap_memory, cMatC_V_11, array</column>
<column name="cMatC_V_11_ce0">out, 1, ap_memory, cMatC_V_11, array</column>
<column name="cMatC_V_11_we0">out, 1, ap_memory, cMatC_V_11, array</column>
<column name="cMatC_V_11_d0">out, 16, ap_memory, cMatC_V_11, array</column>
<column name="cMatC_V_12_address0">out, 10, ap_memory, cMatC_V_12, array</column>
<column name="cMatC_V_12_ce0">out, 1, ap_memory, cMatC_V_12, array</column>
<column name="cMatC_V_12_we0">out, 1, ap_memory, cMatC_V_12, array</column>
<column name="cMatC_V_12_d0">out, 16, ap_memory, cMatC_V_12, array</column>
<column name="cMatC_V_13_address0">out, 10, ap_memory, cMatC_V_13, array</column>
<column name="cMatC_V_13_ce0">out, 1, ap_memory, cMatC_V_13, array</column>
<column name="cMatC_V_13_we0">out, 1, ap_memory, cMatC_V_13, array</column>
<column name="cMatC_V_13_d0">out, 16, ap_memory, cMatC_V_13, array</column>
<column name="cMatC_V_14_address0">out, 10, ap_memory, cMatC_V_14, array</column>
<column name="cMatC_V_14_ce0">out, 1, ap_memory, cMatC_V_14, array</column>
<column name="cMatC_V_14_we0">out, 1, ap_memory, cMatC_V_14, array</column>
<column name="cMatC_V_14_d0">out, 16, ap_memory, cMatC_V_14, array</column>
<column name="cMatC_V_15_address0">out, 10, ap_memory, cMatC_V_15, array</column>
<column name="cMatC_V_15_ce0">out, 1, ap_memory, cMatC_V_15, array</column>
<column name="cMatC_V_15_we0">out, 1, ap_memory, cMatC_V_15, array</column>
<column name="cMatC_V_15_d0">out, 16, ap_memory, cMatC_V_15, array</column>
<column name="cMatC_V_16_address0">out, 10, ap_memory, cMatC_V_16, array</column>
<column name="cMatC_V_16_ce0">out, 1, ap_memory, cMatC_V_16, array</column>
<column name="cMatC_V_16_we0">out, 1, ap_memory, cMatC_V_16, array</column>
<column name="cMatC_V_16_d0">out, 16, ap_memory, cMatC_V_16, array</column>
<column name="cMatC_V_17_address0">out, 10, ap_memory, cMatC_V_17, array</column>
<column name="cMatC_V_17_ce0">out, 1, ap_memory, cMatC_V_17, array</column>
<column name="cMatC_V_17_we0">out, 1, ap_memory, cMatC_V_17, array</column>
<column name="cMatC_V_17_d0">out, 16, ap_memory, cMatC_V_17, array</column>
<column name="cMatC_V_18_address0">out, 10, ap_memory, cMatC_V_18, array</column>
<column name="cMatC_V_18_ce0">out, 1, ap_memory, cMatC_V_18, array</column>
<column name="cMatC_V_18_we0">out, 1, ap_memory, cMatC_V_18, array</column>
<column name="cMatC_V_18_d0">out, 16, ap_memory, cMatC_V_18, array</column>
<column name="cMatC_V_19_address0">out, 10, ap_memory, cMatC_V_19, array</column>
<column name="cMatC_V_19_ce0">out, 1, ap_memory, cMatC_V_19, array</column>
<column name="cMatC_V_19_we0">out, 1, ap_memory, cMatC_V_19, array</column>
<column name="cMatC_V_19_d0">out, 16, ap_memory, cMatC_V_19, array</column>
</table>
</item>
</section>
</profile>
