{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414193337771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414193337781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 24 18:28:57 2014 " "Processing started: Fri Oct 24 18:28:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414193337781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414193337781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414193337781 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414193338071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushbutton_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file pushbutton_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Found entity 1: PushButton_Debouncer" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/PushButton_Debouncer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414193338121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414193338121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/memory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414193338121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414193338121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32b " "Found entity 1: reg_32b" {  } { { "reg_32b.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/reg_32b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414193338131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414193338131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instaddgen.v 1 1 " "Found 1 design units, including 1 entities, in source file instaddgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project1 " "Found entity 1: Project1" {  } { { "InstAddGen.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/InstAddGen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414193338131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414193338131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414193338131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414193338131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file masterverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterVerilog " "Found entity 1: MasterVerilog" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414193338141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414193338141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/SevenSegmentDisplayDecoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414193338141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414193338141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputtohex.v 1 1 " "Found 1 design units, including 1 entities, in source file outputtohex.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputToHex " "Found entity 1: OutputToHex" {  } { { "OutputToHex.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/OutputToHex.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414193338141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414193338141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/RegisterFile.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414193338151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414193338151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionaddressgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionaddressgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "InstructionAddressGenerator.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/InstructionAddressGenerator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414193338151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414193338151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414193338151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414193338151 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DisplayMux.v(37) " "Verilog HDL information at DisplayMux.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414193338151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayMux " "Found entity 1: DisplayMux" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414193338151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414193338151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MasterVerilog " "Elaborating entity \"MasterVerilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414193338201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PushButton_Debouncer PushButton_Debouncer:debounceit " "Elaborating entity \"PushButton_Debouncer\" for hierarchy \"PushButton_Debouncer:debounceit\"" {  } { { "MasterVerilog.v" "debounceit" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PushButton_Debouncer.v(51) " "Verilog HDL assignment warning at PushButton_Debouncer.v(51): truncated value with size 32 to match size of target (16)" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/PushButton_Debouncer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414193338201 "|MasterVerilog|PushButton_Debouncer:debounceit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:aProcessor " "Elaborating entity \"Processor\" for hierarchy \"Processor:aProcessor\"" {  } { { "MasterVerilog.v" "aProcessor" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayMux Processor:aProcessor\|DisplayMux:displayAll " "Elaborating entity \"DisplayMux\" for hierarchy \"Processor:aProcessor\|DisplayMux:displayAll\"" {  } { { "Processor.v" "displayAll" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338221 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Display_Select DisplayMux.v(47) " "Verilog HDL Always Construct warning at DisplayMux.v(47): variable \"Display_Select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414193338221 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC DisplayMux.v(48) " "Verilog HDL Always Construct warning at DisplayMux.v(48): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414193338221 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR DisplayMux.v(49) " "Verilog HDL Always Construct warning at DisplayMux.v(49): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414193338221 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA DisplayMux.v(50) " "Verilog HDL Always Construct warning at DisplayMux.v(50): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414193338221 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RB DisplayMux.v(51) " "Verilog HDL Always Construct warning at DisplayMux.v(51): variable \"RB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414193338221 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RZ DisplayMux.v(52) " "Verilog HDL Always Construct warning at DisplayMux.v(52): variable \"RZ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414193338221 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RM DisplayMux.v(53) " "Verilog HDL Always Construct warning at DisplayMux.v(53): variable \"RM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414193338221 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RY DisplayMux.v(54) " "Verilog HDL Always Construct warning at DisplayMux.v(54): variable \"RY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414193338221 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HexDisplay32Bits DisplayMux.v(37) " "Verilog HDL Always Construct warning at DisplayMux.v(37): inferring latch(es) for variable \"HexDisplay32Bits\", which holds its previous value in one or more paths through the always construct" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414193338221 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:uROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:uROM\"" {  } { { "MasterVerilog.v" "uROM" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:uROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:uROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:uROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:uROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:uROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:uROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitializationFile.mif " "Parameter \"init_file\" = \"MemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338261 ""}  } { { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414193338261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cp91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cp91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cp91 " "Found entity 1: altsyncram_cp91" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414193338341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414193338341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cp91 ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated " "Elaborating entity \"altsyncram_cp91\" for hierarchy \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:uHEX0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:uHEX0\"" {  } { { "MasterVerilog.v" "uHEX0" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414193338341 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[0\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[1\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[2\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[3\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[4\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[5\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[6\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[7\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[8\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[9\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[10\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[11\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[12\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[13\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[14\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[15\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[16\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[17\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[18\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[19\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[20\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[21\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[22\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[23\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[24\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[25\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[26\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[27\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[28\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[29\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[30\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[31\] " "Synthesized away node \"ROM:uROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338441 "|MasterVerilog|ROM:uROM|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1414193338441 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1414193338441 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1414193338691 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] GND " "Pin \"green\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[8\] GND " "Pin \"red\[8\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[9\] GND " "Pin \"red\[9\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[10\] GND " "Pin \"red\[10\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[11\] GND " "Pin \"red\[11\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[12\] GND " "Pin \"red\[12\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[13\] GND " "Pin \"red\[13\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[14\] GND " "Pin \"red\[14\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[15\] GND " "Pin \"red\[15\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[16\] GND " "Pin \"red\[16\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[17\] GND " "Pin \"red\[17\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|red[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[0\] GND " "Pin \"Hex4\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[1\] GND " "Pin \"Hex4\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[2\] GND " "Pin \"Hex4\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[3\] GND " "Pin \"Hex4\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[4\] GND " "Pin \"Hex4\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[5\] GND " "Pin \"Hex4\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[6\] VCC " "Pin \"Hex4\[6\]\" is stuck at VCC" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[0\] GND " "Pin \"Hex5\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[1\] GND " "Pin \"Hex5\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[2\] GND " "Pin \"Hex5\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[3\] GND " "Pin \"Hex5\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[4\] GND " "Pin \"Hex5\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[5\] GND " "Pin \"Hex5\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[6\] VCC " "Pin \"Hex5\[6\]\" is stuck at VCC" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[0\] GND " "Pin \"Hex6\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[1\] GND " "Pin \"Hex6\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[2\] GND " "Pin \"Hex6\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[3\] GND " "Pin \"Hex6\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[4\] GND " "Pin \"Hex6\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[5\] GND " "Pin \"Hex6\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[6\] VCC " "Pin \"Hex6\[6\]\" is stuck at VCC" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[0\] GND " "Pin \"Hex7\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[1\] GND " "Pin \"Hex7\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[2\] GND " "Pin \"Hex7\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[3\] GND " "Pin \"Hex7\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[4\] GND " "Pin \"Hex7\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[5\] GND " "Pin \"Hex7\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[6\] VCC " "Pin \"Hex7\[6\]\" is stuck at VCC" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414193338741 "|MasterVerilog|Hex7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414193338741 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.map.smsg " "Generated suppressed messages file C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1414193338861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414193338981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193338981 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_27 " "No output dependent on input pin \"clk_27\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|clk_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50 " "No output dependent on input pin \"clk_50\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|clk_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|switch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[8\] " "No output dependent on input pin \"switch\[8\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|switch[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[9\] " "No output dependent on input pin \"switch\[9\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|switch[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[10\] " "No output dependent on input pin \"switch\[10\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|switch[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[11\] " "No output dependent on input pin \"switch\[11\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|switch[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[12\] " "No output dependent on input pin \"switch\[12\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|switch[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[13\] " "No output dependent on input pin \"switch\[13\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|switch[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[14\] " "No output dependent on input pin \"switch\[14\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|switch[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[15\] " "No output dependent on input pin \"switch\[15\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|switch[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[16\] " "No output dependent on input pin \"switch\[16\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|switch[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[17\] " "No output dependent on input pin \"switch\[17\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|switch[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushBut\[1\] " "No output dependent on input pin \"pushBut\[1\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|pushBut[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushBut\[3\] " "No output dependent on input pin \"pushBut\[3\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414193339031 "|MasterVerilog|pushBut[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1414193339031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414193339031 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414193339031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414193339031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414193339031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414193339071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 24 18:28:59 2014 " "Processing ended: Fri Oct 24 18:28:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414193339071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414193339071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414193339071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414193339071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414193340141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414193340141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 24 18:28:59 2014 " "Processing started: Fri Oct 24 18:28:59 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414193340141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1414193340141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1414193340151 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1414193340221 ""}
{ "Info" "0" "" "Project  = MasterVerilog_FPGA" {  } {  } 0 0 "Project  = MasterVerilog_FPGA" 0 0 "Fitter" 0 0 1414193340231 ""}
{ "Info" "0" "" "Revision = MasterVerilog" {  } {  } 0 0 "Revision = MasterVerilog" 0 0 "Fitter" 0 0 1414193340231 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1414193340301 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MasterVerilog EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MasterVerilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1414193340301 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1414193340331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1414193340331 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1414193340401 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1414193340411 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1414193340961 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1414193340961 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1414193340961 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1414193340961 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1414193340961 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1414193340961 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1414193340961 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MasterVerilog.sdc " "Synopsys Design Constraints File file not found: 'MasterVerilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1414193341221 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1414193341221 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1414193341221 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1414193341221 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1414193341221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1414193341221 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1414193341221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1414193341221 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1414193341221 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1414193341221 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1414193341221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1414193341221 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1414193341221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1414193341221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1414193341221 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1414193341221 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414193341281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1414193342861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414193342951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1414193342951 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1414193343191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414193343191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1414193343241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1414193344092 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1414193344092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414193344202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1414193344202 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1414193344202 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1414193344202 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1414193344212 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1414193344212 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "83 " "Found 83 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[0\] 0 " "Pin \"green\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[1\] 0 " "Pin \"green\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[2\] 0 " "Pin \"green\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[3\] 0 " "Pin \"green\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[4\] 0 " "Pin \"green\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[5\] 0 " "Pin \"green\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[6\] 0 " "Pin \"green\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[7\] 0 " "Pin \"green\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[8\] 0 " "Pin \"green\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[0\] 0 " "Pin \"red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[1\] 0 " "Pin \"red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[2\] 0 " "Pin \"red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[3\] 0 " "Pin \"red\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[4\] 0 " "Pin \"red\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[5\] 0 " "Pin \"red\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[6\] 0 " "Pin \"red\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[7\] 0 " "Pin \"red\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[8\] 0 " "Pin \"red\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[9\] 0 " "Pin \"red\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[10\] 0 " "Pin \"red\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[11\] 0 " "Pin \"red\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[12\] 0 " "Pin \"red\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[13\] 0 " "Pin \"red\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[14\] 0 " "Pin \"red\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[15\] 0 " "Pin \"red\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[16\] 0 " "Pin \"red\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[17\] 0 " "Pin \"red\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[0\] 0 " "Pin \"Hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[1\] 0 " "Pin \"Hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[2\] 0 " "Pin \"Hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[3\] 0 " "Pin \"Hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[4\] 0 " "Pin \"Hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[5\] 0 " "Pin \"Hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[6\] 0 " "Pin \"Hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[0\] 0 " "Pin \"Hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[1\] 0 " "Pin \"Hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[2\] 0 " "Pin \"Hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[3\] 0 " "Pin \"Hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[4\] 0 " "Pin \"Hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[5\] 0 " "Pin \"Hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[6\] 0 " "Pin \"Hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[0\] 0 " "Pin \"Hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[1\] 0 " "Pin \"Hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[2\] 0 " "Pin \"Hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[3\] 0 " "Pin \"Hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[4\] 0 " "Pin \"Hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[5\] 0 " "Pin \"Hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[6\] 0 " "Pin \"Hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[0\] 0 " "Pin \"Hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[1\] 0 " "Pin \"Hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[2\] 0 " "Pin \"Hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[3\] 0 " "Pin \"Hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[4\] 0 " "Pin \"Hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[5\] 0 " "Pin \"Hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[6\] 0 " "Pin \"Hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[0\] 0 " "Pin \"Hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[1\] 0 " "Pin \"Hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[2\] 0 " "Pin \"Hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[3\] 0 " "Pin \"Hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[4\] 0 " "Pin \"Hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[5\] 0 " "Pin \"Hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[6\] 0 " "Pin \"Hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[0\] 0 " "Pin \"Hex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[1\] 0 " "Pin \"Hex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[2\] 0 " "Pin \"Hex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[3\] 0 " "Pin \"Hex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[4\] 0 " "Pin \"Hex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[5\] 0 " "Pin \"Hex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[6\] 0 " "Pin \"Hex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[0\] 0 " "Pin \"Hex6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[1\] 0 " "Pin \"Hex6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[2\] 0 " "Pin \"Hex6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[3\] 0 " "Pin \"Hex6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[4\] 0 " "Pin \"Hex6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[5\] 0 " "Pin \"Hex6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[6\] 0 " "Pin \"Hex6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[0\] 0 " "Pin \"Hex7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[1\] 0 " "Pin \"Hex7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[2\] 0 " "Pin \"Hex7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[3\] 0 " "Pin \"Hex7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[4\] 0 " "Pin \"Hex7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[5\] 0 " "Pin \"Hex7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[6\] 0 " "Pin \"Hex7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1414193344222 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1414193344222 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1414193344322 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1414193344332 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1414193344442 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414193344782 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1414193344912 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.fit.smsg " "Generated suppressed messages file C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1414193345002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414193345162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 24 18:29:05 2014 " "Processing ended: Fri Oct 24 18:29:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414193345162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414193345162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414193345162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1414193345162 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1414193346072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414193346072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 24 18:29:05 2014 " "Processing started: Fri Oct 24 18:29:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414193346072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1414193346072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1414193346072 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1414193347472 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1414193347532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414193348072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 24 18:29:08 2014 " "Processing ended: Fri Oct 24 18:29:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414193348072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414193348072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414193348072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1414193348072 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1414193348642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1414193349102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414193349102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 24 18:29:08 2014 " "Processing started: Fri Oct 24 18:29:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414193349102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414193349102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_sta MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414193349102 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1414193349182 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414193349302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1414193349342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1414193349342 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MasterVerilog.sdc " "Synopsys Design Constraints File file not found: 'MasterVerilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1414193349422 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1414193349422 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1414193349422 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1414193349432 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1414193349432 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1414193349432 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1414193349442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414193349442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414193349442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414193349452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414193349452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414193349452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414193349452 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1414193349472 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1414193349472 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1414193349482 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1414193349482 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1414193349482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414193349482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414193349492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414193349492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414193349502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414193349502 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1414193349512 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1414193349552 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1414193349552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414193349612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 24 18:29:09 2014 " "Processing ended: Fri Oct 24 18:29:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414193349612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414193349612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414193349612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414193349612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414193350502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414193350502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 24 18:29:10 2014 " "Processing started: Fri Oct 24 18:29:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414193350502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414193350502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414193350502 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MasterVerilog.vho\", \"MasterVerilog_fast.vho MasterVerilog_vhd.sdo MasterVerilog_vhd_fast.sdo C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/simulation/modelsim/ simulation " "Generated files \"MasterVerilog.vho\", \"MasterVerilog_fast.vho\", \"MasterVerilog_vhd.sdo\" and \"MasterVerilog_vhd_fast.sdo\" in directory \"C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/ProcessorProjectCSC317/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1414193350862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "381 " "Peak virtual memory: 381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414193350912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 24 18:29:10 2014 " "Processing ended: Fri Oct 24 18:29:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414193350912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414193350912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414193350912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414193350912 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 129 s " "Quartus II Full Compilation was successful. 0 errors, 129 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414193351512 ""}
