{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555484378235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555484378235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 02:59:38 2019 " "Processing started: Wed Apr 17 02:59:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555484378235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555484378235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XGA_testpattern -c XGA_testpattern " "Command: quartus_map --read_settings_files=on --write_settings_files=off XGA_testpattern -c XGA_testpattern" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555484378235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555484378875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555484378875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xga_testpattern.v 1 1 " "Found 1 design units, including 1 entities, in source file xga_testpattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 XGA_testpattern " "Found entity 1: XGA_testpattern" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555484386271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555484386271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testclock.v 1 1 " "Found 1 design units, including 1 entities, in source file testclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 testclock " "Found entity 1: testclock" {  } { { "testclock.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/testclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555484386271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555484386271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.v 1 1 " "Found 1 design units, including 1 entities, in source file sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555484386286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555484386286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockgen " "Found entity 1: clockgen" {  } { { "clockgen.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/clockgen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555484386286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555484386286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen/clockgen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockgen_0002 " "Found entity 1: clockgen_0002" {  } { { "clockgen/clockgen_0002.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/clockgen/clockgen_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555484386286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555484386286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "XGA_testpattern " "Elaborating entity \"XGA_testpattern\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555484386349 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "banana1 XGA_testpattern.v(18) " "Verilog HDL or VHDL warning at XGA_testpattern.v(18): object \"banana1\" assigned a value but never read" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555484386380 "|XGA_testpattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "banana2 XGA_testpattern.v(19) " "Verilog HDL or VHDL warning at XGA_testpattern.v(19): object \"banana2\" assigned a value but never read" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555484386411 "|XGA_testpattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "banana3 XGA_testpattern.v(20) " "Verilog HDL or VHDL warning at XGA_testpattern.v(20): object \"banana3\" assigned a value but never read" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555484386443 "|XGA_testpattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "banana4 XGA_testpattern.v(21) " "Verilog HDL or VHDL warning at XGA_testpattern.v(21): object \"banana4\" assigned a value but never read" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555484386474 "|XGA_testpattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "banana5 XGA_testpattern.v(22) " "Verilog HDL or VHDL warning at XGA_testpattern.v(22): object \"banana5\" assigned a value but never read" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555484386489 "|XGA_testpattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "apple0 XGA_testpattern.v(23) " "Verilog HDL or VHDL warning at XGA_testpattern.v(23): object \"apple0\" assigned a value but never read" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555484386521 "|XGA_testpattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "apple1 XGA_testpattern.v(24) " "Verilog HDL or VHDL warning at XGA_testpattern.v(24): object \"apple1\" assigned a value but never read" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555484386568 "|XGA_testpattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "apple2 XGA_testpattern.v(25) " "Verilog HDL or VHDL warning at XGA_testpattern.v(25): object \"apple2\" assigned a value but never read" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555484386599 "|XGA_testpattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "apple3 XGA_testpattern.v(26) " "Verilog HDL or VHDL warning at XGA_testpattern.v(26): object \"apple3\" assigned a value but never read" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555484386614 "|XGA_testpattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "apple4 XGA_testpattern.v(27) " "Verilog HDL or VHDL warning at XGA_testpattern.v(27): object \"apple4\" assigned a value but never read" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555484386646 "|XGA_testpattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "apple5 XGA_testpattern.v(28) " "Verilog HDL or VHDL warning at XGA_testpattern.v(28): object \"apple5\" assigned a value but never read" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555484386677 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2560 0 2560 XGA_testpattern.v(32) " "Verilog HDL warning at XGA_testpattern.v(32): number of words (2560) in memory file does not match the number of elements in the address range \[0:2560\]" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1555484386693 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2560 0 2560 XGA_testpattern.v(33) " "Verilog HDL warning at XGA_testpattern.v(33): number of words (2560) in memory file does not match the number of elements in the address range \[0:2560\]" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1555484386708 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2560 0 2560 XGA_testpattern.v(34) " "Verilog HDL warning at XGA_testpattern.v(34): number of words (2560) in memory file does not match the number of elements in the address range \[0:2560\]" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1555484386708 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2560 0 2560 XGA_testpattern.v(35) " "Verilog HDL warning at XGA_testpattern.v(35): number of words (2560) in memory file does not match the number of elements in the address range \[0:2560\]" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 35 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1555484386708 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2560 0 2560 XGA_testpattern.v(36) " "Verilog HDL warning at XGA_testpattern.v(36): number of words (2560) in memory file does not match the number of elements in the address range \[0:2560\]" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 36 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1555484386708 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2560 0 2560 XGA_testpattern.v(37) " "Verilog HDL warning at XGA_testpattern.v(37): number of words (2560) in memory file does not match the number of elements in the address range \[0:2560\]" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 37 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1555484386724 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2560 0 2560 XGA_testpattern.v(38) " "Verilog HDL warning at XGA_testpattern.v(38): number of words (2560) in memory file does not match the number of elements in the address range \[0:2560\]" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1555484386724 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2560 0 2560 XGA_testpattern.v(39) " "Verilog HDL warning at XGA_testpattern.v(39): number of words (2560) in memory file does not match the number of elements in the address range \[0:2560\]" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 39 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1555484386724 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2560 0 2560 XGA_testpattern.v(40) " "Verilog HDL warning at XGA_testpattern.v(40): number of words (2560) in memory file does not match the number of elements in the address range \[0:2560\]" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 40 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1555484386724 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2560 0 2560 XGA_testpattern.v(41) " "Verilog HDL warning at XGA_testpattern.v(41): number of words (2560) in memory file does not match the number of elements in the address range \[0:2560\]" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 41 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1555484386724 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2560 0 2560 XGA_testpattern.v(42) " "Verilog HDL warning at XGA_testpattern.v(42): number of words (2560) in memory file does not match the number of elements in the address range \[0:2560\]" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1555484386739 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2560 0 2560 XGA_testpattern.v(43) " "Verilog HDL warning at XGA_testpattern.v(43): number of words (2560) in memory file does not match the number of elements in the address range \[0:2560\]" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 43 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1555484386739 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "banana1 XGA_testpattern.v(31) " "Verilog HDL warning at XGA_testpattern.v(31): initial value for variable banana1 should be constant" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1555484386786 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "banana2 XGA_testpattern.v(31) " "Verilog HDL warning at XGA_testpattern.v(31): initial value for variable banana2 should be constant" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1555484386786 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "banana3 XGA_testpattern.v(31) " "Verilog HDL warning at XGA_testpattern.v(31): initial value for variable banana3 should be constant" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1555484386786 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "banana4 XGA_testpattern.v(31) " "Verilog HDL warning at XGA_testpattern.v(31): initial value for variable banana4 should be constant" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1555484386786 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "banana5 XGA_testpattern.v(31) " "Verilog HDL warning at XGA_testpattern.v(31): initial value for variable banana5 should be constant" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1555484386786 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "apple0 XGA_testpattern.v(31) " "Verilog HDL warning at XGA_testpattern.v(31): initial value for variable apple0 should be constant" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1555484386786 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "apple1 XGA_testpattern.v(31) " "Verilog HDL warning at XGA_testpattern.v(31): initial value for variable apple1 should be constant" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1555484386786 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "apple2 XGA_testpattern.v(31) " "Verilog HDL warning at XGA_testpattern.v(31): initial value for variable apple2 should be constant" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1555484386786 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "apple3 XGA_testpattern.v(31) " "Verilog HDL warning at XGA_testpattern.v(31): initial value for variable apple3 should be constant" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1555484386786 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "apple4 XGA_testpattern.v(31) " "Verilog HDL warning at XGA_testpattern.v(31): initial value for variable apple4 should be constant" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1555484386786 "|XGA_testpattern"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "apple5 XGA_testpattern.v(31) " "Verilog HDL warning at XGA_testpattern.v(31): initial value for variable apple5 should be constant" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1555484386786 "|XGA_testpattern"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "banana0.data_a 0 XGA_testpattern.v(17) " "Net \"banana0.data_a\" at XGA_testpattern.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555484387083 "|XGA_testpattern"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "banana0.waddr_a 0 XGA_testpattern.v(17) " "Net \"banana0.waddr_a\" at XGA_testpattern.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555484387083 "|XGA_testpattern"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "banana0.we_a 0 XGA_testpattern.v(17) " "Net \"banana0.we_a\" at XGA_testpattern.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555484387083 "|XGA_testpattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N XGA_testpattern.v(10) " "Output port \"VGA_SYNC_N\" at XGA_testpattern.v(10) has no driver" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555484387099 "|XGA_testpattern"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockgen clockgen:gen " "Elaborating entity \"clockgen\" for hierarchy \"clockgen:gen\"" {  } { { "XGA_testpattern.v" "gen" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555484387177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockgen_0002 clockgen:gen\|clockgen_0002:clockgen_inst " "Elaborating entity \"clockgen_0002\" for hierarchy \"clockgen:gen\|clockgen_0002:clockgen_inst\"" {  } { { "clockgen.v" "clockgen_inst" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/clockgen.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555484387177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clockgen:gen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clockgen:gen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "clockgen/clockgen_0002.v" "altera_pll_i" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/clockgen/clockgen_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555484387208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555484387208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockgen:gen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clockgen:gen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "clockgen/clockgen_0002.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/clockgen/clockgen_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555484387208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockgen:gen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clockgen:gen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 75.000000 MHz " "Parameter \"output_clock_frequency0\" = \"75.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555484387208 ""}  } { { "clockgen/clockgen_0002.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/clockgen/clockgen_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555484387208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testclock testclock:test " "Elaborating entity \"testclock\" for hierarchy \"testclock:test\"" {  } { { "XGA_testpattern.v" "test" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555484387224 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..0\] testclock.v(5) " "Output port \"LEDR\[8..0\]\" at testclock.v(5) has no driver" {  } { { "testclock.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/testclock.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555484387224 "|XGA_testpattern|testclock:test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:syngen " "Elaborating entity \"sync\" for hierarchy \"sync:syngen\"" {  } { { "XGA_testpattern.v" "syngen" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555484387224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sync.v(43) " "Verilog HDL assignment warning at sync.v(43): truncated value with size 32 to match size of target (11)" {  } { { "sync.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/sync.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555484387224 "|XGA_testpattern|sync:syngen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sync.v(52) " "Verilog HDL assignment warning at sync.v(52): truncated value with size 32 to match size of target (10)" {  } { { "sync.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/sync.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555484387224 "|XGA_testpattern|sync:syngen"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "banana0 " "RAM logic \"banana0\" is uninferred due to asynchronous read logic" {  } { { "XGA_testpattern.v" "banana0" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555484387536 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1555484387536 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2561 C:/Users/Yunfei Guo/Desktop/testpattern/db/XGA_testpattern.ram0_XGA_testpattern_4c04c1ea.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (2561) in the Memory Initialization File \"C:/Users/Yunfei Guo/Desktop/testpattern/db/XGA_testpattern.ram0_XGA_testpattern_4c04c1ea.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1555484387552 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Yunfei Guo/Desktop/testpattern/db/XGA_testpattern.ram0_XGA_testpattern_4c04c1ea.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Yunfei Guo/Desktop/testpattern/db/XGA_testpattern.ram0_XGA_testpattern_4c04c1ea.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1555484387583 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555484389223 "|XGA_testpattern|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555484389223 "|XGA_testpattern|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555484389223 "|XGA_testpattern|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555484389223 "|XGA_testpattern|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555484389223 "|XGA_testpattern|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555484389223 "|XGA_testpattern|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555484389223 "|XGA_testpattern|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555484389223 "|XGA_testpattern|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555484389223 "|XGA_testpattern|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555484389223 "|XGA_testpattern|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555484389223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555484389317 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555484389692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555484389879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555484389879 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555484389989 "|XGA_testpattern|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555484389989 "|XGA_testpattern|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555484389989 "|XGA_testpattern|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555484389989 "|XGA_testpattern|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555484389989 "|XGA_testpattern|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555484389989 "|XGA_testpattern|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555484389989 "|XGA_testpattern|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555484389989 "|XGA_testpattern|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555484389989 "|XGA_testpattern|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555484389989 "|XGA_testpattern|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555484389989 "|XGA_testpattern|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555484389989 "|XGA_testpattern|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "XGA_testpattern.v" "" { Text "C:/Users/Yunfei Guo/Desktop/testpattern/XGA_testpattern.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555484389989 "|XGA_testpattern|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555484389989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1097 " "Implemented 1097 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555484389989 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555484389989 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1042 " "Implemented 1042 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555484389989 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1555484389989 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555484389989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555484390020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 02:59:50 2019 " "Processing ended: Wed Apr 17 02:59:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555484390020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555484390020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555484390020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555484390020 ""}
