// Seed: 1603968091
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    output tri id_5,
    output id_6,
    output id_7,
    input logic id_8,
    input id_9,
    input id_10,
    input logic id_11,
    input id_12,
    input wand id_13,
    output logic id_14,
    inout logic id_15,
    input id_16
);
  always begin
    id_6 = id_16;
  end
  assign id_5[1] = 1;
  logic id_17;
  assign id_5 = id_13;
endmodule
module module_1 (
    output logic id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output logic id_5,
    input id_6,
    output logic id_7,
    output logic id_8,
    output logic id_9,
    input id_10,
    input logic id_11,
    input logic id_12,
    input logic id_13,
    input logic id_14,
    input logic id_15,
    input logic id_16,
    input logic id_17
    , id_24,
    input logic id_18,
    output logic id_19,
    input logic id_20,
    input id_21,
    output id_22,
    input logic id_23
);
  logic id_25;
  type_46 id_26 (
      .id_0((1)),
      .id_1(1 - id_20),
      .id_2(1),
      .id_3(id_13),
      .id_4(id_21),
      .id_5(1)
  );
  logic id_27 = id_10;
endmodule
