// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_i1_AWVALID,
        m_axi_i1_AWREADY,
        m_axi_i1_AWADDR,
        m_axi_i1_AWID,
        m_axi_i1_AWLEN,
        m_axi_i1_AWSIZE,
        m_axi_i1_AWBURST,
        m_axi_i1_AWLOCK,
        m_axi_i1_AWCACHE,
        m_axi_i1_AWPROT,
        m_axi_i1_AWQOS,
        m_axi_i1_AWREGION,
        m_axi_i1_AWUSER,
        m_axi_i1_WVALID,
        m_axi_i1_WREADY,
        m_axi_i1_WDATA,
        m_axi_i1_WSTRB,
        m_axi_i1_WLAST,
        m_axi_i1_WID,
        m_axi_i1_WUSER,
        m_axi_i1_ARVALID,
        m_axi_i1_ARREADY,
        m_axi_i1_ARADDR,
        m_axi_i1_ARID,
        m_axi_i1_ARLEN,
        m_axi_i1_ARSIZE,
        m_axi_i1_ARBURST,
        m_axi_i1_ARLOCK,
        m_axi_i1_ARCACHE,
        m_axi_i1_ARPROT,
        m_axi_i1_ARQOS,
        m_axi_i1_ARREGION,
        m_axi_i1_ARUSER,
        m_axi_i1_RVALID,
        m_axi_i1_RREADY,
        m_axi_i1_RDATA,
        m_axi_i1_RLAST,
        m_axi_i1_RID,
        m_axi_i1_RFIFONUM,
        m_axi_i1_RUSER,
        m_axi_i1_RRESP,
        m_axi_i1_BVALID,
        m_axi_i1_BREADY,
        m_axi_i1_BRESP,
        m_axi_i1_BID,
        m_axi_i1_BUSER,
        input_ftmap,
        m_axi_w1_AWVALID,
        m_axi_w1_AWREADY,
        m_axi_w1_AWADDR,
        m_axi_w1_AWID,
        m_axi_w1_AWLEN,
        m_axi_w1_AWSIZE,
        m_axi_w1_AWBURST,
        m_axi_w1_AWLOCK,
        m_axi_w1_AWCACHE,
        m_axi_w1_AWPROT,
        m_axi_w1_AWQOS,
        m_axi_w1_AWREGION,
        m_axi_w1_AWUSER,
        m_axi_w1_WVALID,
        m_axi_w1_WREADY,
        m_axi_w1_WDATA,
        m_axi_w1_WSTRB,
        m_axi_w1_WLAST,
        m_axi_w1_WID,
        m_axi_w1_WUSER,
        m_axi_w1_ARVALID,
        m_axi_w1_ARREADY,
        m_axi_w1_ARADDR,
        m_axi_w1_ARID,
        m_axi_w1_ARLEN,
        m_axi_w1_ARSIZE,
        m_axi_w1_ARBURST,
        m_axi_w1_ARLOCK,
        m_axi_w1_ARCACHE,
        m_axi_w1_ARPROT,
        m_axi_w1_ARQOS,
        m_axi_w1_ARREGION,
        m_axi_w1_ARUSER,
        m_axi_w1_RVALID,
        m_axi_w1_RREADY,
        m_axi_w1_RDATA,
        m_axi_w1_RLAST,
        m_axi_w1_RID,
        m_axi_w1_RFIFONUM,
        m_axi_w1_RUSER,
        m_axi_w1_RRESP,
        m_axi_w1_BVALID,
        m_axi_w1_BREADY,
        m_axi_w1_BRESP,
        m_axi_w1_BID,
        m_axi_w1_BUSER,
        conv1_weights,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        conv1_biases,
        m_axi_i2_AWVALID,
        m_axi_i2_AWREADY,
        m_axi_i2_AWADDR,
        m_axi_i2_AWID,
        m_axi_i2_AWLEN,
        m_axi_i2_AWSIZE,
        m_axi_i2_AWBURST,
        m_axi_i2_AWLOCK,
        m_axi_i2_AWCACHE,
        m_axi_i2_AWPROT,
        m_axi_i2_AWQOS,
        m_axi_i2_AWREGION,
        m_axi_i2_AWUSER,
        m_axi_i2_WVALID,
        m_axi_i2_WREADY,
        m_axi_i2_WDATA,
        m_axi_i2_WSTRB,
        m_axi_i2_WLAST,
        m_axi_i2_WID,
        m_axi_i2_WUSER,
        m_axi_i2_ARVALID,
        m_axi_i2_ARREADY,
        m_axi_i2_ARADDR,
        m_axi_i2_ARID,
        m_axi_i2_ARLEN,
        m_axi_i2_ARSIZE,
        m_axi_i2_ARBURST,
        m_axi_i2_ARLOCK,
        m_axi_i2_ARCACHE,
        m_axi_i2_ARPROT,
        m_axi_i2_ARQOS,
        m_axi_i2_ARREGION,
        m_axi_i2_ARUSER,
        m_axi_i2_RVALID,
        m_axi_i2_RREADY,
        m_axi_i2_RDATA,
        m_axi_i2_RLAST,
        m_axi_i2_RID,
        m_axi_i2_RFIFONUM,
        m_axi_i2_RUSER,
        m_axi_i2_RRESP,
        m_axi_i2_BVALID,
        m_axi_i2_BREADY,
        m_axi_i2_BRESP,
        m_axi_i2_BID,
        m_axi_i2_BUSER,
        output_ftmap,
        grp_fu_561_p_din0,
        grp_fu_561_p_din1,
        grp_fu_561_p_opcode,
        grp_fu_561_p_dout0,
        grp_fu_561_p_ce,
        grp_fu_565_p_din0,
        grp_fu_565_p_din1,
        grp_fu_565_p_opcode,
        grp_fu_565_p_dout0,
        grp_fu_565_p_ce,
        grp_fu_569_p_din0,
        grp_fu_569_p_din1,
        grp_fu_569_p_opcode,
        grp_fu_569_p_dout0,
        grp_fu_569_p_ce,
        grp_fu_573_p_din0,
        grp_fu_573_p_din1,
        grp_fu_573_p_opcode,
        grp_fu_573_p_dout0,
        grp_fu_573_p_ce,
        grp_fu_577_p_din0,
        grp_fu_577_p_din1,
        grp_fu_577_p_opcode,
        grp_fu_577_p_dout0,
        grp_fu_577_p_ce,
        grp_fu_581_p_din0,
        grp_fu_581_p_din1,
        grp_fu_581_p_dout0,
        grp_fu_581_p_ce,
        grp_fu_585_p_din0,
        grp_fu_585_p_din1,
        grp_fu_585_p_dout0,
        grp_fu_585_p_ce,
        grp_fu_589_p_din0,
        grp_fu_589_p_din1,
        grp_fu_589_p_dout0,
        grp_fu_589_p_ce,
        grp_fu_593_p_din0,
        grp_fu_593_p_din1,
        grp_fu_593_p_dout0,
        grp_fu_593_p_ce,
        grp_fu_597_p_din0,
        grp_fu_597_p_din1,
        grp_fu_597_p_opcode,
        grp_fu_597_p_dout0,
        grp_fu_597_p_ce
);

parameter    ap_ST_fsm_state1 = 149'd1;
parameter    ap_ST_fsm_state2 = 149'd2;
parameter    ap_ST_fsm_state3 = 149'd4;
parameter    ap_ST_fsm_state4 = 149'd8;
parameter    ap_ST_fsm_state5 = 149'd16;
parameter    ap_ST_fsm_state6 = 149'd32;
parameter    ap_ST_fsm_state7 = 149'd64;
parameter    ap_ST_fsm_state8 = 149'd128;
parameter    ap_ST_fsm_state9 = 149'd256;
parameter    ap_ST_fsm_state10 = 149'd512;
parameter    ap_ST_fsm_state11 = 149'd1024;
parameter    ap_ST_fsm_state12 = 149'd2048;
parameter    ap_ST_fsm_state13 = 149'd4096;
parameter    ap_ST_fsm_state14 = 149'd8192;
parameter    ap_ST_fsm_state15 = 149'd16384;
parameter    ap_ST_fsm_state16 = 149'd32768;
parameter    ap_ST_fsm_state17 = 149'd65536;
parameter    ap_ST_fsm_state18 = 149'd131072;
parameter    ap_ST_fsm_state19 = 149'd262144;
parameter    ap_ST_fsm_state20 = 149'd524288;
parameter    ap_ST_fsm_state21 = 149'd1048576;
parameter    ap_ST_fsm_state22 = 149'd2097152;
parameter    ap_ST_fsm_state23 = 149'd4194304;
parameter    ap_ST_fsm_state24 = 149'd8388608;
parameter    ap_ST_fsm_state25 = 149'd16777216;
parameter    ap_ST_fsm_state26 = 149'd33554432;
parameter    ap_ST_fsm_state27 = 149'd67108864;
parameter    ap_ST_fsm_state28 = 149'd134217728;
parameter    ap_ST_fsm_state29 = 149'd268435456;
parameter    ap_ST_fsm_state30 = 149'd536870912;
parameter    ap_ST_fsm_state31 = 149'd1073741824;
parameter    ap_ST_fsm_state32 = 149'd2147483648;
parameter    ap_ST_fsm_state33 = 149'd4294967296;
parameter    ap_ST_fsm_state34 = 149'd8589934592;
parameter    ap_ST_fsm_state35 = 149'd17179869184;
parameter    ap_ST_fsm_state36 = 149'd34359738368;
parameter    ap_ST_fsm_state37 = 149'd68719476736;
parameter    ap_ST_fsm_state38 = 149'd137438953472;
parameter    ap_ST_fsm_state39 = 149'd274877906944;
parameter    ap_ST_fsm_state40 = 149'd549755813888;
parameter    ap_ST_fsm_state41 = 149'd1099511627776;
parameter    ap_ST_fsm_state42 = 149'd2199023255552;
parameter    ap_ST_fsm_state43 = 149'd4398046511104;
parameter    ap_ST_fsm_state44 = 149'd8796093022208;
parameter    ap_ST_fsm_state45 = 149'd17592186044416;
parameter    ap_ST_fsm_state46 = 149'd35184372088832;
parameter    ap_ST_fsm_state47 = 149'd70368744177664;
parameter    ap_ST_fsm_state48 = 149'd140737488355328;
parameter    ap_ST_fsm_state49 = 149'd281474976710656;
parameter    ap_ST_fsm_state50 = 149'd562949953421312;
parameter    ap_ST_fsm_state51 = 149'd1125899906842624;
parameter    ap_ST_fsm_state52 = 149'd2251799813685248;
parameter    ap_ST_fsm_state53 = 149'd4503599627370496;
parameter    ap_ST_fsm_state54 = 149'd9007199254740992;
parameter    ap_ST_fsm_state55 = 149'd18014398509481984;
parameter    ap_ST_fsm_state56 = 149'd36028797018963968;
parameter    ap_ST_fsm_state57 = 149'd72057594037927936;
parameter    ap_ST_fsm_state58 = 149'd144115188075855872;
parameter    ap_ST_fsm_state59 = 149'd288230376151711744;
parameter    ap_ST_fsm_state60 = 149'd576460752303423488;
parameter    ap_ST_fsm_state61 = 149'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 149'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 149'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 149'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 149'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 149'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 149'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 149'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 149'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 149'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 149'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 149'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 149'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 149'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 149'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 149'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 149'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 149'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 149'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 149'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 149'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 149'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 149'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 149'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 149'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 149'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 149'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 149'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 149'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 149'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 149'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 149'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 149'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 149'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 149'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 149'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 149'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 149'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 149'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 149'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 149'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 149'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 149'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 149'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 149'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 149'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 149'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 149'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 149'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 149'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 149'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 149'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 149'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 149'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 149'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 149'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 149'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 149'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 149'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 149'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 149'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 149'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 149'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 149'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 149'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 149'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 149'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 149'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 149'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 149'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 149'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 149'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 149'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 149'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 149'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 149'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 149'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 149'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 149'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 149'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 149'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 149'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 149'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 149'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 149'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 149'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 149'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 149'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 149'd356811923176489970264571492362373784095686656;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_i1_AWVALID;
input   m_axi_i1_AWREADY;
output  [63:0] m_axi_i1_AWADDR;
output  [0:0] m_axi_i1_AWID;
output  [31:0] m_axi_i1_AWLEN;
output  [2:0] m_axi_i1_AWSIZE;
output  [1:0] m_axi_i1_AWBURST;
output  [1:0] m_axi_i1_AWLOCK;
output  [3:0] m_axi_i1_AWCACHE;
output  [2:0] m_axi_i1_AWPROT;
output  [3:0] m_axi_i1_AWQOS;
output  [3:0] m_axi_i1_AWREGION;
output  [0:0] m_axi_i1_AWUSER;
output   m_axi_i1_WVALID;
input   m_axi_i1_WREADY;
output  [31:0] m_axi_i1_WDATA;
output  [3:0] m_axi_i1_WSTRB;
output   m_axi_i1_WLAST;
output  [0:0] m_axi_i1_WID;
output  [0:0] m_axi_i1_WUSER;
output   m_axi_i1_ARVALID;
input   m_axi_i1_ARREADY;
output  [63:0] m_axi_i1_ARADDR;
output  [0:0] m_axi_i1_ARID;
output  [31:0] m_axi_i1_ARLEN;
output  [2:0] m_axi_i1_ARSIZE;
output  [1:0] m_axi_i1_ARBURST;
output  [1:0] m_axi_i1_ARLOCK;
output  [3:0] m_axi_i1_ARCACHE;
output  [2:0] m_axi_i1_ARPROT;
output  [3:0] m_axi_i1_ARQOS;
output  [3:0] m_axi_i1_ARREGION;
output  [0:0] m_axi_i1_ARUSER;
input   m_axi_i1_RVALID;
output   m_axi_i1_RREADY;
input  [31:0] m_axi_i1_RDATA;
input   m_axi_i1_RLAST;
input  [0:0] m_axi_i1_RID;
input  [12:0] m_axi_i1_RFIFONUM;
input  [0:0] m_axi_i1_RUSER;
input  [1:0] m_axi_i1_RRESP;
input   m_axi_i1_BVALID;
output   m_axi_i1_BREADY;
input  [1:0] m_axi_i1_BRESP;
input  [0:0] m_axi_i1_BID;
input  [0:0] m_axi_i1_BUSER;
input  [63:0] input_ftmap;
output   m_axi_w1_AWVALID;
input   m_axi_w1_AWREADY;
output  [63:0] m_axi_w1_AWADDR;
output  [0:0] m_axi_w1_AWID;
output  [31:0] m_axi_w1_AWLEN;
output  [2:0] m_axi_w1_AWSIZE;
output  [1:0] m_axi_w1_AWBURST;
output  [1:0] m_axi_w1_AWLOCK;
output  [3:0] m_axi_w1_AWCACHE;
output  [2:0] m_axi_w1_AWPROT;
output  [3:0] m_axi_w1_AWQOS;
output  [3:0] m_axi_w1_AWREGION;
output  [0:0] m_axi_w1_AWUSER;
output   m_axi_w1_WVALID;
input   m_axi_w1_WREADY;
output  [31:0] m_axi_w1_WDATA;
output  [3:0] m_axi_w1_WSTRB;
output   m_axi_w1_WLAST;
output  [0:0] m_axi_w1_WID;
output  [0:0] m_axi_w1_WUSER;
output   m_axi_w1_ARVALID;
input   m_axi_w1_ARREADY;
output  [63:0] m_axi_w1_ARADDR;
output  [0:0] m_axi_w1_ARID;
output  [31:0] m_axi_w1_ARLEN;
output  [2:0] m_axi_w1_ARSIZE;
output  [1:0] m_axi_w1_ARBURST;
output  [1:0] m_axi_w1_ARLOCK;
output  [3:0] m_axi_w1_ARCACHE;
output  [2:0] m_axi_w1_ARPROT;
output  [3:0] m_axi_w1_ARQOS;
output  [3:0] m_axi_w1_ARREGION;
output  [0:0] m_axi_w1_ARUSER;
input   m_axi_w1_RVALID;
output   m_axi_w1_RREADY;
input  [31:0] m_axi_w1_RDATA;
input   m_axi_w1_RLAST;
input  [0:0] m_axi_w1_RID;
input  [12:0] m_axi_w1_RFIFONUM;
input  [0:0] m_axi_w1_RUSER;
input  [1:0] m_axi_w1_RRESP;
input   m_axi_w1_BVALID;
output   m_axi_w1_BREADY;
input  [1:0] m_axi_w1_BRESP;
input  [0:0] m_axi_w1_BID;
input  [0:0] m_axi_w1_BUSER;
input  [63:0] conv1_weights;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] conv1_biases;
output   m_axi_i2_AWVALID;
input   m_axi_i2_AWREADY;
output  [63:0] m_axi_i2_AWADDR;
output  [0:0] m_axi_i2_AWID;
output  [31:0] m_axi_i2_AWLEN;
output  [2:0] m_axi_i2_AWSIZE;
output  [1:0] m_axi_i2_AWBURST;
output  [1:0] m_axi_i2_AWLOCK;
output  [3:0] m_axi_i2_AWCACHE;
output  [2:0] m_axi_i2_AWPROT;
output  [3:0] m_axi_i2_AWQOS;
output  [3:0] m_axi_i2_AWREGION;
output  [0:0] m_axi_i2_AWUSER;
output   m_axi_i2_WVALID;
input   m_axi_i2_WREADY;
output  [31:0] m_axi_i2_WDATA;
output  [3:0] m_axi_i2_WSTRB;
output   m_axi_i2_WLAST;
output  [0:0] m_axi_i2_WID;
output  [0:0] m_axi_i2_WUSER;
output   m_axi_i2_ARVALID;
input   m_axi_i2_ARREADY;
output  [63:0] m_axi_i2_ARADDR;
output  [0:0] m_axi_i2_ARID;
output  [31:0] m_axi_i2_ARLEN;
output  [2:0] m_axi_i2_ARSIZE;
output  [1:0] m_axi_i2_ARBURST;
output  [1:0] m_axi_i2_ARLOCK;
output  [3:0] m_axi_i2_ARCACHE;
output  [2:0] m_axi_i2_ARPROT;
output  [3:0] m_axi_i2_ARQOS;
output  [3:0] m_axi_i2_ARREGION;
output  [0:0] m_axi_i2_ARUSER;
input   m_axi_i2_RVALID;
output   m_axi_i2_RREADY;
input  [31:0] m_axi_i2_RDATA;
input   m_axi_i2_RLAST;
input  [0:0] m_axi_i2_RID;
input  [12:0] m_axi_i2_RFIFONUM;
input  [0:0] m_axi_i2_RUSER;
input  [1:0] m_axi_i2_RRESP;
input   m_axi_i2_BVALID;
output   m_axi_i2_BREADY;
input  [1:0] m_axi_i2_BRESP;
input  [0:0] m_axi_i2_BID;
input  [0:0] m_axi_i2_BUSER;
input  [63:0] output_ftmap;
output  [31:0] grp_fu_561_p_din0;
output  [31:0] grp_fu_561_p_din1;
output  [1:0] grp_fu_561_p_opcode;
input  [31:0] grp_fu_561_p_dout0;
output   grp_fu_561_p_ce;
output  [31:0] grp_fu_565_p_din0;
output  [31:0] grp_fu_565_p_din1;
output  [1:0] grp_fu_565_p_opcode;
input  [31:0] grp_fu_565_p_dout0;
output   grp_fu_565_p_ce;
output  [31:0] grp_fu_569_p_din0;
output  [31:0] grp_fu_569_p_din1;
output  [1:0] grp_fu_569_p_opcode;
input  [31:0] grp_fu_569_p_dout0;
output   grp_fu_569_p_ce;
output  [31:0] grp_fu_573_p_din0;
output  [31:0] grp_fu_573_p_din1;
output  [1:0] grp_fu_573_p_opcode;
input  [31:0] grp_fu_573_p_dout0;
output   grp_fu_573_p_ce;
output  [31:0] grp_fu_577_p_din0;
output  [31:0] grp_fu_577_p_din1;
output  [1:0] grp_fu_577_p_opcode;
input  [31:0] grp_fu_577_p_dout0;
output   grp_fu_577_p_ce;
output  [31:0] grp_fu_581_p_din0;
output  [31:0] grp_fu_581_p_din1;
input  [31:0] grp_fu_581_p_dout0;
output   grp_fu_581_p_ce;
output  [31:0] grp_fu_585_p_din0;
output  [31:0] grp_fu_585_p_din1;
input  [31:0] grp_fu_585_p_dout0;
output   grp_fu_585_p_ce;
output  [31:0] grp_fu_589_p_din0;
output  [31:0] grp_fu_589_p_din1;
input  [31:0] grp_fu_589_p_dout0;
output   grp_fu_589_p_ce;
output  [31:0] grp_fu_593_p_din0;
output  [31:0] grp_fu_593_p_din1;
input  [31:0] grp_fu_593_p_dout0;
output   grp_fu_593_p_ce;
output  [31:0] grp_fu_597_p_din0;
output  [31:0] grp_fu_597_p_din1;
output  [4:0] grp_fu_597_p_opcode;
input  [0:0] grp_fu_597_p_dout0;
output   grp_fu_597_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_i1_ARVALID;
reg[63:0] m_axi_i1_ARADDR;
reg[31:0] m_axi_i1_ARLEN;
reg m_axi_i1_RREADY;
reg m_axi_w1_ARVALID;
reg[63:0] m_axi_w1_ARADDR;
reg m_axi_w1_RREADY;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;
reg m_axi_i2_AWVALID;
reg[63:0] m_axi_i2_AWADDR;
reg[0:0] m_axi_i2_AWID;
reg[31:0] m_axi_i2_AWLEN;
reg[2:0] m_axi_i2_AWSIZE;
reg[1:0] m_axi_i2_AWBURST;
reg[1:0] m_axi_i2_AWLOCK;
reg[3:0] m_axi_i2_AWCACHE;
reg[2:0] m_axi_i2_AWPROT;
reg[3:0] m_axi_i2_AWQOS;
reg[3:0] m_axi_i2_AWREGION;
reg[0:0] m_axi_i2_AWUSER;
reg m_axi_i2_WVALID;
reg[31:0] m_axi_i2_WDATA;
reg[3:0] m_axi_i2_WSTRB;
reg m_axi_i2_WLAST;
reg[0:0] m_axi_i2_WID;
reg[0:0] m_axi_i2_WUSER;
reg m_axi_i2_BREADY;

(* fsm_encoding = "none" *) reg   [148:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [10:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0;
reg   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce1;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q1;
reg   [10:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0;
reg   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_q1;
reg   [10:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0;
reg   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce1;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q1;
reg    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0;
wire   [31:0] p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_q0;
reg   [8:0] p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1;
reg    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1;
reg    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_we1;
reg   [31:0] p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_d1;
wire   [31:0] p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_q1;
reg    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0;
wire   [31:0] p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_q0;
reg   [8:0] p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1;
reg    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1;
reg    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_we1;
reg   [31:0] p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_d1;
wire   [31:0] p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_q1;
reg   [13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
reg   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1;
reg   [13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
reg   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1;
reg    i1_blk_n_AR;
wire    ap_CS_fsm_state4;
reg    i1_blk_n_R;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state57;
reg    w1_blk_n_AR;
wire    ap_CS_fsm_state103;
reg    w1_blk_n_R;
wire    ap_CS_fsm_state112;
wire    ap_CS_fsm_state114;
wire    ap_CS_fsm_state123;
reg   [0:0] exitcond24417_reg_2363;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state92;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_state127;
reg    i2_blk_n_AW;
wire    ap_CS_fsm_state129;
reg    i2_blk_n_B;
wire    ap_CS_fsm_state136;
reg   [0:0] icmp_ln134_reg_2423;
wire    ap_CS_fsm_state137;
wire    ap_CS_fsm_state144;
reg   [31:0] reg_773;
reg   [31:0] reg_777;
reg   [63:0] gmem_addr_reg_2103;
wire   [8:0] zext_ln130_fu_815_p1;
reg   [8:0] zext_ln130_reg_2115;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln28_fu_809_p2;
wire  signed [63:0] sext_ln91_fu_825_p1;
reg  signed [63:0] sext_ln91_reg_2121;
wire  signed [31:0] sext_ln87_fu_829_p1;
reg  signed [31:0] sext_ln87_reg_2127;
wire   [31:0] trunc_ln91_fu_833_p1;
reg   [31:0] trunc_ln91_reg_2133;
wire    ap_CS_fsm_state3;
reg   [63:0] i1_addr_reg_2138;
reg   [63:0] i1_addr_1_reg_2144;
wire   [31:0] left_fu_968_p1;
reg   [31:0] left_reg_2150;
wire   [31:0] right_fu_972_p1;
reg   [31:0] right_reg_2155;
wire   [10:0] trunc_ln99_fu_976_p1;
reg   [10:0] trunc_ln99_reg_2160;
wire    ap_CS_fsm_state14;
wire   [2:0] add_ln97_fu_1013_p2;
reg   [2:0] add_ln97_reg_2169;
wire   [0:0] icmp_ln97_fu_1007_p2;
wire   [7:0] empty_679_fu_1055_p2;
reg   [7:0] empty_679_reg_2182;
wire    ap_CS_fsm_state35;
wire   [8:0] arrayidx36612_sum_i_0_fu_1061_p2;
wire   [0:0] exitcond237_013_fu_1049_p2;
reg   [1:0] p_cast_reg_2192;
wire   [63:0] grp_fu_767_p2;
reg   [63:0] mul_ln99_1_reg_2196;
wire   [10:0] trunc_ln87_fu_1100_p1;
reg   [10:0] trunc_ln87_reg_2201;
reg   [63:0] i1_addr_2_reg_2210;
wire   [0:0] icmp_ln87_fu_1104_p2;
reg   [63:0] i1_addr_3_reg_2216;
wire   [31:0] left_1_fu_1269_p1;
reg   [31:0] left_1_reg_2222;
wire   [31:0] right_1_fu_1273_p1;
reg   [31:0] right_1_reg_2227;
wire   [2:0] add_ln97_1_fu_1309_p2;
reg   [2:0] add_ln97_1_reg_2235;
wire    ap_CS_fsm_state58;
wire   [0:0] icmp_ln97_1_fu_1303_p2;
wire   [7:0] empty_708_fu_1351_p2;
reg   [7:0] empty_708_reg_2248;
wire    ap_CS_fsm_state79;
wire   [8:0] arrayidx36612_sum_i_1_fu_1357_p2;
wire   [0:0] exitcond237_115_fu_1345_p2;
reg   [1:0] p_cast8_reg_2258;
wire   [63:0] add_ln87_fu_1389_p2;
wire   [5:0] trunc_ln129_fu_1426_p1;
reg   [5:0] trunc_ln129_reg_2270;
wire    ap_CS_fsm_state100;
wire   [0:0] tmp_528_fu_1418_p3;
wire   [0:0] trunc_ln114_fu_1440_p1;
reg   [0:0] trunc_ln114_reg_2276;
wire    ap_CS_fsm_state101;
wire   [3:0] add_ln114_1_fu_1454_p2;
reg   [3:0] add_ln114_1_reg_2283;
wire   [5:0] zext_ln114_2_fu_1489_p1;
reg   [5:0] zext_ln114_2_reg_2288;
wire   [0:0] icmp_ln114_fu_1448_p2;
wire   [63:0] empty_685_fu_1503_p2;
reg   [63:0] empty_685_reg_2294;
wire   [8:0] empty_687_fu_1529_p2;
reg   [8:0] empty_687_reg_2300;
wire    ap_CS_fsm_state102;
wire   [0:0] icmp_ln116_fu_1535_p2;
reg   [0:0] icmp_ln116_reg_2305;
wire   [8:0] tmp_526_fu_1551_p4;
reg   [8:0] tmp_526_reg_2309;
reg   [63:0] w1_addr_reg_2314;
reg   [8:0] p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81_reg_2320;
wire    ap_CS_fsm_state111;
reg   [8:0] p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81_reg_2325;
wire   [3:0] empty_691_fu_1611_p2;
reg   [3:0] empty_691_reg_2333;
wire   [8:0] empty_695_fu_1644_p2;
reg   [8:0] empty_695_reg_2338;
wire   [0:0] exitcond24316_fu_1605_p2;
reg   [63:0] w1_addr_1_reg_2346;
wire   [0:0] icmp_ln116_1_fu_1664_p2;
wire   [31:0] empty_692_fu_1690_p1;
reg   [31:0] empty_692_reg_2352;
wire   [8:0] empty_698_fu_1698_p2;
reg   [8:0] empty_698_reg_2358;
wire    ap_CS_fsm_state122;
wire   [0:0] exitcond24417_fu_1703_p2;
wire   [3:0] empty_699_fu_1709_p2;
reg   [3:0] empty_699_reg_2367;
reg   [8:0] p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82_reg_2372;
reg   [8:0] p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82_reg_2377;
wire   [31:0] empty_700_fu_1720_p1;
reg   [31:0] empty_700_reg_2382;
wire   [3:0] add_ln116_fu_1724_p2;
wire   [3:0] add_ln133_fu_1736_p2;
reg   [3:0] add_ln133_reg_2396;
wire    ap_CS_fsm_state126;
wire   [63:0] add_ln137_fu_1765_p2;
reg   [63:0] add_ln137_reg_2401;
wire   [0:0] icmp_ln133_fu_1730_p2;
wire   [8:0] sub_ln140_fu_1786_p2;
reg   [8:0] sub_ln140_reg_2407;
wire   [31:0] empty_702_fu_1792_p1;
reg   [31:0] empty_702_reg_2412;
wire   [6:0] trunc_ln140_fu_1796_p1;
reg   [6:0] trunc_ln140_reg_2418;
wire   [0:0] icmp_ln134_fu_1800_p2;
wire    ap_CS_fsm_state128;
wire   [6:0] add_ln134_1_fu_1810_p2;
reg   [6:0] add_ln134_1_reg_2427;
reg   [61:0] trunc_ln7_reg_2433;
wire   [63:0] add_ln137_4_fu_1927_p2;
reg   [63:0] add_ln137_4_reg_2439;
wire   [6:0] add_ln134_2_fu_1939_p2;
reg   [6:0] add_ln134_2_reg_2444;
wire   [0:0] icmp_ln134_1_fu_1945_p2;
reg   [0:0] icmp_ln134_1_reg_2450;
reg   [61:0] trunc_ln149_2_reg_2459;
wire   [4:0] add_ln134_fu_1970_p2;
reg   [4:0] add_ln134_reg_2465;
wire   [3:0] add_ln70_fu_1992_p2;
reg   [3:0] add_ln70_reg_2478;
wire    ap_CS_fsm_state145;
wire   [8:0] sub_ln75_fu_2014_p2;
reg   [8:0] sub_ln75_reg_2483;
wire   [0:0] icmp_ln70_fu_1986_p2;
wire   [6:0] trunc_ln75_fu_2020_p1;
reg   [6:0] trunc_ln75_reg_2488;
wire   [6:0] add_ln32_fu_2024_p2;
wire   [0:0] icmp_ln71_fu_2030_p2;
reg   [0:0] icmp_ln71_reg_2498;
wire    ap_CS_fsm_state146;
wire   [6:0] add_ln71_1_fu_2040_p2;
reg   [6:0] add_ln71_1_reg_2502;
wire   [6:0] trunc_ln75_1_fu_2046_p1;
reg   [6:0] trunc_ln75_1_reg_2507;
wire   [6:0] add_ln71_2_fu_2063_p2;
reg   [6:0] add_ln71_2_reg_2512;
wire    ap_CS_fsm_state147;
wire   [4:0] add_ln71_fu_2074_p2;
reg   [4:0] add_ln71_reg_2520;
wire   [0:0] icmp_ln71_1_fu_2068_p2;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_start;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_done;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_idle;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_ready;
wire   [8:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0;
wire   [8:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1;
wire   [8:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0;
wire   [8:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1;
wire   [13:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [13:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1;
wire   [10:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0;
wire   [10:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce1;
wire   [10:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0;
wire   [10:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce1;
wire   [10:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0;
wire   [10:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1;
wire   [13:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
wire   [13:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2525_p_din0;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2525_p_din1;
wire   [1:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2525_p_opcode;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2525_p_ce;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2529_p_din0;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2529_p_din1;
wire   [1:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2529_p_opcode;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2529_p_ce;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2533_p_din0;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2533_p_din1;
wire   [1:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2533_p_opcode;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2533_p_ce;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2537_p_din0;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2537_p_din1;
wire   [1:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2537_p_opcode;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2537_p_ce;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2541_p_din0;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2541_p_din1;
wire   [1:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2541_p_opcode;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2541_p_ce;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2545_p_din0;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2545_p_din1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2545_p_ce;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2549_p_din0;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2549_p_din1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2549_p_ce;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2553_p_din0;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2553_p_din1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2553_p_ce;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2557_p_din0;
wire   [31:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2557_p_din1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2557_p_ce;
wire    grp_conv1_Pipeline_RELU_fu_705_ap_start;
wire    grp_conv1_Pipeline_RELU_fu_705_ap_done;
wire    grp_conv1_Pipeline_RELU_fu_705_ap_idle;
wire    grp_conv1_Pipeline_RELU_fu_705_ap_ready;
wire   [13:0] grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [13:0] grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
wire   [31:0] grp_conv1_Pipeline_RELU_fu_705_grp_fu_2561_p_din0;
wire   [31:0] grp_conv1_Pipeline_RELU_fu_705_grp_fu_2561_p_din1;
wire   [4:0] grp_conv1_Pipeline_RELU_fu_705_grp_fu_2561_p_opcode;
wire    grp_conv1_Pipeline_RELU_fu_705_grp_fu_2561_p_ce;
wire   [31:0] grp_conv1_Pipeline_RELU_fu_705_grp_fu_2525_p_din0;
wire   [31:0] grp_conv1_Pipeline_RELU_fu_705_grp_fu_2525_p_din1;
wire   [1:0] grp_conv1_Pipeline_RELU_fu_705_grp_fu_2525_p_opcode;
wire    grp_conv1_Pipeline_RELU_fu_705_grp_fu_2525_p_ce;
wire    grp_conv1_Pipeline_3_fu_715_ap_start;
wire    grp_conv1_Pipeline_3_fu_715_ap_done;
wire    grp_conv1_Pipeline_3_fu_715_ap_idle;
wire    grp_conv1_Pipeline_3_fu_715_ap_ready;
wire    grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWVALID;
wire   [63:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWADDR;
wire   [0:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWID;
wire   [31:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWLEN;
wire   [2:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWSIZE;
wire   [1:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWBURST;
wire   [1:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWLOCK;
wire   [3:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWCACHE;
wire   [2:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWPROT;
wire   [3:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWQOS;
wire   [3:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWREGION;
wire   [0:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWUSER;
wire    grp_conv1_Pipeline_3_fu_715_m_axi_i2_WVALID;
wire   [31:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_WDATA;
wire   [3:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_WSTRB;
wire    grp_conv1_Pipeline_3_fu_715_m_axi_i2_WLAST;
wire   [0:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_WID;
wire   [0:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_WUSER;
wire    grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARVALID;
wire   [63:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARADDR;
wire   [0:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARID;
wire   [31:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARLEN;
wire   [2:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARSIZE;
wire   [1:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARBURST;
wire   [1:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARLOCK;
wire   [3:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARCACHE;
wire   [2:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARPROT;
wire   [3:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARQOS;
wire   [3:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARREGION;
wire   [0:0] grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARUSER;
wire    grp_conv1_Pipeline_3_fu_715_m_axi_i2_RREADY;
wire    grp_conv1_Pipeline_3_fu_715_m_axi_i2_BREADY;
wire   [13:0] grp_conv1_Pipeline_3_fu_715_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_conv1_Pipeline_3_fu_715_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire   [13:0] grp_conv1_Pipeline_3_fu_715_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_conv1_Pipeline_3_fu_715_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_conv1_Pipeline_RELU7_fu_727_ap_start;
wire    grp_conv1_Pipeline_RELU7_fu_727_ap_done;
wire    grp_conv1_Pipeline_RELU7_fu_727_ap_idle;
wire    grp_conv1_Pipeline_RELU7_fu_727_ap_ready;
wire   [13:0] grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [13:0] grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
wire   [31:0] grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2561_p_din0;
wire   [31:0] grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2561_p_din1;
wire   [4:0] grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2561_p_opcode;
wire    grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2561_p_ce;
wire   [31:0] grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2525_p_din0;
wire   [31:0] grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2525_p_din1;
wire   [1:0] grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2525_p_opcode;
wire    grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2525_p_ce;
wire    grp_conv1_Pipeline_5_fu_737_ap_start;
wire    grp_conv1_Pipeline_5_fu_737_ap_done;
wire    grp_conv1_Pipeline_5_fu_737_ap_idle;
wire    grp_conv1_Pipeline_5_fu_737_ap_ready;
wire    grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWVALID;
wire   [63:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWADDR;
wire   [0:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWID;
wire   [31:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWLEN;
wire   [2:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWSIZE;
wire   [1:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWBURST;
wire   [1:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWLOCK;
wire   [3:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWCACHE;
wire   [2:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWPROT;
wire   [3:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWQOS;
wire   [3:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWREGION;
wire   [0:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWUSER;
wire    grp_conv1_Pipeline_5_fu_737_m_axi_i2_WVALID;
wire   [31:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_WDATA;
wire   [3:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_WSTRB;
wire    grp_conv1_Pipeline_5_fu_737_m_axi_i2_WLAST;
wire   [0:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_WID;
wire   [0:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_WUSER;
wire    grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARVALID;
wire   [63:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARADDR;
wire   [0:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARID;
wire   [31:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARLEN;
wire   [2:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARSIZE;
wire   [1:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARBURST;
wire   [1:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARLOCK;
wire   [3:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARCACHE;
wire   [2:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARPROT;
wire   [3:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARQOS;
wire   [3:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARREGION;
wire   [0:0] grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARUSER;
wire    grp_conv1_Pipeline_5_fu_737_m_axi_i2_RREADY;
wire    grp_conv1_Pipeline_5_fu_737_m_axi_i2_BREADY;
wire   [13:0] grp_conv1_Pipeline_5_fu_737_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_conv1_Pipeline_5_fu_737_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire   [13:0] grp_conv1_Pipeline_5_fu_737_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_conv1_Pipeline_5_fu_737_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_conv1_Pipeline_BW_fu_749_ap_start;
wire    grp_conv1_Pipeline_BW_fu_749_ap_done;
wire    grp_conv1_Pipeline_BW_fu_749_ap_idle;
wire    grp_conv1_Pipeline_BW_fu_749_ap_ready;
wire   [13:0] grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [13:0] grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
wire    grp_conv1_Pipeline_BW8_fu_758_ap_start;
wire    grp_conv1_Pipeline_BW8_fu_758_ap_done;
wire    grp_conv1_Pipeline_BW8_fu_758_ap_idle;
wire    grp_conv1_Pipeline_BW8_fu_758_ap_ready;
wire   [13:0] grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [13:0] grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
reg  signed [63:0] bh_reg_527;
reg   [2:0] p_reg_539;
wire    ap_CS_fsm_state26;
reg   [7:0] loop_index_i_0_reg_550;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state47;
reg   [2:0] p_1_reg_561;
wire    ap_CS_fsm_state70;
reg   [7:0] loop_index_i_1_reg_572;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state91;
reg   [6:0] out_reg_583;
wire    ap_CS_fsm_state99;
reg   [3:0] bout_reg_595;
reg   [3:0] k_reg_606;
reg    ap_block_state123;
reg   [3:0] loop_index_0_i_reg_618;
wire    ap_CS_fsm_state110;
wire    ap_CS_fsm_state113;
reg   [3:0] loop_index_1_i_reg_629;
wire    ap_CS_fsm_state121;
wire    ap_CS_fsm_state124;
reg   [3:0] bout_1_reg_640;
reg    ap_block_state136;
wire    ap_CS_fsm_state125;
reg   [4:0] bh_2_reg_652;
reg   [3:0] o_2_reg_664;
reg    ap_block_state147_on_subcall_done;
reg   [4:0] h_reg_675;
wire    ap_CS_fsm_state149;
reg    grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_start_reg;
reg    grp_conv1_Pipeline_RELU_fu_705_ap_start_reg;
reg    grp_conv1_Pipeline_3_fu_715_ap_start_reg;
wire    ap_CS_fsm_state130;
wire    ap_CS_fsm_state131;
reg    grp_conv1_Pipeline_RELU7_fu_727_ap_start_reg;
reg    ap_block_state136_ignore_call0;
reg    grp_conv1_Pipeline_5_fu_737_ap_start_reg;
wire    ap_CS_fsm_state138;
wire    ap_CS_fsm_state139;
reg    grp_conv1_Pipeline_BW_fu_749_ap_start_reg;
reg    grp_conv1_Pipeline_BW8_fu_758_ap_start_reg;
wire    ap_CS_fsm_state148;
wire   [63:0] zext_ln99_fu_998_p1;
wire   [63:0] zext_ln100_1_fu_1040_p1;
wire   [63:0] p_cast4325_fu_1262_p1;
wire   [63:0] zext_ln99_6_fu_1294_p1;
wire   [63:0] zext_ln100_3_fu_1336_p1;
wire   [63:0] p_cast4328_fu_1411_p1;
wire   [63:0] p_cast4330_fu_1599_p1;
wire   [63:0] p_cast4336_fu_1715_p1;
wire  signed [63:0] sext_ln32_fu_791_p1;
wire  signed [63:0] sext_ln93_2_fu_932_p1;
wire  signed [63:0] sext_ln94_fu_958_p1;
wire  signed [63:0] sext_ln93_3_fu_1210_p1;
wire  signed [63:0] sext_ln94_1_fu_1236_p1;
wire  signed [63:0] sext_ln120_fu_1580_p1;
wire  signed [63:0] sext_ln120_1_fu_1680_p1;
wire  signed [63:0] sext_ln149_fu_1951_p1;
wire  signed [63:0] sext_ln149_2_fu_1976_p1;
reg   [7:0] h_2_fu_252;
wire   [7:0] add_ln28_fu_1430_p2;
wire   [31:0] empty_680_fu_1246_p1;
wire   [31:0] empty_709_fu_1395_p1;
reg  signed [63:0] grp_fu_767_p0;
wire  signed [63:0] bh_1_fu_1093_p2;
wire   [7:0] grp_fu_767_p1;
wire   [61:0] trunc_ln_fu_781_p4;
wire  signed [8:0] add_ln91_fu_819_p2;
wire   [63:0] add_ln91_2_fu_837_p2;
wire   [0:0] tmp_fu_842_p3;
wire   [0:0] icmp_ln56_fu_850_p2;
wire   [0:0] or_ln55_fu_869_p2;
wire   [31:0] select_ln55_fu_861_p3;
wire   [31:0] add_ln56_fu_856_p2;
wire   [31:0] hclamp_fu_875_p3;
wire   [41:0] shl_ln_fu_883_p3;
wire   [33:0] shl_ln93_2_fu_895_p3;
wire  signed [42:0] sext_ln93_fu_891_p1;
wire  signed [42:0] sext_ln93_4_fu_903_p1;
wire   [42:0] sub_ln93_fu_907_p2;
wire  signed [63:0] sext_ln93_5_fu_913_p1;
wire   [63:0] add_ln93_fu_917_p2;
wire   [61:0] trunc_ln4_fu_922_p4;
wire   [63:0] add_ln94_fu_942_p2;
wire   [61:0] trunc_ln5_fu_948_p4;
wire   [7:0] tmp_532_cast_fu_980_p4;
wire   [10:0] tmp_s_fu_990_p3;
wire   [8:0] zext_ln97_fu_1003_p1;
wire   [8:0] grp_fu_1025_p0;
wire   [7:0] grp_fu_1025_p1;
wire   [8:0] grp_fu_1025_p2;
wire   [10:0] zext_ln100_fu_1031_p1;
wire   [10:0] add_ln100_2_fu_1035_p2;
wire   [8:0] loop_index_i_0_cast_fu_1045_p1;
wire   [7:0] grp_fu_1067_p1;
wire   [8:0] mul229_fu_1077_p0;
wire   [10:0] mul229_fu_1077_p1;
wire   [18:0] mul229_fu_1077_p2;
wire   [63:0] add_ln91_3_fu_1115_p2;
wire   [31:0] or_ln91_fu_1110_p2;
wire   [0:0] tmp_527_fu_1120_p3;
wire   [0:0] icmp_ln56_1_fu_1128_p2;
wire   [0:0] or_ln55_1_fu_1147_p2;
wire   [31:0] select_ln55_3_fu_1139_p3;
wire   [31:0] add_ln56_1_fu_1134_p2;
wire   [31:0] hclamp_1_fu_1153_p3;
wire   [41:0] shl_ln93_3_fu_1161_p3;
wire   [33:0] shl_ln93_4_fu_1173_p3;
wire  signed [42:0] sext_ln93_6_fu_1169_p1;
wire  signed [42:0] sext_ln93_7_fu_1181_p1;
wire   [42:0] sub_ln93_1_fu_1185_p2;
wire  signed [63:0] sext_ln93_8_fu_1191_p1;
wire   [63:0] add_ln93_2_fu_1195_p2;
wire   [61:0] trunc_ln93_1_fu_1200_p4;
wire   [63:0] add_ln94_1_fu_1220_p2;
wire   [61:0] trunc_ln94_1_fu_1226_p4;
wire   [8:0] grp_fu_1067_p2;
wire   [10:0] p_cast4316_fu_1253_p1;
wire   [10:0] empty_682_fu_1257_p2;
wire   [7:0] tmp_535_cast_fu_1277_p4;
wire   [10:0] tmp_529_fu_1286_p3;
wire   [8:0] zext_ln97_1_fu_1299_p1;
wire   [8:0] grp_fu_1321_p0;
wire   [7:0] grp_fu_1321_p1;
wire   [8:0] grp_fu_1321_p2;
wire   [10:0] zext_ln100_2_fu_1327_p1;
wire   [10:0] add_ln100_3_fu_1331_p2;
wire   [8:0] loop_index_i_1_cast_fu_1341_p1;
wire   [7:0] grp_fu_1363_p1;
wire   [8:0] mul268_fu_1373_p0;
wire   [10:0] mul268_fu_1373_p1;
wire   [18:0] mul268_fu_1373_p2;
wire   [8:0] grp_fu_1363_p2;
wire   [10:0] p_cast4317_fu_1402_p1;
wire   [10:0] empty_711_fu_1406_p2;
wire   [5:0] zext_ln114_fu_1444_p1;
wire   [5:0] add_ln114_fu_1460_p2;
wire   [1:0] lshr_ln_fu_1469_p4;
wire   [4:0] tmp_530_fu_1479_p4;
wire   [5:0] empty_684_fu_1493_p0;
wire   [9:0] empty_684_fu_1493_p1;
wire   [14:0] empty_684_fu_1493_p2;
wire   [63:0] p_cast29_fu_1499_p1;
wire   [5:0] k_cast_fu_1508_p1;
wire   [5:0] empty_686_fu_1512_p2;
wire   [8:0] p_shl_fu_1521_p3;
wire   [8:0] p_cast4319_fu_1517_p1;
wire   [2:0] tmp_525_fu_1541_p4;
wire   [63:0] p_cast34_fu_1561_p1;
wire   [63:0] empty_688_fu_1565_p2;
wire   [61:0] trunc_ln6_fu_1570_p4;
wire   [8:0] loop_index_0_i_cast4320_fu_1590_p1;
wire   [8:0] empty_690_fu_1594_p2;
wire   [3:0] empty_693_fu_1617_p2;
wire   [5:0] p_cast4321_fu_1623_p1;
wire   [5:0] empty_694_fu_1627_p2;
wire   [8:0] p_shl2_fu_1636_p3;
wire   [8:0] p_cast4322_fu_1632_p1;
wire   [8:0] tmp1_fu_1650_p2;
wire   [63:0] tmp1_cast_fu_1655_p1;
wire   [63:0] empty_696_fu_1659_p2;
wire   [61:0] trunc_ln120_1_fu_1670_p4;
wire   [8:0] loop_index_1_i_cast4323_fu_1694_p1;
wire   [5:0] zext_ln133_fu_1742_p1;
wire   [5:0] empty_701_fu_1746_p2;
wire   [5:0] mul_ln137_fu_1755_p0;
wire   [18:0] mul_ln137_fu_1755_p1;
wire   [23:0] mul_ln137_fu_1755_p2;
wire   [63:0] zext_ln137_fu_1761_p1;
wire   [7:0] tmp_531_fu_1774_p3;
wire   [8:0] zext_ln140_1_fu_1782_p1;
wire   [8:0] zext_ln140_fu_1770_p1;
wire   [6:0] zext_ln140_2_fu_1806_p1;
wire   [8:0] zext_ln134_fu_1820_p1;
wire   [8:0] add_ln137_1_fu_1824_p2;
wire   [18:0] shl_ln1_fu_1829_p3;
wire   [10:0] shl_ln137_1_fu_1841_p3;
wire   [19:0] zext_ln137_1_fu_1837_p1;
wire   [19:0] zext_ln137_2_fu_1849_p1;
wire   [19:0] sub_ln137_fu_1853_p2;
wire  signed [63:0] sext_ln137_fu_1859_p1;
wire   [63:0] add_ln137_2_fu_1863_p2;
wire   [3:0] trunc_ln134_fu_1816_p1;
wire   [3:0] or_ln137_fu_1878_p2;
wire   [8:0] zext_ln137_3_fu_1884_p1;
wire   [8:0] add_ln137_3_fu_1888_p2;
wire   [18:0] shl_ln137_2_fu_1893_p3;
wire   [10:0] shl_ln137_3_fu_1905_p3;
wire   [19:0] zext_ln137_4_fu_1901_p1;
wire   [19:0] zext_ln137_5_fu_1913_p1;
wire   [19:0] sub_ln137_1_fu_1917_p2;
wire  signed [63:0] sext_ln137_1_fu_1923_p1;
wire   [6:0] trunc_ln140_1_fu_1932_p1;
wire   [6:0] zext_ln140_3_fu_1935_p1;
wire   [7:0] tmp_532_fu_2002_p3;
wire   [8:0] zext_ln75_2_fu_2010_p1;
wire   [8:0] zext_ln75_fu_1998_p1;
wire   [6:0] zext_ln75_3_fu_2036_p1;
wire   [3:0] trunc_ln71_fu_2049_p1;
wire   [3:0] or_ln71_fu_2053_p2;
wire   [6:0] zext_ln75_4_fu_2059_p1;
reg    grp_fu_1025_ap_start;
wire    grp_fu_1025_ap_done;
reg    grp_fu_1067_ap_start;
wire    grp_fu_1067_ap_done;
reg    grp_fu_1067_ce;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
reg    grp_fu_1321_ap_start;
wire    grp_fu_1321_ap_done;
reg    grp_fu_1363_ap_start;
wire    grp_fu_1363_ap_done;
reg    grp_fu_1363_ce;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state81;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state84;
wire    ap_CS_fsm_state85;
wire    ap_CS_fsm_state86;
wire    ap_CS_fsm_state87;
wire    ap_CS_fsm_state88;
wire    ap_CS_fsm_state89;
reg   [31:0] grp_fu_2525_p0;
reg   [31:0] grp_fu_2525_p1;
reg    grp_fu_2525_ce;
reg    grp_fu_2529_ce;
reg    grp_fu_2533_ce;
reg    grp_fu_2537_ce;
reg    grp_fu_2541_ce;
reg    grp_fu_2545_ce;
reg    grp_fu_2549_ce;
reg    grp_fu_2553_ce;
reg    grp_fu_2557_ce;
reg   [31:0] grp_fu_2561_p0;
reg   [31:0] grp_fu_2561_p1;
reg    grp_fu_2561_ce;
reg   [4:0] grp_fu_2561_opcode;
reg   [148:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
reg    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
reg    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
reg    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
reg    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
reg    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
reg    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
reg    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
reg    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
reg    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
reg    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
reg    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
reg    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
reg    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
reg    ap_ST_fsm_state136_blk;
reg    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
reg    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
wire    ap_ST_fsm_state141_blk;
wire    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
reg    ap_ST_fsm_state144_blk;
wire    ap_ST_fsm_state145_blk;
wire    ap_ST_fsm_state146_blk;
reg    ap_ST_fsm_state147_blk;
wire    ap_ST_fsm_state148_blk;
reg    ap_ST_fsm_state149_blk;
wire   [14:0] empty_684_fu_1493_p00;
wire   [18:0] mul229_fu_1077_p00;
wire   [18:0] mul268_fu_1373_p00;
wire   [23:0] mul_ln137_fu_1755_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 149'd1;
#0 grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_RELU_fu_705_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_3_fu_715_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_RELU7_fu_727_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_5_fu_737_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_BW_fu_749_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_BW8_fu_758_ap_start_reg = 1'b0;
end

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2024 ),
    .AddressWidth( 11 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0),
    .d0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0),
    .address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address1),
    .ce1(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce1),
    .q1(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q1)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2024 ),
    .AddressWidth( 11 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_in_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0),
    .d0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0),
    .address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address1),
    .ce1(conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1),
    .q1(conv1_float_255_255_float_1_9_9_float_float_255_255_in_q1)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2024 ),
    .AddressWidth( 11 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0),
    .d0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0),
    .address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address1),
    .ce1(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce1),
    .q1(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q1)
);

srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb #(
    .DataWidth( 32 ),
    .AddressRange( 324 ),
    .AddressWidth( 9 ))
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address0),
    .ce0(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0),
    .q0(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_q0),
    .address1(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1),
    .ce1(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1),
    .we1(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_we1),
    .d1(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_d1),
    .q1(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_q1)
);

srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb #(
    .DataWidth( 32 ),
    .AddressRange( 324 ),
    .AddressWidth( 9 ))
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address0),
    .ce0(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0),
    .q0(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_q0),
    .address1(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1),
    .ce1(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1),
    .we1(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_we1),
    .d1(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_d1),
    .q1(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_q1)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 15360 ),
    .AddressWidth( 14 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .d0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0),
    .address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1),
    .ce1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1),
    .we1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1),
    .d1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1),
    .q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 15360 ),
    .AddressWidth( 14 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .d0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0),
    .address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1),
    .ce1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1),
    .we1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1),
    .d1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1),
    .q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1)
);

srcnn_conv1_Pipeline_OUT_ROW_COL grp_conv1_Pipeline_OUT_ROW_COL_fu_687(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_start),
    .ap_done(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_done),
    .ap_idle(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_idle),
    .ap_ready(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_ready),
    .p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address0),
    .p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0),
    .p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_q0(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_q0),
    .p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1),
    .p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1),
    .p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_q1(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_q1),
    .p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address0),
    .p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0),
    .p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_q0(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_q0),
    .p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1),
    .p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1),
    .p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_q1(p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_q1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_in_q1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1),
    .grp_fu_2525_p_din0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2525_p_din0),
    .grp_fu_2525_p_din1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2525_p_din1),
    .grp_fu_2525_p_opcode(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2525_p_opcode),
    .grp_fu_2525_p_dout0(grp_fu_561_p_dout0),
    .grp_fu_2525_p_ce(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2525_p_ce),
    .grp_fu_2529_p_din0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2529_p_din0),
    .grp_fu_2529_p_din1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2529_p_din1),
    .grp_fu_2529_p_opcode(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2529_p_opcode),
    .grp_fu_2529_p_dout0(grp_fu_565_p_dout0),
    .grp_fu_2529_p_ce(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2529_p_ce),
    .grp_fu_2533_p_din0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2533_p_din0),
    .grp_fu_2533_p_din1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2533_p_din1),
    .grp_fu_2533_p_opcode(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2533_p_opcode),
    .grp_fu_2533_p_dout0(grp_fu_569_p_dout0),
    .grp_fu_2533_p_ce(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2533_p_ce),
    .grp_fu_2537_p_din0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2537_p_din0),
    .grp_fu_2537_p_din1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2537_p_din1),
    .grp_fu_2537_p_opcode(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2537_p_opcode),
    .grp_fu_2537_p_dout0(grp_fu_573_p_dout0),
    .grp_fu_2537_p_ce(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2537_p_ce),
    .grp_fu_2541_p_din0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2541_p_din0),
    .grp_fu_2541_p_din1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2541_p_din1),
    .grp_fu_2541_p_opcode(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2541_p_opcode),
    .grp_fu_2541_p_dout0(grp_fu_577_p_dout0),
    .grp_fu_2541_p_ce(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2541_p_ce),
    .grp_fu_2545_p_din0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2545_p_din0),
    .grp_fu_2545_p_din1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2545_p_din1),
    .grp_fu_2545_p_dout0(grp_fu_581_p_dout0),
    .grp_fu_2545_p_ce(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2545_p_ce),
    .grp_fu_2549_p_din0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2549_p_din0),
    .grp_fu_2549_p_din1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2549_p_din1),
    .grp_fu_2549_p_dout0(grp_fu_585_p_dout0),
    .grp_fu_2549_p_ce(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2549_p_ce),
    .grp_fu_2553_p_din0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2553_p_din0),
    .grp_fu_2553_p_din1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2553_p_din1),
    .grp_fu_2553_p_dout0(grp_fu_589_p_dout0),
    .grp_fu_2553_p_ce(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2553_p_ce),
    .grp_fu_2557_p_din0(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2557_p_din0),
    .grp_fu_2557_p_din1(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2557_p_din1),
    .grp_fu_2557_p_dout0(grp_fu_593_p_dout0),
    .grp_fu_2557_p_ce(grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2557_p_ce)
);

srcnn_conv1_Pipeline_RELU grp_conv1_Pipeline_RELU_fu_705(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_RELU_fu_705_ap_start),
    .ap_done(grp_conv1_Pipeline_RELU_fu_705_ap_done),
    .ap_idle(grp_conv1_Pipeline_RELU_fu_705_ap_idle),
    .ap_ready(grp_conv1_Pipeline_RELU_fu_705_ap_ready),
    .tmp_547(add_ln134_1_reg_2427),
    .empty(empty_702_reg_2412),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0),
    .grp_fu_2561_p_din0(grp_conv1_Pipeline_RELU_fu_705_grp_fu_2561_p_din0),
    .grp_fu_2561_p_din1(grp_conv1_Pipeline_RELU_fu_705_grp_fu_2561_p_din1),
    .grp_fu_2561_p_opcode(grp_conv1_Pipeline_RELU_fu_705_grp_fu_2561_p_opcode),
    .grp_fu_2561_p_dout0(grp_fu_597_p_dout0),
    .grp_fu_2561_p_ce(grp_conv1_Pipeline_RELU_fu_705_grp_fu_2561_p_ce),
    .grp_fu_2525_p_din0(grp_conv1_Pipeline_RELU_fu_705_grp_fu_2525_p_din0),
    .grp_fu_2525_p_din1(grp_conv1_Pipeline_RELU_fu_705_grp_fu_2525_p_din1),
    .grp_fu_2525_p_opcode(grp_conv1_Pipeline_RELU_fu_705_grp_fu_2525_p_opcode),
    .grp_fu_2525_p_dout0(grp_fu_561_p_dout0),
    .grp_fu_2525_p_ce(grp_conv1_Pipeline_RELU_fu_705_grp_fu_2525_p_ce)
);

srcnn_conv1_Pipeline_3 grp_conv1_Pipeline_3_fu_715(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_3_fu_715_ap_start),
    .ap_done(grp_conv1_Pipeline_3_fu_715_ap_done),
    .ap_idle(grp_conv1_Pipeline_3_fu_715_ap_idle),
    .ap_ready(grp_conv1_Pipeline_3_fu_715_ap_ready),
    .m_axi_i2_AWVALID(grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWVALID),
    .m_axi_i2_AWREADY(m_axi_i2_AWREADY),
    .m_axi_i2_AWADDR(grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWADDR),
    .m_axi_i2_AWID(grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWID),
    .m_axi_i2_AWLEN(grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWLEN),
    .m_axi_i2_AWSIZE(grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWSIZE),
    .m_axi_i2_AWBURST(grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWBURST),
    .m_axi_i2_AWLOCK(grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWLOCK),
    .m_axi_i2_AWCACHE(grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWCACHE),
    .m_axi_i2_AWPROT(grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWPROT),
    .m_axi_i2_AWQOS(grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWQOS),
    .m_axi_i2_AWREGION(grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWREGION),
    .m_axi_i2_AWUSER(grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWUSER),
    .m_axi_i2_WVALID(grp_conv1_Pipeline_3_fu_715_m_axi_i2_WVALID),
    .m_axi_i2_WREADY(m_axi_i2_WREADY),
    .m_axi_i2_WDATA(grp_conv1_Pipeline_3_fu_715_m_axi_i2_WDATA),
    .m_axi_i2_WSTRB(grp_conv1_Pipeline_3_fu_715_m_axi_i2_WSTRB),
    .m_axi_i2_WLAST(grp_conv1_Pipeline_3_fu_715_m_axi_i2_WLAST),
    .m_axi_i2_WID(grp_conv1_Pipeline_3_fu_715_m_axi_i2_WID),
    .m_axi_i2_WUSER(grp_conv1_Pipeline_3_fu_715_m_axi_i2_WUSER),
    .m_axi_i2_ARVALID(grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARVALID),
    .m_axi_i2_ARREADY(1'b0),
    .m_axi_i2_ARADDR(grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARADDR),
    .m_axi_i2_ARID(grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARID),
    .m_axi_i2_ARLEN(grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARLEN),
    .m_axi_i2_ARSIZE(grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARSIZE),
    .m_axi_i2_ARBURST(grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARBURST),
    .m_axi_i2_ARLOCK(grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARLOCK),
    .m_axi_i2_ARCACHE(grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARCACHE),
    .m_axi_i2_ARPROT(grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARPROT),
    .m_axi_i2_ARQOS(grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARQOS),
    .m_axi_i2_ARREGION(grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARREGION),
    .m_axi_i2_ARUSER(grp_conv1_Pipeline_3_fu_715_m_axi_i2_ARUSER),
    .m_axi_i2_RVALID(1'b0),
    .m_axi_i2_RREADY(grp_conv1_Pipeline_3_fu_715_m_axi_i2_RREADY),
    .m_axi_i2_RDATA(32'd0),
    .m_axi_i2_RLAST(1'b0),
    .m_axi_i2_RID(1'd0),
    .m_axi_i2_RFIFONUM(13'd0),
    .m_axi_i2_RUSER(1'd0),
    .m_axi_i2_RRESP(2'd0),
    .m_axi_i2_BVALID(m_axi_i2_BVALID),
    .m_axi_i2_BREADY(grp_conv1_Pipeline_3_fu_715_m_axi_i2_BREADY),
    .m_axi_i2_BRESP(m_axi_i2_BRESP),
    .m_axi_i2_BID(m_axi_i2_BID),
    .m_axi_i2_BUSER(m_axi_i2_BUSER),
    .sext_ln149(trunc_ln7_reg_2433),
    .tmp_547(add_ln134_1_reg_2427),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_conv1_Pipeline_3_fu_715_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_conv1_Pipeline_3_fu_715_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_conv1_Pipeline_3_fu_715_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_conv1_Pipeline_3_fu_715_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0)
);

srcnn_conv1_Pipeline_RELU7 grp_conv1_Pipeline_RELU7_fu_727(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_RELU7_fu_727_ap_start),
    .ap_done(grp_conv1_Pipeline_RELU7_fu_727_ap_done),
    .ap_idle(grp_conv1_Pipeline_RELU7_fu_727_ap_idle),
    .ap_ready(grp_conv1_Pipeline_RELU7_fu_727_ap_ready),
    .tmp_552(add_ln134_2_reg_2444),
    .empty(empty_702_reg_2412),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0),
    .grp_fu_2561_p_din0(grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2561_p_din0),
    .grp_fu_2561_p_din1(grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2561_p_din1),
    .grp_fu_2561_p_opcode(grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2561_p_opcode),
    .grp_fu_2561_p_dout0(grp_fu_597_p_dout0),
    .grp_fu_2561_p_ce(grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2561_p_ce),
    .grp_fu_2525_p_din0(grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2525_p_din0),
    .grp_fu_2525_p_din1(grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2525_p_din1),
    .grp_fu_2525_p_opcode(grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2525_p_opcode),
    .grp_fu_2525_p_dout0(grp_fu_561_p_dout0),
    .grp_fu_2525_p_ce(grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2525_p_ce)
);

srcnn_conv1_Pipeline_5 grp_conv1_Pipeline_5_fu_737(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_5_fu_737_ap_start),
    .ap_done(grp_conv1_Pipeline_5_fu_737_ap_done),
    .ap_idle(grp_conv1_Pipeline_5_fu_737_ap_idle),
    .ap_ready(grp_conv1_Pipeline_5_fu_737_ap_ready),
    .m_axi_i2_AWVALID(grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWVALID),
    .m_axi_i2_AWREADY(m_axi_i2_AWREADY),
    .m_axi_i2_AWADDR(grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWADDR),
    .m_axi_i2_AWID(grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWID),
    .m_axi_i2_AWLEN(grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWLEN),
    .m_axi_i2_AWSIZE(grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWSIZE),
    .m_axi_i2_AWBURST(grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWBURST),
    .m_axi_i2_AWLOCK(grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWLOCK),
    .m_axi_i2_AWCACHE(grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWCACHE),
    .m_axi_i2_AWPROT(grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWPROT),
    .m_axi_i2_AWQOS(grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWQOS),
    .m_axi_i2_AWREGION(grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWREGION),
    .m_axi_i2_AWUSER(grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWUSER),
    .m_axi_i2_WVALID(grp_conv1_Pipeline_5_fu_737_m_axi_i2_WVALID),
    .m_axi_i2_WREADY(m_axi_i2_WREADY),
    .m_axi_i2_WDATA(grp_conv1_Pipeline_5_fu_737_m_axi_i2_WDATA),
    .m_axi_i2_WSTRB(grp_conv1_Pipeline_5_fu_737_m_axi_i2_WSTRB),
    .m_axi_i2_WLAST(grp_conv1_Pipeline_5_fu_737_m_axi_i2_WLAST),
    .m_axi_i2_WID(grp_conv1_Pipeline_5_fu_737_m_axi_i2_WID),
    .m_axi_i2_WUSER(grp_conv1_Pipeline_5_fu_737_m_axi_i2_WUSER),
    .m_axi_i2_ARVALID(grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARVALID),
    .m_axi_i2_ARREADY(1'b0),
    .m_axi_i2_ARADDR(grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARADDR),
    .m_axi_i2_ARID(grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARID),
    .m_axi_i2_ARLEN(grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARLEN),
    .m_axi_i2_ARSIZE(grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARSIZE),
    .m_axi_i2_ARBURST(grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARBURST),
    .m_axi_i2_ARLOCK(grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARLOCK),
    .m_axi_i2_ARCACHE(grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARCACHE),
    .m_axi_i2_ARPROT(grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARPROT),
    .m_axi_i2_ARQOS(grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARQOS),
    .m_axi_i2_ARREGION(grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARREGION),
    .m_axi_i2_ARUSER(grp_conv1_Pipeline_5_fu_737_m_axi_i2_ARUSER),
    .m_axi_i2_RVALID(1'b0),
    .m_axi_i2_RREADY(grp_conv1_Pipeline_5_fu_737_m_axi_i2_RREADY),
    .m_axi_i2_RDATA(32'd0),
    .m_axi_i2_RLAST(1'b0),
    .m_axi_i2_RID(1'd0),
    .m_axi_i2_RFIFONUM(13'd0),
    .m_axi_i2_RUSER(1'd0),
    .m_axi_i2_RRESP(2'd0),
    .m_axi_i2_BVALID(m_axi_i2_BVALID),
    .m_axi_i2_BREADY(grp_conv1_Pipeline_5_fu_737_m_axi_i2_BREADY),
    .m_axi_i2_BRESP(m_axi_i2_BRESP),
    .m_axi_i2_BID(m_axi_i2_BID),
    .m_axi_i2_BUSER(m_axi_i2_BUSER),
    .sext_ln149_2(trunc_ln149_2_reg_2459),
    .tmp_552(add_ln134_2_reg_2444),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_conv1_Pipeline_5_fu_737_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_conv1_Pipeline_5_fu_737_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_conv1_Pipeline_5_fu_737_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_conv1_Pipeline_5_fu_737_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0)
);

srcnn_conv1_Pipeline_BW grp_conv1_Pipeline_BW_fu_749(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_BW_fu_749_ap_start),
    .ap_done(grp_conv1_Pipeline_BW_fu_749_ap_done),
    .ap_idle(grp_conv1_Pipeline_BW_fu_749_ap_idle),
    .ap_ready(grp_conv1_Pipeline_BW_fu_749_ap_ready),
    .tmp_548(add_ln71_1_reg_2502),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0)
);

srcnn_conv1_Pipeline_BW8 grp_conv1_Pipeline_BW8_fu_758(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_BW8_fu_758_ap_start),
    .ap_done(grp_conv1_Pipeline_BW8_fu_758_ap_done),
    .ap_idle(grp_conv1_Pipeline_BW8_fu_758_ap_idle),
    .ap_ready(grp_conv1_Pipeline_BW8_fu_758_ap_ready),
    .tmp_550(add_ln71_2_reg_2512),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0)
);

srcnn_mul_64s_8ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 64 ))
mul_64s_8ns_64_1_1_U124(
    .din0(grp_fu_767_p0),
    .din1(grp_fu_767_p1),
    .dout(grp_fu_767_p2)
);

srcnn_urem_9ns_8ns_9_13_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
urem_9ns_8ns_9_13_seq_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1025_ap_start),
    .done(grp_fu_1025_ap_done),
    .din0(grp_fu_1025_p0),
    .din1(grp_fu_1025_p1),
    .ce(1'b1),
    .dout(grp_fu_1025_p2)
);

srcnn_urem_9ns_8ns_9_13_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
urem_9ns_8ns_9_13_seq_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1067_ap_start),
    .done(grp_fu_1067_ap_done),
    .din0(arrayidx36612_sum_i_0_fu_1061_p2),
    .din1(grp_fu_1067_p1),
    .ce(grp_fu_1067_ce),
    .dout(grp_fu_1067_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U127(
    .din0(mul229_fu_1077_p0),
    .din1(mul229_fu_1077_p1),
    .dout(mul229_fu_1077_p2)
);

srcnn_urem_9ns_8ns_9_13_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
urem_9ns_8ns_9_13_seq_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1321_ap_start),
    .done(grp_fu_1321_ap_done),
    .din0(grp_fu_1321_p0),
    .din1(grp_fu_1321_p1),
    .ce(1'b1),
    .dout(grp_fu_1321_p2)
);

srcnn_urem_9ns_8ns_9_13_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
urem_9ns_8ns_9_13_seq_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1363_ap_start),
    .done(grp_fu_1363_ap_done),
    .din0(arrayidx36612_sum_i_1_fu_1357_p2),
    .din1(grp_fu_1363_p1),
    .ce(grp_fu_1363_ce),
    .dout(grp_fu_1363_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U130(
    .din0(mul268_fu_1373_p0),
    .din1(mul268_fu_1373_p1),
    .dout(mul268_fu_1373_p2)
);

srcnn_mul_6ns_10ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 15 ))
mul_6ns_10ns_15_1_1_U131(
    .din0(empty_684_fu_1493_p0),
    .din1(empty_684_fu_1493_p1),
    .dout(empty_684_fu_1493_p2)
);

srcnn_mul_6ns_19ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 24 ))
mul_6ns_19ns_24_1_1_U132(
    .din0(mul_ln137_fu_1755_p0),
    .din1(mul_ln137_fu_1755_p1),
    .dout(mul_ln137_fu_1755_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_3_fu_715_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state130)) begin
            grp_conv1_Pipeline_3_fu_715_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_3_fu_715_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_3_fu_715_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_5_fu_737_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state138)) begin
            grp_conv1_Pipeline_5_fu_737_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_5_fu_737_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_5_fu_737_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_BW8_fu_758_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state148)) begin
            grp_conv1_Pipeline_BW8_fu_758_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_BW8_fu_758_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_BW8_fu_758_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_BW_fu_749_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln71_fu_2030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146))) begin
            grp_conv1_Pipeline_BW_fu_749_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_BW_fu_749_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_BW_fu_749_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln114_fu_1448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state101))) begin
            grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_RELU7_fu_727_ap_start_reg <= 1'b0;
    end else begin
        if ((~((icmp_ln134_reg_2423 == 1'd1) & (m_axi_i2_BVALID == 1'b0)) & (icmp_ln134_1_reg_2450 == 1'd0) & (icmp_ln134_reg_2423 == 1'd1) & (1'b1 == ap_CS_fsm_state136))) begin
            grp_conv1_Pipeline_RELU7_fu_727_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_RELU7_fu_727_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_RELU7_fu_727_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_RELU_fu_705_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln134_fu_1800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state128))) begin
            grp_conv1_Pipeline_RELU_fu_705_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_RELU_fu_705_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_RELU_fu_705_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((m_axi_gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state127))) begin
        bh_2_reg_652 <= 5'd0;
    end else if (((m_axi_i2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state144))) begin
        bh_2_reg_652 <= add_ln134_reg_2465;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond237_115_fu_1345_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
        bh_reg_527 <= add_ln87_fu_1389_p2;
    end else if (((icmp_ln28_fu_809_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        bh_reg_527 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state125))) begin
        bout_1_reg_640 <= 4'd0;
    end else if ((~((icmp_ln134_reg_2423 == 1'd1) & (m_axi_i2_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state136) & ((icmp_ln134_1_reg_2450 == 1'd1) | (icmp_ln134_reg_2423 == 1'd0)))) begin
        bout_1_reg_640 <= add_ln133_reg_2396;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_528_fu_1418_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state100))) begin
        bout_reg_595 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state111) & ((icmp_ln116_reg_2305 == 1'd0) | ((icmp_ln116_1_fu_1664_p2 == 1'd0) & (exitcond24316_fu_1605_p2 == 1'd1))))) begin
        bout_reg_595 <= add_ln114_1_reg_2283;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        h_2_fu_252 <= 8'd0;
    end else if (((tmp_528_fu_1418_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state100))) begin
        h_2_fu_252 <= add_ln28_fu_1430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_1986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state145))) begin
        h_reg_675 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state149) & (grp_conv1_Pipeline_BW8_fu_758_ap_done == 1'b1))) begin
        h_reg_675 <= add_ln71_reg_2520;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_fu_1448_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state101))) begin
        k_reg_606 <= 4'd0;
    end else if ((~((exitcond24417_reg_2363 == 1'd0) & (m_axi_w1_RVALID == 1'b0)) & (exitcond24417_reg_2363 == 1'd1) & (1'b1 == ap_CS_fsm_state123))) begin
        k_reg_606 <= add_ln116_fu_1724_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state113)) begin
        loop_index_0_i_reg_618 <= empty_691_reg_2333;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        loop_index_0_i_reg_618 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        loop_index_1_i_reg_629 <= empty_699_reg_2367;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        loop_index_1_i_reg_629 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        loop_index_i_0_reg_550 <= empty_679_reg_2182;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        loop_index_i_0_reg_550 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        loop_index_i_1_reg_572 <= empty_708_reg_2248;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        loop_index_i_1_reg_572 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_fu_1730_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state126))) begin
        o_2_reg_664 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state147) & (1'b0 == ap_block_state147_on_subcall_done) & ((icmp_ln71_1_fu_2068_p2 == 1'd1) | (icmp_ln71_reg_2498 == 1'd0)))) begin
        o_2_reg_664 <= add_ln70_reg_2478;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        out_reg_583 <= 7'd0;
    end else if (((icmp_ln70_fu_1986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state145))) begin
        out_reg_583 <= add_ln32_fu_2024_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((m_axi_i1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
        p_1_reg_561 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        p_1_reg_561 <= add_ln97_1_reg_2235;
    end
end

always @ (posedge ap_clk) begin
    if (((m_axi_i1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        p_reg_539 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        p_reg_539 <= add_ln97_reg_2169;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        add_ln114_1_reg_2283 <= add_ln114_1_fu_1454_p2;
        trunc_ln114_reg_2276 <= trunc_ln114_fu_1440_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state126)) begin
        add_ln133_reg_2396 <= add_ln133_fu_1736_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_fu_1800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state128))) begin
        add_ln134_1_reg_2427 <= add_ln134_1_fu_1810_p2;
        add_ln134_2_reg_2444 <= add_ln134_2_fu_1939_p2;
        add_ln137_4_reg_2439 <= add_ln137_4_fu_1927_p2;
        icmp_ln134_1_reg_2450 <= icmp_ln134_1_fu_1945_p2;
        trunc_ln7_reg_2433 <= {{add_ln137_2_fu_1863_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_1_reg_2450 == 1'd0) & (icmp_ln134_reg_2423 == 1'd1) & (1'b1 == ap_CS_fsm_state136))) begin
        add_ln134_reg_2465 <= add_ln134_fu_1970_p2;
        trunc_ln149_2_reg_2459 <= {{add_ln137_4_reg_2439[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_fu_1730_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state126))) begin
        add_ln137_reg_2401 <= add_ln137_fu_1765_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state145)) begin
        add_ln70_reg_2478 <= add_ln70_fu_1992_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_fu_2030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146))) begin
        add_ln71_1_reg_2502 <= add_ln71_1_fu_2040_p2;
        trunc_ln75_1_reg_2507 <= trunc_ln75_1_fu_2046_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_reg_2498 == 1'd1) & (1'b1 == ap_CS_fsm_state147))) begin
        add_ln71_2_reg_2512 <= add_ln71_2_fu_2063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_1_fu_2068_p2 == 1'd0) & (icmp_ln71_reg_2498 == 1'd1) & (1'b1 == ap_CS_fsm_state147))) begin
        add_ln71_reg_2520 <= add_ln71_fu_2074_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        add_ln97_1_reg_2235 <= add_ln97_1_fu_1309_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln97_reg_2169 <= add_ln97_fu_1013_p2;
        trunc_ln99_reg_2160 <= trunc_ln99_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        empty_679_reg_2182 <= empty_679_fu_1055_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_fu_1448_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state101))) begin
        empty_685_reg_2294 <= empty_685_fu_1503_p2;
        zext_ln114_2_reg_2288[1 : 0] <= zext_ln114_2_fu_1489_p1[1 : 0];
zext_ln114_2_reg_2288[4 : 3] <= zext_ln114_2_fu_1489_p1[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        empty_687_reg_2300 <= empty_687_fu_1529_p2;
        icmp_ln116_reg_2305 <= icmp_ln116_fu_1535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_2305 == 1'd1) & (1'b1 == ap_CS_fsm_state111))) begin
        empty_691_reg_2333 <= empty_691_fu_1611_p2;
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81_reg_2320 <= p_cast4330_fu_1599_p1;
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81_reg_2325 <= p_cast4330_fu_1599_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state112)) begin
        empty_692_reg_2352 <= empty_692_fu_1690_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond24316_fu_1605_p2 == 1'd1) & (icmp_ln116_reg_2305 == 1'd1) & (1'b1 == ap_CS_fsm_state111))) begin
        empty_695_reg_2338 <= empty_695_fu_1644_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        empty_698_reg_2358 <= empty_698_fu_1698_p2;
        empty_699_reg_2367 <= empty_699_fu_1709_p2;
        exitcond24417_reg_2363 <= exitcond24417_fu_1703_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond24417_reg_2363 == 1'd0) & (1'b1 == ap_CS_fsm_state123))) begin
        empty_700_reg_2382 <= empty_700_fu_1720_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state127)) begin
        empty_702_reg_2412 <= empty_702_fu_1792_p1;
        sub_ln140_reg_2407 <= sub_ln140_fu_1786_p2;
        trunc_ln140_reg_2418 <= trunc_ln140_fu_1796_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        empty_708_reg_2248 <= empty_708_fu_1351_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        gmem_addr_reg_2103 <= sext_ln32_fu_791_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i1_addr_1_reg_2144 <= sext_ln94_fu_958_p1;
        i1_addr_reg_2138 <= sext_ln93_2_fu_932_p1;
        trunc_ln91_reg_2133 <= trunc_ln91_fu_833_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_fu_1104_p2 == 1'd0) & (exitcond237_013_fu_1049_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        i1_addr_2_reg_2210 <= sext_ln93_3_fu_1210_p1;
        i1_addr_3_reg_2216 <= sext_ln94_1_fu_1236_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        icmp_ln134_reg_2423 <= icmp_ln134_fu_1800_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state146)) begin
        icmp_ln71_reg_2498 <= icmp_ln71_fu_2030_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        left_1_reg_2222 <= left_1_fu_1269_p1;
        right_1_reg_2227 <= right_1_fu_1273_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        left_reg_2150 <= left_fu_968_p1;
        right_reg_2155 <= right_fu_972_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond237_013_fu_1049_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        mul_ln99_1_reg_2196 <= grp_fu_767_p2;
        trunc_ln87_reg_2201 <= trunc_ln87_fu_1100_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state123)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82_reg_2372 <= p_cast4336_fu_1715_p1;
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82_reg_2377 <= p_cast4336_fu_1715_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond237_115_fu_1345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        p_cast8_reg_2258 <= {{mul268_fu_1373_p2[17:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond237_013_fu_1049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        p_cast_reg_2192 <= {{mul229_fu_1077_p2[17:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_773 <= m_axi_i1_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state56))) begin
        reg_777 <= m_axi_i1_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_809_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        sext_ln87_reg_2127 <= sext_ln87_fu_829_p1;
        sext_ln91_reg_2121 <= sext_ln91_fu_825_p1;
        zext_ln130_reg_2115[7 : 0] <= zext_ln130_fu_815_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_1986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state145))) begin
        sub_ln75_reg_2483 <= sub_ln75_fu_2014_p2;
        trunc_ln75_reg_2488 <= trunc_ln75_fu_2020_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_fu_1535_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state102))) begin
        tmp_526_reg_2309[8 : 2] <= tmp_526_fu_1551_p4[8 : 2];
        w1_addr_reg_2314 <= sext_ln120_fu_1580_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_528_fu_1418_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state100))) begin
        trunc_ln129_reg_2270 <= trunc_ln129_fu_1426_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_1_fu_1664_p2 == 1'd1) & (exitcond24316_fu_1605_p2 == 1'd1) & (icmp_ln116_reg_2305 == 1'd1) & (1'b1 == ap_CS_fsm_state111))) begin
        w1_addr_1_reg_2346 <= sext_ln120_1_fu_1680_p1;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

always @ (*) begin
    if ((m_axi_w1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state103_blk = 1'b1;
    end else begin
        ap_ST_fsm_state103_blk = 1'b0;
    end
end

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

always @ (*) begin
    if ((m_axi_w1_RVALID == 1'b0)) begin
        ap_ST_fsm_state112_blk = 1'b1;
    end else begin
        ap_ST_fsm_state112_blk = 1'b0;
    end
end

assign ap_ST_fsm_state113_blk = 1'b0;

always @ (*) begin
    if ((m_axi_w1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state114_blk = 1'b1;
    end else begin
        ap_ST_fsm_state114_blk = 1'b0;
    end
end

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

always @ (*) begin
    if (((exitcond24417_reg_2363 == 1'd0) & (m_axi_w1_RVALID == 1'b0))) begin
        ap_ST_fsm_state123_blk = 1'b1;
    end else begin
        ap_ST_fsm_state123_blk = 1'b0;
    end
end

assign ap_ST_fsm_state124_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_done == 1'b0)) begin
        ap_ST_fsm_state125_blk = 1'b1;
    end else begin
        ap_ST_fsm_state125_blk = 1'b0;
    end
end

assign ap_ST_fsm_state126_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state127_blk = 1'b1;
    end else begin
        ap_ST_fsm_state127_blk = 1'b0;
    end
end

assign ap_ST_fsm_state128_blk = 1'b0;

always @ (*) begin
    if (((m_axi_i2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU_fu_705_ap_done == 1'b0))) begin
        ap_ST_fsm_state129_blk = 1'b1;
    end else begin
        ap_ST_fsm_state129_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_i1_RVALID == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state130_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1_Pipeline_3_fu_715_ap_done == 1'b0)) begin
        ap_ST_fsm_state131_blk = 1'b1;
    end else begin
        ap_ST_fsm_state131_blk = 1'b0;
    end
end

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln134_reg_2423 == 1'd1) & (m_axi_i2_BVALID == 1'b0))) begin
        ap_ST_fsm_state136_blk = 1'b1;
    end else begin
        ap_ST_fsm_state136_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_i2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU7_fu_727_ap_done == 1'b0))) begin
        ap_ST_fsm_state137_blk = 1'b1;
    end else begin
        ap_ST_fsm_state137_blk = 1'b0;
    end
end

assign ap_ST_fsm_state138_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1_Pipeline_5_fu_737_ap_done == 1'b0)) begin
        ap_ST_fsm_state139_blk = 1'b1;
    end else begin
        ap_ST_fsm_state139_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_i1_RVALID == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state140_blk = 1'b0;

assign ap_ST_fsm_state141_blk = 1'b0;

assign ap_ST_fsm_state142_blk = 1'b0;

assign ap_ST_fsm_state143_blk = 1'b0;

always @ (*) begin
    if ((m_axi_i2_BVALID == 1'b0)) begin
        ap_ST_fsm_state144_blk = 1'b1;
    end else begin
        ap_ST_fsm_state144_blk = 1'b0;
    end
end

assign ap_ST_fsm_state145_blk = 1'b0;

assign ap_ST_fsm_state146_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state147_on_subcall_done)) begin
        ap_ST_fsm_state147_blk = 1'b1;
    end else begin
        ap_ST_fsm_state147_blk = 1'b0;
    end
end

assign ap_ST_fsm_state148_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1_Pipeline_BW8_fu_758_ap_done == 1'b0)) begin
        ap_ST_fsm_state149_blk = 1'b1;
    end else begin
        ap_ST_fsm_state149_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((m_axi_i1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

always @ (*) begin
    if ((m_axi_i1_RVALID == 1'b0)) begin
        ap_ST_fsm_state46_blk = 1'b1;
    end else begin
        ap_ST_fsm_state46_blk = 1'b0;
    end
end

assign ap_ST_fsm_state47_blk = 1'b0;

always @ (*) begin
    if ((m_axi_i1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_i1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_i1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

always @ (*) begin
    if ((m_axi_i1_RVALID == 1'b0)) begin
        ap_ST_fsm_state56_blk = 1'b1;
    end else begin
        ap_ST_fsm_state56_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_i1_RVALID == 1'b0)) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

always @ (*) begin
    if ((m_axi_i1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

always @ (*) begin
    if ((m_axi_i1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state71_blk = 1'b1;
    end else begin
        ap_ST_fsm_state71_blk = 1'b0;
    end
end

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((m_axi_i1_RVALID == 1'b0)) begin
        ap_ST_fsm_state90_blk = 1'b1;
    end else begin
        ap_ST_fsm_state90_blk = 1'b0;
    end
end

assign ap_ST_fsm_state91_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state92_blk = 1'b1;
    end else begin
        ap_ST_fsm_state92_blk = 1'b0;
    end
end

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln28_fu_809_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln28_fu_809_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0 = p_cast4328_fu_1411_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0 = p_cast4325_fu_1262_p1;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state47))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0 = empty_709_fu_1395_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0 = empty_680_fu_1246_p1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((p_cast8_reg_2258 == 2'd1) & (1'b1 == ap_CS_fsm_state91)) | ((p_cast_reg_2192 == 2'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0 = 1'b1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0 = p_cast4328_fu_1411_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0 = zext_ln99_6_fu_1294_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0 = p_cast4325_fu_1262_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0 = zext_ln99_fu_998_p1;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state47))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0 = empty_709_fu_1395_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0 = left_1_reg_2222;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0 = empty_680_fu_1246_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0 = left_reg_2150;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln97_1_fu_1303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state58)) | ((icmp_ln97_fu_1007_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((p_cast8_reg_2258 == 2'd0) & (1'b1 == ap_CS_fsm_state91)) | ((p_cast_reg_2192 == 2'd0) & (1'b1 == ap_CS_fsm_state47)))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0 = 1'b1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0 = p_cast4328_fu_1411_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0 = zext_ln100_3_fu_1336_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0 = p_cast4325_fu_1262_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0 = zext_ln100_1_fu_1040_p1;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state26))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0 = empty_709_fu_1395_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0 = right_1_reg_2227;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0 = empty_680_fu_1246_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0 = right_reg_2155;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state26) | (~(p_cast8_reg_2258 == 2'd1) & ~(p_cast8_reg_2258 == 2'd0) & (1'b1 == ap_CS_fsm_state91)) | (~(p_cast_reg_2192 == 2'd1) & ~(p_cast_reg_2192 == 2'd0) & (1'b1 == ap_CS_fsm_state47)))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0 = 1'b1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if (((icmp_ln71_reg_2498 == 1'd1) & (1'b1 == ap_CS_fsm_state147))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state139)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_conv1_Pipeline_5_fu_737_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state131)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_conv1_Pipeline_3_fu_715_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if (((icmp_ln71_reg_2498 == 1'd1) & (1'b1 == ap_CS_fsm_state147))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state139)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_conv1_Pipeline_5_fu_737_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state131)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_conv1_Pipeline_3_fu_715_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else if (((icmp_ln71_reg_2498 == 1'd1) & (1'b1 == ap_CS_fsm_state147))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else if (((icmp_ln71_reg_2498 == 1'd1) & (1'b1 == ap_CS_fsm_state147))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if (((icmp_ln71_reg_2498 == 1'd1) & (1'b1 == ap_CS_fsm_state147))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state139)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_conv1_Pipeline_5_fu_737_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state131)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_conv1_Pipeline_3_fu_715_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if (((icmp_ln71_reg_2498 == 1'd1) & (1'b1 == ap_CS_fsm_state147))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state139)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_conv1_Pipeline_5_fu_737_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state131)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_conv1_Pipeline_3_fu_715_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else if (((icmp_ln71_reg_2498 == 1'd1) & (1'b1 == ap_CS_fsm_state147))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_conv1_Pipeline_BW8_fu_758_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else if (((icmp_ln71_reg_2498 == 1'd1) & (1'b1 == ap_CS_fsm_state147))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_conv1_Pipeline_BW_fu_749_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_conv1_Pipeline_RELU7_fu_727_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_conv1_Pipeline_RELU_fu_705_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state127)) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln97_fu_1007_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_1025_ap_start = 1'b1;
    end else begin
        grp_fu_1025_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond237_013_fu_1049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        grp_fu_1067_ap_start = 1'b1;
    end else begin
        grp_fu_1067_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state47))) begin
        grp_fu_1067_ce = 1'b1;
    end else begin
        grp_fu_1067_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln97_1_fu_1303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state58))) begin
        grp_fu_1321_ap_start = 1'b1;
    end else begin
        grp_fu_1321_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond237_115_fu_1345_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        grp_fu_1363_ap_start = 1'b1;
    end else begin
        grp_fu_1363_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state91))) begin
        grp_fu_1363_ce = 1'b1;
    end else begin
        grp_fu_1363_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_fu_2525_ce = grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2525_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        grp_fu_2525_ce = grp_conv1_Pipeline_RELU_fu_705_grp_fu_2525_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        grp_fu_2525_ce = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2525_p_ce;
    end else begin
        grp_fu_2525_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_fu_2525_p0 = grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2525_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        grp_fu_2525_p0 = grp_conv1_Pipeline_RELU_fu_705_grp_fu_2525_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        grp_fu_2525_p0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2525_p_din0;
    end else begin
        grp_fu_2525_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_fu_2525_p1 = grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2525_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        grp_fu_2525_p1 = grp_conv1_Pipeline_RELU_fu_705_grp_fu_2525_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        grp_fu_2525_p1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2525_p_din1;
    end else begin
        grp_fu_2525_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        grp_fu_2529_ce = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2529_p_ce;
    end else begin
        grp_fu_2529_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        grp_fu_2533_ce = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2533_p_ce;
    end else begin
        grp_fu_2533_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        grp_fu_2537_ce = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2537_p_ce;
    end else begin
        grp_fu_2537_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        grp_fu_2541_ce = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2541_p_ce;
    end else begin
        grp_fu_2541_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        grp_fu_2545_ce = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2545_p_ce;
    end else begin
        grp_fu_2545_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        grp_fu_2549_ce = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2549_p_ce;
    end else begin
        grp_fu_2549_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        grp_fu_2553_ce = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2553_p_ce;
    end else begin
        grp_fu_2553_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        grp_fu_2557_ce = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2557_p_ce;
    end else begin
        grp_fu_2557_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_fu_2561_ce = grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2561_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        grp_fu_2561_ce = grp_conv1_Pipeline_RELU_fu_705_grp_fu_2561_p_ce;
    end else begin
        grp_fu_2561_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_fu_2561_opcode = grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2561_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        grp_fu_2561_opcode = grp_conv1_Pipeline_RELU_fu_705_grp_fu_2561_p_opcode;
    end else begin
        grp_fu_2561_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_fu_2561_p0 = grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2561_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        grp_fu_2561_p0 = grp_conv1_Pipeline_RELU_fu_705_grp_fu_2561_p_din0;
    end else begin
        grp_fu_2561_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_fu_2561_p1 = grp_conv1_Pipeline_RELU7_fu_727_grp_fu_2561_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        grp_fu_2561_p1 = grp_conv1_Pipeline_RELU_fu_705_grp_fu_2561_p_din1;
    end else begin
        grp_fu_2561_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_767_p0 = bh_1_fu_1093_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_767_p0 = bh_reg_527;
    end else begin
        grp_fu_767_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state4))) begin
        i1_blk_n_AR = m_axi_i1_ARREADY;
    end else begin
        i1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state12))) begin
        i1_blk_n_R = m_axi_i1_RVALID;
    end else begin
        i1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state129))) begin
        i2_blk_n_AW = m_axi_i2_AWREADY;
    end else begin
        i2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state144) | ((icmp_ln134_reg_2423 == 1'd1) & (1'b1 == ap_CS_fsm_state136)))) begin
        i2_blk_n_B = m_axi_i2_BVALID;
    end else begin
        i2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state92))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state127))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) & (m_axi_i1_ARREADY == 1'b1))) begin
        m_axi_i1_ARADDR = i1_addr_3_reg_2216;
    end else if ((((1'b1 == ap_CS_fsm_state71) & (m_axi_i1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state48) & (m_axi_i1_ARREADY == 1'b1)))) begin
        m_axi_i1_ARADDR = i1_addr_2_reg_2210;
    end else if (((1'b1 == ap_CS_fsm_state5) & (m_axi_i1_ARREADY == 1'b1))) begin
        m_axi_i1_ARADDR = i1_addr_1_reg_2144;
    end else if ((((1'b1 == ap_CS_fsm_state27) & (m_axi_i1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (m_axi_i1_ARREADY == 1'b1)))) begin
        m_axi_i1_ARADDR = i1_addr_reg_2138;
    end else begin
        m_axi_i1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state71) & (m_axi_i1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state27) & (m_axi_i1_ARREADY == 1'b1)))) begin
        m_axi_i1_ARLEN = 32'd255;
    end else if ((((1'b1 == ap_CS_fsm_state49) & (m_axi_i1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state48) & (m_axi_i1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state5) & (m_axi_i1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (m_axi_i1_ARREADY == 1'b1)))) begin
        m_axi_i1_ARLEN = 32'd1;
    end else begin
        m_axi_i1_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state49) & (m_axi_i1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (m_axi_i1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state48) & (m_axi_i1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state5) & (m_axi_i1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state27) & (m_axi_i1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (m_axi_i1_ARREADY == 1'b1)))) begin
        m_axi_i1_ARVALID = 1'b1;
    end else begin
        m_axi_i1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_i1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state57)) | ((m_axi_i1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state90)) | ((m_axi_i1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state56)) | ((m_axi_i1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((m_axi_i1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state46)) | ((m_axi_i1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12)))) begin
        m_axi_i1_RREADY = 1'b1;
    end else begin
        m_axi_i1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((m_axi_i2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU7_fu_727_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state137))) begin
        m_axi_i2_AWADDR = sext_ln149_2_fu_1976_p1;
    end else if ((~((m_axi_i2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU_fu_705_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state129))) begin
        m_axi_i2_AWADDR = sext_ln149_fu_1951_p1;
    end else if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_AWADDR = grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_AWADDR = grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWADDR;
    end else begin
        m_axi_i2_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_AWBURST = grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_AWBURST = grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWBURST;
    end else begin
        m_axi_i2_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_AWCACHE = grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_AWCACHE = grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWCACHE;
    end else begin
        m_axi_i2_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_AWID = grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWID;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_AWID = grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWID;
    end else begin
        m_axi_i2_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((~((m_axi_i2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU7_fu_727_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state137)) | (~((m_axi_i2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU_fu_705_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state129)))) begin
        m_axi_i2_AWLEN = 32'd255;
    end else if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_AWLEN = grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_AWLEN = grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWLEN;
    end else begin
        m_axi_i2_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_AWLOCK = grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_AWLOCK = grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWLOCK;
    end else begin
        m_axi_i2_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_AWPROT = grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_AWPROT = grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWPROT;
    end else begin
        m_axi_i2_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_AWQOS = grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_AWQOS = grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWQOS;
    end else begin
        m_axi_i2_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_AWREGION = grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_AWREGION = grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWREGION;
    end else begin
        m_axi_i2_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_AWSIZE = grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_AWSIZE = grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWSIZE;
    end else begin
        m_axi_i2_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_AWUSER = grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_AWUSER = grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWUSER;
    end else begin
        m_axi_i2_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((~((m_axi_i2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU7_fu_727_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state137)) | (~((m_axi_i2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU_fu_705_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state129)))) begin
        m_axi_i2_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_AWVALID = grp_conv1_Pipeline_5_fu_737_m_axi_i2_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_AWVALID = grp_conv1_Pipeline_3_fu_715_m_axi_i2_AWVALID;
    end else begin
        m_axi_i2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_i2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state144)) | (~((icmp_ln134_reg_2423 == 1'd1) & (m_axi_i2_BVALID == 1'b0)) & (icmp_ln134_reg_2423 == 1'd1) & (1'b1 == ap_CS_fsm_state136)))) begin
        m_axi_i2_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_BREADY = grp_conv1_Pipeline_5_fu_737_m_axi_i2_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_BREADY = grp_conv1_Pipeline_3_fu_715_m_axi_i2_BREADY;
    end else begin
        m_axi_i2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_WDATA = grp_conv1_Pipeline_5_fu_737_m_axi_i2_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_WDATA = grp_conv1_Pipeline_3_fu_715_m_axi_i2_WDATA;
    end else begin
        m_axi_i2_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_WID = grp_conv1_Pipeline_5_fu_737_m_axi_i2_WID;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_WID = grp_conv1_Pipeline_3_fu_715_m_axi_i2_WID;
    end else begin
        m_axi_i2_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_WLAST = grp_conv1_Pipeline_5_fu_737_m_axi_i2_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_WLAST = grp_conv1_Pipeline_3_fu_715_m_axi_i2_WLAST;
    end else begin
        m_axi_i2_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_WSTRB = grp_conv1_Pipeline_5_fu_737_m_axi_i2_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_WSTRB = grp_conv1_Pipeline_3_fu_715_m_axi_i2_WSTRB;
    end else begin
        m_axi_i2_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_WUSER = grp_conv1_Pipeline_5_fu_737_m_axi_i2_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_WUSER = grp_conv1_Pipeline_3_fu_715_m_axi_i2_WUSER;
    end else begin
        m_axi_i2_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138))) begin
        m_axi_i2_WVALID = grp_conv1_Pipeline_5_fu_737_m_axi_i2_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130))) begin
        m_axi_i2_WVALID = grp_conv1_Pipeline_3_fu_715_m_axi_i2_WVALID;
    end else begin
        m_axi_i2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_w1_ARREADY == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state114)) begin
            m_axi_w1_ARADDR = w1_addr_1_reg_2346;
        end else if ((1'b1 == ap_CS_fsm_state103)) begin
            m_axi_w1_ARADDR = w1_addr_reg_2314;
        end else begin
            m_axi_w1_ARADDR = 'bx;
        end
    end else begin
        m_axi_w1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((m_axi_w1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state114)) | ((m_axi_w1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state103)))) begin
        m_axi_w1_ARVALID = 1'b1;
    end else begin
        m_axi_w1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_w1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state112)) | (~((exitcond24417_reg_2363 == 1'd0) & (m_axi_w1_RVALID == 1'b0)) & (exitcond24417_reg_2363 == 1'd0) & (1'b1 == ap_CS_fsm_state123)))) begin
        m_axi_w1_RREADY = 1'b1;
    end else begin
        m_axi_w1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1 = p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82_reg_2372;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1 = p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81_reg_2320;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1;
    end else begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0;
    end else begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state113))) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1;
    end else begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_d1 = empty_700_reg_2382;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_d1 = empty_692_reg_2352;
    end else begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln114_reg_2276 == 1'd0) & (1'b1 == ap_CS_fsm_state124)) | ((trunc_ln114_reg_2276 == 1'd0) & (1'b1 == ap_CS_fsm_state113)))) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_we1 = 1'b1;
    end else begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1 = p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82_reg_2377;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1 = p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81_reg_2325;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1;
    end else begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0;
    end else begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state113))) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1;
    end else begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_d1 = empty_700_reg_2382;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_d1 = empty_692_reg_2352;
    end else begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln114_reg_2276 == 1'd1) & (1'b1 == ap_CS_fsm_state124)) | ((trunc_ln114_reg_2276 == 1'd1) & (1'b1 == ap_CS_fsm_state113)))) begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_we1 = 1'b1;
    end else begin
        p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state103))) begin
        w1_blk_n_AR = m_axi_w1_ARREADY;
    end else begin
        w1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state112) | ((exitcond24417_reg_2363 == 1'd0) & (1'b1 == ap_CS_fsm_state123)))) begin
        w1_blk_n_R = m_axi_w1_RVALID;
    end else begin
        w1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln28_fu_809_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (m_axi_i1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (m_axi_i1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((m_axi_i1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((m_axi_i1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln97_fu_1007_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (m_axi_i1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((icmp_ln87_fu_1104_p2 == 1'd1) & (exitcond237_013_fu_1049_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else if (((icmp_ln87_fu_1104_p2 == 1'd0) & (exitcond237_013_fu_1049_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((m_axi_i1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state48 : begin
            if (((1'b1 == ap_CS_fsm_state48) & (m_axi_i1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            if (((1'b1 == ap_CS_fsm_state49) & (m_axi_i1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((m_axi_i1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            if (((m_axi_i1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            if (((icmp_ln97_1_fu_1303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state71 : begin
            if (((1'b1 == ap_CS_fsm_state71) & (m_axi_i1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            if (((exitcond237_115_fu_1345_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            if (((m_axi_i1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state90))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state92 : begin
            if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state92))) begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            if (((tmp_528_fu_1418_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state100))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end
        end
        ap_ST_fsm_state101 : begin
            if (((icmp_ln114_fu_1448_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state101))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state125;
            end
        end
        ap_ST_fsm_state102 : begin
            if (((icmp_ln116_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
                ap_NS_fsm = ap_ST_fsm_state111;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end
        end
        ap_ST_fsm_state103 : begin
            if (((m_axi_w1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state103))) begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            if (((1'b1 == ap_CS_fsm_state111) & ((icmp_ln116_reg_2305 == 1'd0) | ((icmp_ln116_1_fu_1664_p2 == 1'd0) & (exitcond24316_fu_1605_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end else if (((icmp_ln116_1_fu_1664_p2 == 1'd1) & (exitcond24316_fu_1605_p2 == 1'd1) & (icmp_ln116_reg_2305 == 1'd1) & (1'b1 == ap_CS_fsm_state111))) begin
                ap_NS_fsm = ap_ST_fsm_state114;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state112;
            end
        end
        ap_ST_fsm_state112 : begin
            if (((m_axi_w1_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state112))) begin
                ap_NS_fsm = ap_ST_fsm_state113;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state112;
            end
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state114 : begin
            if (((m_axi_w1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state114))) begin
                ap_NS_fsm = ap_ST_fsm_state115;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state114;
            end
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            if ((~((exitcond24417_reg_2363 == 1'd0) & (m_axi_w1_RVALID == 1'b0)) & (exitcond24417_reg_2363 == 1'd1) & (1'b1 == ap_CS_fsm_state123))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else if ((~((exitcond24417_reg_2363 == 1'd0) & (m_axi_w1_RVALID == 1'b0)) & (exitcond24417_reg_2363 == 1'd0) & (1'b1 == ap_CS_fsm_state123))) begin
                ap_NS_fsm = ap_ST_fsm_state124;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state123;
            end
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state125 : begin
            if (((grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state125))) begin
                ap_NS_fsm = ap_ST_fsm_state126;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state125;
            end
        end
        ap_ST_fsm_state126 : begin
            if (((icmp_ln133_fu_1730_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state126))) begin
                ap_NS_fsm = ap_ST_fsm_state145;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state127;
            end
        end
        ap_ST_fsm_state127 : begin
            if (((m_axi_gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state127))) begin
                ap_NS_fsm = ap_ST_fsm_state128;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state127;
            end
        end
        ap_ST_fsm_state128 : begin
            if (((icmp_ln134_fu_1800_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state128))) begin
                ap_NS_fsm = ap_ST_fsm_state136;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state129;
            end
        end
        ap_ST_fsm_state129 : begin
            if ((~((m_axi_i2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU_fu_705_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state129))) begin
                ap_NS_fsm = ap_ST_fsm_state130;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state129;
            end
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            if (((1'b1 == ap_CS_fsm_state131) & (grp_conv1_Pipeline_3_fu_715_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state132;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state131;
            end
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            if ((~((icmp_ln134_reg_2423 == 1'd1) & (m_axi_i2_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state136) & ((icmp_ln134_1_reg_2450 == 1'd1) | (icmp_ln134_reg_2423 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state126;
            end else if ((~((icmp_ln134_reg_2423 == 1'd1) & (m_axi_i2_BVALID == 1'b0)) & (icmp_ln134_1_reg_2450 == 1'd0) & (icmp_ln134_reg_2423 == 1'd1) & (1'b1 == ap_CS_fsm_state136))) begin
                ap_NS_fsm = ap_ST_fsm_state137;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state136;
            end
        end
        ap_ST_fsm_state137 : begin
            if ((~((m_axi_i2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU7_fu_727_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state137))) begin
                ap_NS_fsm = ap_ST_fsm_state138;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state137;
            end
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            if (((1'b1 == ap_CS_fsm_state139) & (grp_conv1_Pipeline_5_fu_737_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state140;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state139;
            end
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            if (((m_axi_i2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state144))) begin
                ap_NS_fsm = ap_ST_fsm_state128;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state144;
            end
        end
        ap_ST_fsm_state145 : begin
            if (((icmp_ln70_fu_1986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state145))) begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state146;
            end
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            if (((1'b1 == ap_CS_fsm_state147) & (1'b0 == ap_block_state147_on_subcall_done) & ((icmp_ln71_1_fu_2068_p2 == 1'd1) | (icmp_ln71_reg_2498 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state145;
            end else if (((icmp_ln71_1_fu_2068_p2 == 1'd0) & (icmp_ln71_reg_2498 == 1'd1) & (1'b1 == ap_CS_fsm_state147) & (1'b0 == ap_block_state147_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state148;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state147;
            end
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            if (((1'b1 == ap_CS_fsm_state149) & (grp_conv1_Pipeline_BW8_fu_758_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state146;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state149;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_2_fu_1035_p2 = (trunc_ln99_reg_2160 + zext_ln100_fu_1031_p1);

assign add_ln100_3_fu_1331_p2 = (trunc_ln87_reg_2201 + zext_ln100_2_fu_1327_p1);

assign add_ln114_1_fu_1454_p2 = (bout_reg_595 + 4'd1);

assign add_ln114_fu_1460_p2 = (zext_ln114_fu_1444_p1 + trunc_ln129_reg_2270);

assign add_ln116_fu_1724_p2 = (k_reg_606 + 4'd2);

assign add_ln133_fu_1736_p2 = (bout_1_reg_640 + 4'd1);

assign add_ln134_1_fu_1810_p2 = (trunc_ln140_reg_2418 + zext_ln140_2_fu_1806_p1);

assign add_ln134_2_fu_1939_p2 = (trunc_ln140_1_fu_1932_p1 + zext_ln140_3_fu_1935_p1);

assign add_ln134_fu_1970_p2 = (bh_2_reg_652 + 5'd2);

assign add_ln137_1_fu_1824_p2 = (zext_ln134_fu_1820_p1 + zext_ln130_reg_2115);

assign add_ln137_2_fu_1863_p2 = ($signed(sext_ln137_fu_1859_p1) + $signed(add_ln137_reg_2401));

assign add_ln137_3_fu_1888_p2 = (zext_ln137_3_fu_1884_p1 + zext_ln130_reg_2115);

assign add_ln137_4_fu_1927_p2 = ($signed(sext_ln137_1_fu_1923_p1) + $signed(add_ln137_reg_2401));

assign add_ln137_fu_1765_p2 = (zext_ln137_fu_1761_p1 + output_ftmap);

assign add_ln28_fu_1430_p2 = (h_2_fu_252 + 8'd15);

assign add_ln32_fu_2024_p2 = (out_reg_583 + 7'd8);

assign add_ln56_1_fu_1134_p2 = ($signed(or_ln91_fu_1110_p2) + $signed(sext_ln87_reg_2127));

assign add_ln56_fu_856_p2 = ($signed(trunc_ln91_fu_833_p1) + $signed(sext_ln87_reg_2127));

assign add_ln70_fu_1992_p2 = (o_2_reg_664 + 4'd1);

assign add_ln71_1_fu_2040_p2 = (trunc_ln75_reg_2488 + zext_ln75_3_fu_2036_p1);

assign add_ln71_2_fu_2063_p2 = (trunc_ln75_1_reg_2507 + zext_ln75_4_fu_2059_p1);

assign add_ln71_fu_2074_p2 = (h_reg_675 + 5'd2);

assign add_ln87_fu_1389_p2 = ($signed(bh_reg_527) + $signed(64'd2));

assign add_ln91_2_fu_837_p2 = ($signed(bh_reg_527) + $signed(sext_ln91_reg_2121));

assign add_ln91_3_fu_1115_p2 = ($signed(bh_1_fu_1093_p2) + $signed(sext_ln91_reg_2121));

assign add_ln91_fu_819_p2 = ($signed(zext_ln130_fu_815_p1) + $signed(9'd508));

assign add_ln93_2_fu_1195_p2 = ($signed(sext_ln93_8_fu_1191_p1) + $signed(input_ftmap));

assign add_ln93_fu_917_p2 = ($signed(sext_ln93_5_fu_913_p1) + $signed(input_ftmap));

assign add_ln94_1_fu_1220_p2 = (add_ln93_2_fu_1195_p2 + 64'd1016);

assign add_ln94_fu_942_p2 = (add_ln93_fu_917_p2 + 64'd1016);

assign add_ln97_1_fu_1309_p2 = (p_1_reg_561 + 3'd1);

assign add_ln97_fu_1013_p2 = (p_reg_539 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state131 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state136 = ap_CS_fsm[32'd135];

assign ap_CS_fsm_state137 = ap_CS_fsm[32'd136];

assign ap_CS_fsm_state138 = ap_CS_fsm[32'd137];

assign ap_CS_fsm_state139 = ap_CS_fsm[32'd138];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state144 = ap_CS_fsm[32'd143];

assign ap_CS_fsm_state145 = ap_CS_fsm[32'd144];

assign ap_CS_fsm_state146 = ap_CS_fsm[32'd145];

assign ap_CS_fsm_state147 = ap_CS_fsm[32'd146];

assign ap_CS_fsm_state148 = ap_CS_fsm[32'd147];

assign ap_CS_fsm_state149 = ap_CS_fsm[32'd148];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

always @ (*) begin
    ap_block_state123 = ((exitcond24417_reg_2363 == 1'd0) & (m_axi_w1_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state136 = ((icmp_ln134_reg_2423 == 1'd1) & (m_axi_i2_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state136_ignore_call0 = ((icmp_ln134_reg_2423 == 1'd1) & (m_axi_i2_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state147_on_subcall_done = ((icmp_ln71_reg_2498 == 1'd1) & (grp_conv1_Pipeline_BW_fu_749_ap_done == 1'b0));
end

assign arrayidx36612_sum_i_0_fu_1061_p2 = (loop_index_i_0_cast_fu_1045_p1 + 9'd4);

assign arrayidx36612_sum_i_1_fu_1357_p2 = (loop_index_i_1_cast_fu_1341_p1 + 9'd4);

assign bh_1_fu_1093_p2 = (bh_reg_527 | 64'd1);

assign empty_679_fu_1055_p2 = (loop_index_i_0_reg_550 + 8'd1);

assign empty_680_fu_1246_p1 = reg_773;

assign empty_682_fu_1257_p2 = (trunc_ln99_reg_2160 + p_cast4316_fu_1253_p1);

assign empty_684_fu_1493_p0 = empty_684_fu_1493_p00;

assign empty_684_fu_1493_p00 = add_ln114_fu_1460_p2;

assign empty_684_fu_1493_p1 = 15'd324;

assign empty_685_fu_1503_p2 = (p_cast29_fu_1499_p1 + conv1_weights);

assign empty_686_fu_1512_p2 = (zext_ln114_2_reg_2288 + k_cast_fu_1508_p1);

assign empty_687_fu_1529_p2 = (p_shl_fu_1521_p3 + p_cast4319_fu_1517_p1);

assign empty_688_fu_1565_p2 = (p_cast34_fu_1561_p1 + empty_685_reg_2294);

assign empty_690_fu_1594_p2 = (empty_687_reg_2300 + loop_index_0_i_cast4320_fu_1590_p1);

assign empty_691_fu_1611_p2 = (loop_index_0_i_reg_618 + 4'd1);

assign empty_692_fu_1690_p1 = m_axi_w1_RDATA;

assign empty_693_fu_1617_p2 = (k_reg_606 | 4'd1);

assign empty_694_fu_1627_p2 = (zext_ln114_2_reg_2288 + p_cast4321_fu_1623_p1);

assign empty_695_fu_1644_p2 = (p_shl2_fu_1636_p3 + p_cast4322_fu_1632_p1);

assign empty_696_fu_1659_p2 = (tmp1_cast_fu_1655_p1 + empty_685_reg_2294);

assign empty_698_fu_1698_p2 = (empty_695_reg_2338 + loop_index_1_i_cast4323_fu_1694_p1);

assign empty_699_fu_1709_p2 = (loop_index_1_i_reg_629 + 4'd1);

assign empty_700_fu_1720_p1 = m_axi_w1_RDATA;

assign empty_701_fu_1746_p2 = (zext_ln133_fu_1742_p1 + trunc_ln129_reg_2270);

assign empty_702_fu_1792_p1 = m_axi_gmem_RDATA;

assign empty_708_fu_1351_p2 = (loop_index_i_1_reg_572 + 8'd1);

assign empty_709_fu_1395_p1 = reg_777;

assign empty_711_fu_1406_p2 = (trunc_ln87_reg_2201 + p_cast4317_fu_1402_p1);

assign exitcond237_013_fu_1049_p2 = ((loop_index_i_0_reg_550 == 8'd255) ? 1'b1 : 1'b0);

assign exitcond237_115_fu_1345_p2 = ((loop_index_i_1_reg_572 == 8'd255) ? 1'b1 : 1'b0);

assign exitcond24316_fu_1605_p2 = ((loop_index_0_i_reg_618 == 4'd9) ? 1'b1 : 1'b0);

assign exitcond24417_fu_1703_p2 = ((loop_index_1_i_reg_629 == 4'd9) ? 1'b1 : 1'b0);

assign grp_conv1_Pipeline_3_fu_715_ap_start = grp_conv1_Pipeline_3_fu_715_ap_start_reg;

assign grp_conv1_Pipeline_5_fu_737_ap_start = grp_conv1_Pipeline_5_fu_737_ap_start_reg;

assign grp_conv1_Pipeline_BW8_fu_758_ap_start = grp_conv1_Pipeline_BW8_fu_758_ap_start_reg;

assign grp_conv1_Pipeline_BW_fu_749_ap_start = grp_conv1_Pipeline_BW_fu_749_ap_start_reg;

assign grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_start = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_start_reg;

assign grp_conv1_Pipeline_RELU7_fu_727_ap_start = grp_conv1_Pipeline_RELU7_fu_727_ap_start_reg;

assign grp_conv1_Pipeline_RELU_fu_705_ap_start = grp_conv1_Pipeline_RELU_fu_705_ap_start_reg;

assign grp_fu_1025_p0 = ($signed(zext_ln97_fu_1003_p1) + $signed(9'd259));

assign grp_fu_1025_p1 = 9'd88;

assign grp_fu_1067_p1 = 9'd88;

assign grp_fu_1321_p0 = ($signed(zext_ln97_1_fu_1299_p1) + $signed(9'd259));

assign grp_fu_1321_p1 = 9'd88;

assign grp_fu_1363_p1 = 9'd88;

assign grp_fu_561_p_ce = grp_fu_2525_ce;

assign grp_fu_561_p_din0 = grp_fu_2525_p0;

assign grp_fu_561_p_din1 = grp_fu_2525_p1;

assign grp_fu_561_p_opcode = 2'd0;

assign grp_fu_565_p_ce = grp_fu_2529_ce;

assign grp_fu_565_p_din0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2529_p_din0;

assign grp_fu_565_p_din1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2529_p_din1;

assign grp_fu_565_p_opcode = 2'd0;

assign grp_fu_569_p_ce = grp_fu_2533_ce;

assign grp_fu_569_p_din0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2533_p_din0;

assign grp_fu_569_p_din1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2533_p_din1;

assign grp_fu_569_p_opcode = 2'd0;

assign grp_fu_573_p_ce = grp_fu_2537_ce;

assign grp_fu_573_p_din0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2537_p_din0;

assign grp_fu_573_p_din1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2537_p_din1;

assign grp_fu_573_p_opcode = 2'd0;

assign grp_fu_577_p_ce = grp_fu_2541_ce;

assign grp_fu_577_p_din0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2541_p_din0;

assign grp_fu_577_p_din1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2541_p_din1;

assign grp_fu_577_p_opcode = 2'd0;

assign grp_fu_581_p_ce = grp_fu_2545_ce;

assign grp_fu_581_p_din0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2545_p_din0;

assign grp_fu_581_p_din1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2545_p_din1;

assign grp_fu_585_p_ce = grp_fu_2549_ce;

assign grp_fu_585_p_din0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2549_p_din0;

assign grp_fu_585_p_din1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2549_p_din1;

assign grp_fu_589_p_ce = grp_fu_2553_ce;

assign grp_fu_589_p_din0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2553_p_din0;

assign grp_fu_589_p_din1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2553_p_din1;

assign grp_fu_593_p_ce = grp_fu_2557_ce;

assign grp_fu_593_p_din0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2557_p_din0;

assign grp_fu_593_p_din1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_687_grp_fu_2557_p_din1;

assign grp_fu_597_p_ce = grp_fu_2561_ce;

assign grp_fu_597_p_din0 = grp_fu_2561_p0;

assign grp_fu_597_p_din1 = grp_fu_2561_p1;

assign grp_fu_597_p_opcode = grp_fu_2561_opcode;

assign grp_fu_767_p1 = 64'd88;

assign hclamp_1_fu_1153_p3 = ((or_ln55_1_fu_1147_p2[0:0] == 1'b1) ? select_ln55_3_fu_1139_p3 : add_ln56_1_fu_1134_p2);

assign hclamp_fu_875_p3 = ((or_ln55_fu_869_p2[0:0] == 1'b1) ? select_ln55_fu_861_p3 : add_ln56_fu_856_p2);

assign icmp_ln114_fu_1448_p2 = ((bout_reg_595 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln116_1_fu_1664_p2 = ((empty_693_fu_1617_p2 < 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln116_fu_1535_p2 = ((k_reg_606 < 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_1730_p2 = ((bout_1_reg_640 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln134_1_fu_1945_p2 = ((or_ln137_fu_1878_p2 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln134_fu_1800_p2 = ((bh_2_reg_652 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_809_p2 = ((h_2_fu_252 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln56_1_fu_1128_p2 = (($signed(add_ln91_3_fu_1115_p2) > $signed(64'd254)) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_850_p2 = (($signed(add_ln91_2_fu_837_p2) > $signed(64'd254)) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_1986_p2 = ((o_2_reg_664 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln71_1_fu_2068_p2 = ((or_ln71_fu_2053_p2 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_2030_p2 = ((h_reg_675 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_1104_p2 = ((bh_1_fu_1093_p2 == 64'd23) ? 1'b1 : 1'b0);

assign icmp_ln97_1_fu_1303_p2 = ((p_1_reg_561 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln97_fu_1007_p2 = ((p_reg_539 == 3'd4) ? 1'b1 : 1'b0);

assign k_cast_fu_1508_p1 = k_reg_606;

assign left_1_fu_1269_p1 = reg_777;

assign left_fu_968_p1 = reg_773;

assign loop_index_0_i_cast4320_fu_1590_p1 = loop_index_0_i_reg_618;

assign loop_index_1_i_cast4323_fu_1694_p1 = loop_index_1_i_reg_629;

assign loop_index_i_0_cast_fu_1045_p1 = loop_index_i_0_reg_550;

assign loop_index_i_1_cast_fu_1341_p1 = loop_index_i_1_reg_572;

assign lshr_ln_fu_1469_p4 = {{bout_reg_595[2:1]}};

assign m_axi_gmem_ARADDR = gmem_addr_reg_2103;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd64;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign m_axi_i1_ARBURST = 2'd0;

assign m_axi_i1_ARCACHE = 4'd0;

assign m_axi_i1_ARID = 1'd0;

assign m_axi_i1_ARLOCK = 2'd0;

assign m_axi_i1_ARPROT = 3'd0;

assign m_axi_i1_ARQOS = 4'd0;

assign m_axi_i1_ARREGION = 4'd0;

assign m_axi_i1_ARSIZE = 3'd0;

assign m_axi_i1_ARUSER = 1'd0;

assign m_axi_i1_AWADDR = 64'd0;

assign m_axi_i1_AWBURST = 2'd0;

assign m_axi_i1_AWCACHE = 4'd0;

assign m_axi_i1_AWID = 1'd0;

assign m_axi_i1_AWLEN = 32'd0;

assign m_axi_i1_AWLOCK = 2'd0;

assign m_axi_i1_AWPROT = 3'd0;

assign m_axi_i1_AWQOS = 4'd0;

assign m_axi_i1_AWREGION = 4'd0;

assign m_axi_i1_AWSIZE = 3'd0;

assign m_axi_i1_AWUSER = 1'd0;

assign m_axi_i1_AWVALID = 1'b0;

assign m_axi_i1_BREADY = 1'b0;

assign m_axi_i1_WDATA = 32'd0;

assign m_axi_i1_WID = 1'd0;

assign m_axi_i1_WLAST = 1'b0;

assign m_axi_i1_WSTRB = 4'd0;

assign m_axi_i1_WUSER = 1'd0;

assign m_axi_i1_WVALID = 1'b0;

assign m_axi_i2_ARADDR = 64'd0;

assign m_axi_i2_ARBURST = 2'd0;

assign m_axi_i2_ARCACHE = 4'd0;

assign m_axi_i2_ARID = 1'd0;

assign m_axi_i2_ARLEN = 32'd0;

assign m_axi_i2_ARLOCK = 2'd0;

assign m_axi_i2_ARPROT = 3'd0;

assign m_axi_i2_ARQOS = 4'd0;

assign m_axi_i2_ARREGION = 4'd0;

assign m_axi_i2_ARSIZE = 3'd0;

assign m_axi_i2_ARUSER = 1'd0;

assign m_axi_i2_ARVALID = 1'b0;

assign m_axi_i2_RREADY = 1'b0;

assign m_axi_w1_ARBURST = 2'd0;

assign m_axi_w1_ARCACHE = 4'd0;

assign m_axi_w1_ARID = 1'd0;

assign m_axi_w1_ARLEN = 32'd9;

assign m_axi_w1_ARLOCK = 2'd0;

assign m_axi_w1_ARPROT = 3'd0;

assign m_axi_w1_ARQOS = 4'd0;

assign m_axi_w1_ARREGION = 4'd0;

assign m_axi_w1_ARSIZE = 3'd0;

assign m_axi_w1_ARUSER = 1'd0;

assign m_axi_w1_AWADDR = 64'd0;

assign m_axi_w1_AWBURST = 2'd0;

assign m_axi_w1_AWCACHE = 4'd0;

assign m_axi_w1_AWID = 1'd0;

assign m_axi_w1_AWLEN = 32'd0;

assign m_axi_w1_AWLOCK = 2'd0;

assign m_axi_w1_AWPROT = 3'd0;

assign m_axi_w1_AWQOS = 4'd0;

assign m_axi_w1_AWREGION = 4'd0;

assign m_axi_w1_AWSIZE = 3'd0;

assign m_axi_w1_AWUSER = 1'd0;

assign m_axi_w1_AWVALID = 1'b0;

assign m_axi_w1_BREADY = 1'b0;

assign m_axi_w1_WDATA = 32'd0;

assign m_axi_w1_WID = 1'd0;

assign m_axi_w1_WLAST = 1'b0;

assign m_axi_w1_WSTRB = 4'd0;

assign m_axi_w1_WUSER = 1'd0;

assign m_axi_w1_WVALID = 1'b0;

assign mul229_fu_1077_p0 = mul229_fu_1077_p00;

assign mul229_fu_1077_p00 = arrayidx36612_sum_i_0_fu_1061_p2;

assign mul229_fu_1077_p1 = 19'd745;

assign mul268_fu_1373_p0 = mul268_fu_1373_p00;

assign mul268_fu_1373_p00 = arrayidx36612_sum_i_1_fu_1357_p2;

assign mul268_fu_1373_p1 = 19'd745;

assign mul_ln137_fu_1755_p0 = mul_ln137_fu_1755_p00;

assign mul_ln137_fu_1755_p00 = empty_701_fu_1746_p2;

assign mul_ln137_fu_1755_p1 = 24'd260100;

assign or_ln137_fu_1878_p2 = (trunc_ln134_fu_1816_p1 | 4'd1);

assign or_ln55_1_fu_1147_p2 = (tmp_527_fu_1120_p3 | icmp_ln56_1_fu_1128_p2);

assign or_ln55_fu_869_p2 = (tmp_fu_842_p3 | icmp_ln56_fu_850_p2);

assign or_ln71_fu_2053_p2 = (trunc_ln71_fu_2049_p1 | 4'd1);

assign or_ln91_fu_1110_p2 = (trunc_ln91_reg_2133 | 32'd1);

assign p_cast29_fu_1499_p1 = empty_684_fu_1493_p2;

assign p_cast34_fu_1561_p1 = tmp_526_fu_1551_p4;

assign p_cast4316_fu_1253_p1 = grp_fu_1067_p2;

assign p_cast4317_fu_1402_p1 = grp_fu_1363_p2;

assign p_cast4319_fu_1517_p1 = empty_686_fu_1512_p2;

assign p_cast4321_fu_1623_p1 = empty_693_fu_1617_p2;

assign p_cast4322_fu_1632_p1 = empty_694_fu_1627_p2;

assign p_cast4325_fu_1262_p1 = empty_682_fu_1257_p2;

assign p_cast4328_fu_1411_p1 = empty_711_fu_1406_p2;

assign p_cast4330_fu_1599_p1 = empty_690_fu_1594_p2;

assign p_cast4336_fu_1715_p1 = empty_698_reg_2358;

assign p_shl2_fu_1636_p3 = {{empty_694_fu_1627_p2}, {3'd0}};

assign p_shl_fu_1521_p3 = {{empty_686_fu_1512_p2}, {3'd0}};

assign right_1_fu_1273_p1 = m_axi_i1_RDATA;

assign right_fu_972_p1 = m_axi_i1_RDATA;

assign select_ln55_3_fu_1139_p3 = ((tmp_527_fu_1120_p3[0:0] == 1'b1) ? 32'd0 : 32'd254);

assign select_ln55_fu_861_p3 = ((tmp_fu_842_p3[0:0] == 1'b1) ? 32'd0 : 32'd254);

assign sext_ln120_1_fu_1680_p1 = $signed(trunc_ln120_1_fu_1670_p4);

assign sext_ln120_fu_1580_p1 = $signed(trunc_ln6_fu_1570_p4);

assign sext_ln137_1_fu_1923_p1 = $signed(sub_ln137_1_fu_1917_p2);

assign sext_ln137_fu_1859_p1 = $signed(sub_ln137_fu_1853_p2);

assign sext_ln149_2_fu_1976_p1 = $signed(trunc_ln149_2_reg_2459);

assign sext_ln149_fu_1951_p1 = $signed(trunc_ln7_reg_2433);

assign sext_ln32_fu_791_p1 = $signed(trunc_ln_fu_781_p4);

assign sext_ln87_fu_829_p1 = add_ln91_fu_819_p2;

assign sext_ln91_fu_825_p1 = add_ln91_fu_819_p2;

assign sext_ln93_2_fu_932_p1 = $signed(trunc_ln4_fu_922_p4);

assign sext_ln93_3_fu_1210_p1 = $signed(trunc_ln93_1_fu_1200_p4);

assign sext_ln93_4_fu_903_p1 = $signed(shl_ln93_2_fu_895_p3);

assign sext_ln93_5_fu_913_p1 = $signed(sub_ln93_fu_907_p2);

assign sext_ln93_6_fu_1169_p1 = $signed(shl_ln93_3_fu_1161_p3);

assign sext_ln93_7_fu_1181_p1 = $signed(shl_ln93_4_fu_1173_p3);

assign sext_ln93_8_fu_1191_p1 = $signed(sub_ln93_1_fu_1185_p2);

assign sext_ln93_fu_891_p1 = $signed(shl_ln_fu_883_p3);

assign sext_ln94_1_fu_1236_p1 = $signed(trunc_ln94_1_fu_1226_p4);

assign sext_ln94_fu_958_p1 = $signed(trunc_ln5_fu_948_p4);

assign shl_ln137_1_fu_1841_p3 = {{add_ln137_1_fu_1824_p2}, {2'd0}};

assign shl_ln137_2_fu_1893_p3 = {{add_ln137_3_fu_1888_p2}, {10'd0}};

assign shl_ln137_3_fu_1905_p3 = {{add_ln137_3_fu_1888_p2}, {2'd0}};

assign shl_ln1_fu_1829_p3 = {{add_ln137_1_fu_1824_p2}, {10'd0}};

assign shl_ln93_2_fu_895_p3 = {{hclamp_fu_875_p3}, {2'd0}};

assign shl_ln93_3_fu_1161_p3 = {{hclamp_1_fu_1153_p3}, {10'd0}};

assign shl_ln93_4_fu_1173_p3 = {{hclamp_1_fu_1153_p3}, {2'd0}};

assign shl_ln_fu_883_p3 = {{hclamp_fu_875_p3}, {10'd0}};

assign sub_ln137_1_fu_1917_p2 = (zext_ln137_4_fu_1901_p1 - zext_ln137_5_fu_1913_p1);

assign sub_ln137_fu_1853_p2 = (zext_ln137_1_fu_1837_p1 - zext_ln137_2_fu_1849_p1);

assign sub_ln140_fu_1786_p2 = (zext_ln140_1_fu_1782_p1 - zext_ln140_fu_1770_p1);

assign sub_ln75_fu_2014_p2 = (zext_ln75_2_fu_2010_p1 - zext_ln75_fu_1998_p1);

assign sub_ln93_1_fu_1185_p2 = ($signed(sext_ln93_6_fu_1169_p1) - $signed(sext_ln93_7_fu_1181_p1));

assign sub_ln93_fu_907_p2 = ($signed(sext_ln93_fu_891_p1) - $signed(sext_ln93_4_fu_903_p1));

assign tmp1_cast_fu_1655_p1 = tmp1_fu_1650_p2;

assign tmp1_fu_1650_p2 = (tmp_526_reg_2309 + 9'd36);

assign tmp_525_fu_1541_p4 = {{k_reg_606[3:1]}};

assign tmp_526_fu_1551_p4 = {{{tmp_525_fu_1541_p4}, {k_reg_606}}, {2'd0}};

assign tmp_527_fu_1120_p3 = add_ln91_3_fu_1115_p2[32'd63];

assign tmp_528_fu_1418_p3 = out_reg_583[32'd6];

assign tmp_529_fu_1286_p3 = {{tmp_535_cast_fu_1277_p4}, {p_1_reg_561}};

assign tmp_530_fu_1479_p4 = {{{lshr_ln_fu_1469_p4}, {1'd0}}, {lshr_ln_fu_1469_p4}};

assign tmp_531_fu_1774_p3 = {{bout_1_reg_640}, {4'd0}};

assign tmp_532_cast_fu_980_p4 = {{grp_fu_767_p2[10:3]}};

assign tmp_532_fu_2002_p3 = {{o_2_reg_664}, {4'd0}};

assign tmp_535_cast_fu_1277_p4 = {{mul_ln99_1_reg_2196[10:3]}};

assign tmp_fu_842_p3 = add_ln91_2_fu_837_p2[32'd63];

assign tmp_s_fu_990_p3 = {{tmp_532_cast_fu_980_p4}, {p_reg_539}};

assign trunc_ln114_fu_1440_p1 = bout_reg_595[0:0];

assign trunc_ln120_1_fu_1670_p4 = {{empty_696_fu_1659_p2[63:2]}};

assign trunc_ln129_fu_1426_p1 = out_reg_583[5:0];

assign trunc_ln134_fu_1816_p1 = bh_2_reg_652[3:0];

assign trunc_ln140_1_fu_1932_p1 = sub_ln140_reg_2407[6:0];

assign trunc_ln140_fu_1796_p1 = sub_ln140_fu_1786_p2[6:0];

assign trunc_ln4_fu_922_p4 = {{add_ln93_fu_917_p2[63:2]}};

assign trunc_ln5_fu_948_p4 = {{add_ln94_fu_942_p2[63:2]}};

assign trunc_ln6_fu_1570_p4 = {{empty_688_fu_1565_p2[63:2]}};

assign trunc_ln71_fu_2049_p1 = h_reg_675[3:0];

assign trunc_ln75_1_fu_2046_p1 = sub_ln75_reg_2483[6:0];

assign trunc_ln75_fu_2020_p1 = sub_ln75_fu_2014_p2[6:0];

assign trunc_ln87_fu_1100_p1 = grp_fu_767_p2[10:0];

assign trunc_ln91_fu_833_p1 = bh_reg_527[31:0];

assign trunc_ln93_1_fu_1200_p4 = {{add_ln93_2_fu_1195_p2[63:2]}};

assign trunc_ln94_1_fu_1226_p4 = {{add_ln94_1_fu_1220_p2[63:2]}};

assign trunc_ln99_fu_976_p1 = grp_fu_767_p2[10:0];

assign trunc_ln_fu_781_p4 = {{conv1_biases[63:2]}};

assign zext_ln100_1_fu_1040_p1 = add_ln100_2_fu_1035_p2;

assign zext_ln100_2_fu_1327_p1 = grp_fu_1321_p2;

assign zext_ln100_3_fu_1336_p1 = add_ln100_3_fu_1331_p2;

assign zext_ln100_fu_1031_p1 = grp_fu_1025_p2;

assign zext_ln114_2_fu_1489_p1 = tmp_530_fu_1479_p4;

assign zext_ln114_fu_1444_p1 = bout_reg_595;

assign zext_ln130_fu_815_p1 = h_2_fu_252;

assign zext_ln133_fu_1742_p1 = bout_1_reg_640;

assign zext_ln134_fu_1820_p1 = bh_2_reg_652;

assign zext_ln137_1_fu_1837_p1 = shl_ln1_fu_1829_p3;

assign zext_ln137_2_fu_1849_p1 = shl_ln137_1_fu_1841_p3;

assign zext_ln137_3_fu_1884_p1 = or_ln137_fu_1878_p2;

assign zext_ln137_4_fu_1901_p1 = shl_ln137_2_fu_1893_p3;

assign zext_ln137_5_fu_1913_p1 = shl_ln137_3_fu_1905_p3;

assign zext_ln137_fu_1761_p1 = mul_ln137_fu_1755_p2;

assign zext_ln140_1_fu_1782_p1 = tmp_531_fu_1774_p3;

assign zext_ln140_2_fu_1806_p1 = bh_2_reg_652;

assign zext_ln140_3_fu_1935_p1 = or_ln137_fu_1878_p2;

assign zext_ln140_fu_1770_p1 = bout_1_reg_640;

assign zext_ln75_2_fu_2010_p1 = tmp_532_fu_2002_p3;

assign zext_ln75_3_fu_2036_p1 = h_reg_675;

assign zext_ln75_4_fu_2059_p1 = or_ln71_fu_2053_p2;

assign zext_ln75_fu_1998_p1 = o_2_reg_664;

assign zext_ln97_1_fu_1299_p1 = p_1_reg_561;

assign zext_ln97_fu_1003_p1 = p_reg_539;

assign zext_ln99_6_fu_1294_p1 = tmp_529_fu_1286_p3;

assign zext_ln99_fu_998_p1 = tmp_s_fu_990_p3;

always @ (posedge ap_clk) begin
    zext_ln130_reg_2115[8] <= 1'b0;
    zext_ln114_2_reg_2288[2] <= 1'b0;
    zext_ln114_2_reg_2288[5] <= 1'b0;
    tmp_526_reg_2309[1:0] <= 2'b00;
end

endmodule //srcnn_conv1
