Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Sat Nov 30 21:37:39 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt knightLightFPGA_impl_1.twr knightLightFPGA_impl_1.udb -gui -msgset C:/Users/mdesomma/Documents/knight-light/fpga/radiantProject/knightLightFPGA/promote.xml

-----------------------------------------
Design:          knightLightTop
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 14.1473%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
load                                    |                     input
sck                                     |                     input
c[7]                                    |                     input
c[6]                                    |                     input
c[5]                                    |                     input
c[4]                                    |                     input
c[3]                                    |                     input
c[2]                                    |                     input
c[1]                                    |                     input
c[0]                                    |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        21
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
sck_c                                   |         sck_pad.bb_inst/O
toggle                                  |                toggle_c/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
a1/i284_3_lut/A	->	a1/i284_3_lut/Z

++++ Loop2
a1/i186_3_lut/A	->	a1/i186_3_lut/Z

++++ Loop3
a1/i200_3_lut/A	->	a1/i200_3_lut/Z

++++ Loop4
a1/i214_3_lut/A	->	a1/i214_3_lut/Z

++++ Loop5
a1/i228_3_lut/A	->	a1/i228_3_lut/Z

++++ Loop6
a1/i242_3_lut/A	->	a1/i242_3_lut/Z

++++ Loop7
a1/i256_3_lut/A	->	a1/i256_3_lut/Z

++++ Loop8
a1/i270_3_lut/A	->	a1/i270_3_lut/Z

++++ Loop9
a1/i282_3_lut/A	->	a1/i282_3_lut/Z

++++ Loop10
a1/i184_3_lut/A	->	a1/i184_3_lut/Z

++++ Loop11
a1/i198_3_lut/A	->	a1/i198_3_lut/Z

++++ Loop12
a1/i212_3_lut/A	->	a1/i212_3_lut/Z

++++ Loop13
a1/i226_3_lut/A	->	a1/i226_3_lut/Z

++++ Loop14
a1/i240_3_lut/A	->	a1/i240_3_lut/Z

++++ Loop15
a1/i254_3_lut/A	->	a1/i254_3_lut/Z

++++ Loop16
a1/i268_3_lut/A	->	a1/i268_3_lut/Z

++++ Loop17
a1/i280_3_lut/A	->	a1/i280_3_lut/Z

++++ Loop18
a1/i182_3_lut/A	->	a1/i182_3_lut/Z

++++ Loop19
a1/i196_3_lut/A	->	a1/i196_3_lut/Z

++++ Loop20
a1/i210_3_lut/A	->	a1/i210_3_lut/Z

++++ Loop21
a1/i224_3_lut/A	->	a1/i224_3_lut/Z

++++ Loop22
a1/i238_3_lut/A	->	a1/i238_3_lut/Z

++++ Loop23
a1/i252_3_lut/A	->	a1/i252_3_lut/Z

++++ Loop24
a1/i266_3_lut/A	->	a1/i266_3_lut/Z

++++ Loop25
a1/i278_3_lut/A	->	a1/i278_3_lut/Z

++++ Loop26
a1/i180_3_lut/A	->	a1/i180_3_lut/Z

++++ Loop27
a1/i194_3_lut/A	->	a1/i194_3_lut/Z

++++ Loop28
a1/i208_3_lut/A	->	a1/i208_3_lut/Z

++++ Loop29
a1/i222_3_lut/A	->	a1/i222_3_lut/Z

++++ Loop30
a1/i236_3_lut/A	->	a1/i236_3_lut/Z

++++ Loop31
a1/i250_3_lut/A	->	a1/i250_3_lut/Z

++++ Loop32
a1/i264_3_lut/A	->	a1/i264_3_lut/Z

++++ Loop33
a1/i276_3_lut/A	->	a1/i276_3_lut/Z

++++ Loop34
a1/i178_3_lut/A	->	a1/i178_3_lut/Z

++++ Loop35
a1/i192_3_lut/A	->	a1/i192_3_lut/Z

++++ Loop36
a1/i206_3_lut/A	->	a1/i206_3_lut/Z

++++ Loop37
a1/i220_3_lut/A	->	a1/i220_3_lut/Z

++++ Loop38
a1/i234_3_lut/A	->	a1/i234_3_lut/Z

++++ Loop39
a1/i248_3_lut/A	->	a1/i248_3_lut/Z

++++ Loop40
a1/i262_3_lut/A	->	a1/i262_3_lut/Z

++++ Loop41
a1/i274_3_lut/A	->	a1/i274_3_lut/Z

++++ Loop42
a1/i176_3_lut/A	->	a1/i176_3_lut/Z

++++ Loop43
a1/i190_3_lut/A	->	a1/i190_3_lut/Z

++++ Loop44
a1/i204_3_lut/A	->	a1/i204_3_lut/Z

++++ Loop45
a1/i218_3_lut/A	->	a1/i218_3_lut/Z

++++ Loop46
a1/i232_3_lut/A	->	a1/i232_3_lut/Z

++++ Loop47
a1/i246_3_lut/A	->	a1/i246_3_lut/Z

++++ Loop48
a1/i260_3_lut/A	->	a1/i260_3_lut/Z

++++ Loop49
a1/i272_3_lut/A	->	a1/i272_3_lut/Z

++++ Loop50
a1/i174_3_lut/A	->	a1/i174_3_lut/Z

++++ Loop51
a1/i188_3_lut/A	->	a1/i188_3_lut/Z

++++ Loop52
a1/i202_3_lut/A	->	a1/i202_3_lut/Z

++++ Loop53
a1/i216_3_lut/A	->	a1/i216_3_lut/Z

++++ Loop54
a1/i230_3_lut/A	->	a1/i230_3_lut/Z

++++ Loop55
a1/i244_3_lut/A	->	a1/i244_3_lut/Z

++++ Loop56
a1/i258_3_lut/A	->	a1/i258_3_lut/Z

++++ Loop57
a1/i172_3_lut/A	->	a1/i172_3_lut/Z

++++ Loop58
a1/i158_3_lut/A	->	a1/i158_3_lut/Z

++++ Loop59
a1/i160_3_lut/A	->	a1/i160_3_lut/Z

++++ Loop60
a1/i162_3_lut/A	->	a1/i162_3_lut/Z

++++ Loop61
a1/i164_3_lut/A	->	a1/i164_3_lut/Z

++++ Loop62
a1/i166_3_lut/A	->	a1/i166_3_lut/Z

++++ Loop63
a1/i168_3_lut/A	->	a1/i168_3_lut/Z

++++ Loop64
a1/i170_3_lut/A	->	a1/i170_3_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
toggle_c/D                               |    5.117 ns 
{counter_74__i23/SR   counter_74__i24/SR}|    5.804 ns 
{counter_74__i7/SR   counter_74__i8/SR}  |    6.915 ns 
{counter_74__i9/SR   counter_74__i10/SR} |    6.915 ns 
{counter_74__i11/SR   counter_74__i12/SR}|    6.915 ns 
{counter_74__i13/SR   counter_74__i14/SR}|    6.915 ns 
{counter_74__i15/SR   counter_74__i16/SR}|    6.915 ns 
{counter_74__i17/SR   counter_74__i18/SR}|    6.915 ns 
{counter_74__i19/SR   counter_74__i20/SR}|    6.915 ns 
{counter_74__i21/SR   counter_74__i22/SR}|    6.915 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_74__i0/Q  (SLICE_R6C5A)
Path End         : toggle_c/D  (SLICE_R13C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 7
Delay Ratio      : 73.2% (route), 26.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 5.117 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
int_osc                                                      NET DELAY           5.499                  5.499  15      
counter_74__i0/CK                                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_74__i0/CK->counter_74__i0/Q       SLICE_R6C5A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[0]                                                   NET DELAY           2.617                  9.504  2       
i12_4_lut/C->i12_4_lut/Z                  SLICE_R5C7B        C0_TO_F0_DELAY      0.449                  9.953  1       
n29                                                          NET DELAY           2.168                 12.121  1       
i15_4_lut/A->i15_4_lut/Z                  SLICE_R5C6A        D1_TO_F1_DELAY      0.476                 12.597  1       
n32                                                          NET DELAY           0.304                 12.901  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R5C6B        C0_TO_F0_DELAY      0.476                 13.377  1       
n10                                                          NET DELAY           0.304                 13.681  1       
i7_4_lut/D->i7_4_lut/Z                    SLICE_R5C6B        C1_TO_F1_DELAY      0.449                 14.130  1       
n16                                                          NET DELAY           2.168                 16.298  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R5C6C        D1_TO_F1_DELAY      0.449                 16.747  14      
n323                                                         NET DELAY           3.794                 20.541  14      
i1_2_lut/B->i1_2_lut/Z                    SLICE_R13C2C       D0_TO_F0_DELAY      0.476                 21.017  1       
n319                                                         NET DELAY           0.000                 21.017  1       
toggle_c/D                                                   ENDPOINT            0.000                 21.017  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
int_osc                                                      NET DELAY           5.499                 26.332  15      
toggle_c/CK                                                  CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(21.016)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    5.117  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i0/Q  (SLICE_R6C5A)
Path End         : {counter_74__i23/SR   counter_74__i24/SR}  (SLICE_R6C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 74.6% (route), 25.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 5.804 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
int_osc                                                      NET DELAY           5.499                  5.499  15      
counter_74__i0/CK                                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_74__i0/CK->counter_74__i0/Q       SLICE_R6C5A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[0]                                                   NET DELAY           2.617                  9.504  2       
i12_4_lut/C->i12_4_lut/Z                  SLICE_R5C7B        C0_TO_F0_DELAY      0.449                  9.953  1       
n29                                                          NET DELAY           2.168                 12.121  1       
i15_4_lut/A->i15_4_lut/Z                  SLICE_R5C6A        D1_TO_F1_DELAY      0.476                 12.597  1       
n32                                                          NET DELAY           0.304                 12.901  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R5C6B        C0_TO_F0_DELAY      0.476                 13.377  1       
n10                                                          NET DELAY           0.304                 13.681  1       
i7_4_lut/D->i7_4_lut/Z                    SLICE_R5C6B        C1_TO_F1_DELAY      0.449                 14.130  1       
n16                                                          NET DELAY           2.168                 16.298  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R5C6C        D1_TO_F1_DELAY      0.449                 16.747  14      
n323                                                         NET DELAY           3.252                 19.999  14      
{counter_74__i23/SR   counter_74__i24/SR}
                                                             ENDPOINT            0.000                 19.999  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
int_osc                                                      NET DELAY           5.499                 26.332  15      
{counter_74__i23/CK   counter_74__i24/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(19.998)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    5.804  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i0/Q  (SLICE_R6C5A)
Path End         : {counter_74__i7/SR   counter_74__i8/SR}  (SLICE_R6C6A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 72.5% (route), 27.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.915 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
int_osc                                                      NET DELAY           5.499                  5.499  15      
counter_74__i0/CK                                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_74__i0/CK->counter_74__i0/Q       SLICE_R6C5A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[0]                                                   NET DELAY           2.617                  9.504  2       
i12_4_lut/C->i12_4_lut/Z                  SLICE_R5C7B        C0_TO_F0_DELAY      0.449                  9.953  1       
n29                                                          NET DELAY           2.168                 12.121  1       
i15_4_lut/A->i15_4_lut/Z                  SLICE_R5C6A        D1_TO_F1_DELAY      0.476                 12.597  1       
n32                                                          NET DELAY           0.304                 12.901  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R5C6B        C0_TO_F0_DELAY      0.476                 13.377  1       
n10                                                          NET DELAY           0.304                 13.681  1       
i7_4_lut/D->i7_4_lut/Z                    SLICE_R5C6B        C1_TO_F1_DELAY      0.449                 14.130  1       
n16                                                          NET DELAY           2.168                 16.298  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R5C6C        D1_TO_F1_DELAY      0.449                 16.747  14      
n323                                                         NET DELAY           2.141                 18.888  14      
{counter_74__i7/SR   counter_74__i8/SR}                      ENDPOINT            0.000                 18.888  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
int_osc                                                      NET DELAY           5.499                 26.332  15      
{counter_74__i7/CK   counter_74__i8/CK}                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.887)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.915  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i0/Q  (SLICE_R6C5A)
Path End         : {counter_74__i9/SR   counter_74__i10/SR}  (SLICE_R6C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 72.5% (route), 27.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.915 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
int_osc                                                      NET DELAY           5.499                  5.499  15      
counter_74__i0/CK                                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_74__i0/CK->counter_74__i0/Q       SLICE_R6C5A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[0]                                                   NET DELAY           2.617                  9.504  2       
i12_4_lut/C->i12_4_lut/Z                  SLICE_R5C7B        C0_TO_F0_DELAY      0.449                  9.953  1       
n29                                                          NET DELAY           2.168                 12.121  1       
i15_4_lut/A->i15_4_lut/Z                  SLICE_R5C6A        D1_TO_F1_DELAY      0.476                 12.597  1       
n32                                                          NET DELAY           0.304                 12.901  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R5C6B        C0_TO_F0_DELAY      0.476                 13.377  1       
n10                                                          NET DELAY           0.304                 13.681  1       
i7_4_lut/D->i7_4_lut/Z                    SLICE_R5C6B        C1_TO_F1_DELAY      0.449                 14.130  1       
n16                                                          NET DELAY           2.168                 16.298  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R5C6C        D1_TO_F1_DELAY      0.449                 16.747  14      
n323                                                         NET DELAY           2.141                 18.888  14      
{counter_74__i9/SR   counter_74__i10/SR}                     ENDPOINT            0.000                 18.888  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
int_osc                                                      NET DELAY           5.499                 26.332  15      
{counter_74__i9/CK   counter_74__i10/CK}                     CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.887)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.915  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i0/Q  (SLICE_R6C5A)
Path End         : {counter_74__i11/SR   counter_74__i12/SR}  (SLICE_R6C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 72.5% (route), 27.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.915 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
int_osc                                                      NET DELAY           5.499                  5.499  15      
counter_74__i0/CK                                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_74__i0/CK->counter_74__i0/Q       SLICE_R6C5A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[0]                                                   NET DELAY           2.617                  9.504  2       
i12_4_lut/C->i12_4_lut/Z                  SLICE_R5C7B        C0_TO_F0_DELAY      0.449                  9.953  1       
n29                                                          NET DELAY           2.168                 12.121  1       
i15_4_lut/A->i15_4_lut/Z                  SLICE_R5C6A        D1_TO_F1_DELAY      0.476                 12.597  1       
n32                                                          NET DELAY           0.304                 12.901  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R5C6B        C0_TO_F0_DELAY      0.476                 13.377  1       
n10                                                          NET DELAY           0.304                 13.681  1       
i7_4_lut/D->i7_4_lut/Z                    SLICE_R5C6B        C1_TO_F1_DELAY      0.449                 14.130  1       
n16                                                          NET DELAY           2.168                 16.298  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R5C6C        D1_TO_F1_DELAY      0.449                 16.747  14      
n323                                                         NET DELAY           2.141                 18.888  14      
{counter_74__i11/SR   counter_74__i12/SR}
                                                             ENDPOINT            0.000                 18.888  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
int_osc                                                      NET DELAY           5.499                 26.332  15      
{counter_74__i11/CK   counter_74__i12/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.887)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.915  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i0/Q  (SLICE_R6C5A)
Path End         : {counter_74__i13/SR   counter_74__i14/SR}  (SLICE_R6C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 72.5% (route), 27.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.915 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
int_osc                                                      NET DELAY           5.499                  5.499  15      
counter_74__i0/CK                                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_74__i0/CK->counter_74__i0/Q       SLICE_R6C5A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[0]                                                   NET DELAY           2.617                  9.504  2       
i12_4_lut/C->i12_4_lut/Z                  SLICE_R5C7B        C0_TO_F0_DELAY      0.449                  9.953  1       
n29                                                          NET DELAY           2.168                 12.121  1       
i15_4_lut/A->i15_4_lut/Z                  SLICE_R5C6A        D1_TO_F1_DELAY      0.476                 12.597  1       
n32                                                          NET DELAY           0.304                 12.901  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R5C6B        C0_TO_F0_DELAY      0.476                 13.377  1       
n10                                                          NET DELAY           0.304                 13.681  1       
i7_4_lut/D->i7_4_lut/Z                    SLICE_R5C6B        C1_TO_F1_DELAY      0.449                 14.130  1       
n16                                                          NET DELAY           2.168                 16.298  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R5C6C        D1_TO_F1_DELAY      0.449                 16.747  14      
n323                                                         NET DELAY           2.141                 18.888  14      
{counter_74__i13/SR   counter_74__i14/SR}
                                                             ENDPOINT            0.000                 18.888  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
int_osc                                                      NET DELAY           5.499                 26.332  15      
{counter_74__i13/CK   counter_74__i14/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.887)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.915  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i0/Q  (SLICE_R6C5A)
Path End         : {counter_74__i15/SR   counter_74__i16/SR}  (SLICE_R6C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 72.5% (route), 27.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.915 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
int_osc                                                      NET DELAY           5.499                  5.499  15      
counter_74__i0/CK                                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_74__i0/CK->counter_74__i0/Q       SLICE_R6C5A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[0]                                                   NET DELAY           2.617                  9.504  2       
i12_4_lut/C->i12_4_lut/Z                  SLICE_R5C7B        C0_TO_F0_DELAY      0.449                  9.953  1       
n29                                                          NET DELAY           2.168                 12.121  1       
i15_4_lut/A->i15_4_lut/Z                  SLICE_R5C6A        D1_TO_F1_DELAY      0.476                 12.597  1       
n32                                                          NET DELAY           0.304                 12.901  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R5C6B        C0_TO_F0_DELAY      0.476                 13.377  1       
n10                                                          NET DELAY           0.304                 13.681  1       
i7_4_lut/D->i7_4_lut/Z                    SLICE_R5C6B        C1_TO_F1_DELAY      0.449                 14.130  1       
n16                                                          NET DELAY           2.168                 16.298  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R5C6C        D1_TO_F1_DELAY      0.449                 16.747  14      
n323                                                         NET DELAY           2.141                 18.888  14      
{counter_74__i15/SR   counter_74__i16/SR}
                                                             ENDPOINT            0.000                 18.888  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
int_osc                                                      NET DELAY           5.499                 26.332  15      
{counter_74__i15/CK   counter_74__i16/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.887)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.915  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i0/Q  (SLICE_R6C5A)
Path End         : {counter_74__i17/SR   counter_74__i18/SR}  (SLICE_R6C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 72.5% (route), 27.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.915 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
int_osc                                                      NET DELAY           5.499                  5.499  15      
counter_74__i0/CK                                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_74__i0/CK->counter_74__i0/Q       SLICE_R6C5A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[0]                                                   NET DELAY           2.617                  9.504  2       
i12_4_lut/C->i12_4_lut/Z                  SLICE_R5C7B        C0_TO_F0_DELAY      0.449                  9.953  1       
n29                                                          NET DELAY           2.168                 12.121  1       
i15_4_lut/A->i15_4_lut/Z                  SLICE_R5C6A        D1_TO_F1_DELAY      0.476                 12.597  1       
n32                                                          NET DELAY           0.304                 12.901  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R5C6B        C0_TO_F0_DELAY      0.476                 13.377  1       
n10                                                          NET DELAY           0.304                 13.681  1       
i7_4_lut/D->i7_4_lut/Z                    SLICE_R5C6B        C1_TO_F1_DELAY      0.449                 14.130  1       
n16                                                          NET DELAY           2.168                 16.298  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R5C6C        D1_TO_F1_DELAY      0.449                 16.747  14      
n323                                                         NET DELAY           2.141                 18.888  14      
{counter_74__i17/SR   counter_74__i18/SR}
                                                             ENDPOINT            0.000                 18.888  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
int_osc                                                      NET DELAY           5.499                 26.332  15      
{counter_74__i17/CK   counter_74__i18/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.887)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.915  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i0/Q  (SLICE_R6C5A)
Path End         : {counter_74__i19/SR   counter_74__i20/SR}  (SLICE_R6C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 72.5% (route), 27.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.915 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
int_osc                                                      NET DELAY           5.499                  5.499  15      
counter_74__i0/CK                                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_74__i0/CK->counter_74__i0/Q       SLICE_R6C5A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[0]                                                   NET DELAY           2.617                  9.504  2       
i12_4_lut/C->i12_4_lut/Z                  SLICE_R5C7B        C0_TO_F0_DELAY      0.449                  9.953  1       
n29                                                          NET DELAY           2.168                 12.121  1       
i15_4_lut/A->i15_4_lut/Z                  SLICE_R5C6A        D1_TO_F1_DELAY      0.476                 12.597  1       
n32                                                          NET DELAY           0.304                 12.901  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R5C6B        C0_TO_F0_DELAY      0.476                 13.377  1       
n10                                                          NET DELAY           0.304                 13.681  1       
i7_4_lut/D->i7_4_lut/Z                    SLICE_R5C6B        C1_TO_F1_DELAY      0.449                 14.130  1       
n16                                                          NET DELAY           2.168                 16.298  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R5C6C        D1_TO_F1_DELAY      0.449                 16.747  14      
n323                                                         NET DELAY           2.141                 18.888  14      
{counter_74__i19/SR   counter_74__i20/SR}
                                                             ENDPOINT            0.000                 18.888  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
int_osc                                                      NET DELAY           5.499                 26.332  15      
{counter_74__i19/CK   counter_74__i20/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.887)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.915  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i0/Q  (SLICE_R6C5A)
Path End         : {counter_74__i21/SR   counter_74__i22/SR}  (SLICE_R6C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 72.5% (route), 27.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.915 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
int_osc                                                      NET DELAY           5.499                  5.499  15      
counter_74__i0/CK                                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_74__i0/CK->counter_74__i0/Q       SLICE_R6C5A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[0]                                                   NET DELAY           2.617                  9.504  2       
i12_4_lut/C->i12_4_lut/Z                  SLICE_R5C7B        C0_TO_F0_DELAY      0.449                  9.953  1       
n29                                                          NET DELAY           2.168                 12.121  1       
i15_4_lut/A->i15_4_lut/Z                  SLICE_R5C6A        D1_TO_F1_DELAY      0.476                 12.597  1       
n32                                                          NET DELAY           0.304                 12.901  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R5C6B        C0_TO_F0_DELAY      0.476                 13.377  1       
n10                                                          NET DELAY           0.304                 13.681  1       
i7_4_lut/D->i7_4_lut/Z                    SLICE_R5C6B        C1_TO_F1_DELAY      0.449                 14.130  1       
n16                                                          NET DELAY           2.168                 16.298  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R5C6C        D1_TO_F1_DELAY      0.449                 16.747  14      
n323                                                         NET DELAY           2.141                 18.888  14      
{counter_74__i21/SR   counter_74__i22/SR}
                                                             ENDPOINT            0.000                 18.888  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
int_osc                                                      NET DELAY           5.499                 26.332  15      
{counter_74__i21/CK   counter_74__i22/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.887)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.915  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_74__i15/D                        |    1.913 ns 
counter_74__i16/D                        |    1.913 ns 
counter_74__i17/D                        |    1.913 ns 
counter_74__i18/D                        |    1.913 ns 
counter_74__i19/D                        |    1.913 ns 
counter_74__i20/D                        |    1.913 ns 
counter_74__i21/D                        |    1.913 ns 
counter_74__i22/D                        |    1.913 ns 
counter_74__i23/D                        |    1.913 ns 
counter_74__i24/D                        |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_74__i15/Q  (SLICE_R6C7A)
Path End         : counter_74__i15/D  (SLICE_R6C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i15/CK   counter_74__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_74__i15/CK->counter_74__i15/Q     SLICE_R6C7A        CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[15]                                                  NET DELAY        0.882                  4.745  2       
counter_74_add_4_17/C0->counter_74_add_4_17/S0
                                          SLICE_R6C7A        C0_TO_F0_DELAY   0.252                  4.997  1       
n115                                                         NET DELAY        0.000                  4.997  1       
counter_74__i15/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i15/CK   counter_74__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i16/Q  (SLICE_R6C7A)
Path End         : counter_74__i16/D  (SLICE_R6C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i15/CK   counter_74__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_74__i16/CK->counter_74__i16/Q     SLICE_R6C7A        CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[16]                                                  NET DELAY        0.882                  4.745  2       
counter_74_add_4_17/C1->counter_74_add_4_17/S1
                                          SLICE_R6C7A        C1_TO_F1_DELAY   0.252                  4.997  1       
n114                                                         NET DELAY        0.000                  4.997  1       
counter_74__i16/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i15/CK   counter_74__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i17/Q  (SLICE_R6C7B)
Path End         : counter_74__i17/D  (SLICE_R6C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i17/CK   counter_74__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_74__i17/CK->counter_74__i17/Q     SLICE_R6C7B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[17]                                                  NET DELAY        0.882                  4.745  2       
counter_74_add_4_19/C0->counter_74_add_4_19/S0
                                          SLICE_R6C7B        C0_TO_F0_DELAY   0.252                  4.997  1       
n113                                                         NET DELAY        0.000                  4.997  1       
counter_74__i17/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i17/CK   counter_74__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i18/Q  (SLICE_R6C7B)
Path End         : counter_74__i18/D  (SLICE_R6C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i17/CK   counter_74__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_74__i18/CK->counter_74__i18/Q     SLICE_R6C7B        CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[18]                                                  NET DELAY        0.882                  4.745  2       
counter_74_add_4_19/C1->counter_74_add_4_19/S1
                                          SLICE_R6C7B        C1_TO_F1_DELAY   0.252                  4.997  1       
n112                                                         NET DELAY        0.000                  4.997  1       
counter_74__i18/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i17/CK   counter_74__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i19/Q  (SLICE_R6C7C)
Path End         : counter_74__i19/D  (SLICE_R6C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i19/CK   counter_74__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_74__i19/CK->counter_74__i19/Q     SLICE_R6C7C        CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[19]                                                  NET DELAY        0.882                  4.745  2       
counter_74_add_4_21/C0->counter_74_add_4_21/S0
                                          SLICE_R6C7C        C0_TO_F0_DELAY   0.252                  4.997  1       
n111                                                         NET DELAY        0.000                  4.997  1       
counter_74__i19/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i19/CK   counter_74__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i20/Q  (SLICE_R6C7C)
Path End         : counter_74__i20/D  (SLICE_R6C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i19/CK   counter_74__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_74__i20/CK->counter_74__i20/Q     SLICE_R6C7C        CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[20]                                                  NET DELAY        0.882                  4.745  2       
counter_74_add_4_21/C1->counter_74_add_4_21/S1
                                          SLICE_R6C7C        C1_TO_F1_DELAY   0.252                  4.997  1       
n110                                                         NET DELAY        0.000                  4.997  1       
counter_74__i20/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i19/CK   counter_74__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i21/Q  (SLICE_R6C7D)
Path End         : counter_74__i21/D  (SLICE_R6C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i21/CK   counter_74__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_74__i21/CK->counter_74__i21/Q     SLICE_R6C7D        CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[21]                                                  NET DELAY        0.882                  4.745  2       
counter_74_add_4_23/C0->counter_74_add_4_23/S0
                                          SLICE_R6C7D        C0_TO_F0_DELAY   0.252                  4.997  1       
n109                                                         NET DELAY        0.000                  4.997  1       
counter_74__i21/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i21/CK   counter_74__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i22/Q  (SLICE_R6C7D)
Path End         : counter_74__i22/D  (SLICE_R6C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i21/CK   counter_74__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_74__i22/CK->counter_74__i22/Q     SLICE_R6C7D        CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[22]                                                  NET DELAY        0.882                  4.745  2       
counter_74_add_4_23/C1->counter_74_add_4_23/S1
                                          SLICE_R6C7D        C1_TO_F1_DELAY   0.252                  4.997  1       
n108                                                         NET DELAY        0.000                  4.997  1       
counter_74__i22/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i21/CK   counter_74__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i23/Q  (SLICE_R6C8A)
Path End         : counter_74__i23/D  (SLICE_R6C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i23/CK   counter_74__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_74__i23/CK->counter_74__i23/Q     SLICE_R6C8A        CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[23]                                                  NET DELAY        0.882                  4.745  2       
counter_74_add_4_25/C0->counter_74_add_4_25/S0
                                          SLICE_R6C8A        C0_TO_F0_DELAY   0.252                  4.997  1       
n107                                                         NET DELAY        0.000                  4.997  1       
counter_74__i23/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i23/CK   counter_74__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_74__i24/Q  (SLICE_R6C8A)
Path End         : counter_74__i24/D  (SLICE_R6C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i23/CK   counter_74__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_74__i24/CK->counter_74__i24/Q     SLICE_R6C8A        CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[24]                                                  NET DELAY        0.882                  4.745  2       
counter_74_add_4_25/C1->counter_74_add_4_25/S1
                                          SLICE_R6C8A        C1_TO_F1_DELAY   0.252                  4.997  1       
n106                                                         NET DELAY        0.000                  4.997  1       
counter_74__i24/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
int_osc                                                      NET DELAY        3.084                  3.084  16      
{counter_74__i23/CK   counter_74__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



