# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" \
"../../../../W2812b_HW_Design.srcs/sim_1/new/Simulation_Testbench.vhd" \

# Do not sort compile order
nosort
