# FLIP FLOPS
## Lab Exercises
1. Write behavioral Verilog code for a positive edge-triggered D FF with asynchronous active high reset.
2. Write behavioral Verilog code for a negative edge triggered T FF with asynchronous active low reset.
3. Write behavioral Verilog code for a positive edge-triggered JK FF with synchronous active high reset.
4. Write behavioral Verilog code for a negative edge-triggered SR FF with synchronous
active low reset.
## Additional Exercises
1. Write behavioral Verilog code for a negative edge triggered T FF with synchronous active
high reset.
2. Write behavioral Verilog code for a positive edge-triggered JK FF with asynchronous
active low reset.
