Fitter report for FB_SDF
Sun Oct 15 08:59:37 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Routing Usage Summary
 24. I/O Rules Summary
 25. I/O Rules Details
 26. I/O Rules Matrix
 27. Fitter Device Options
 28. Operating Settings and Conditions
 29. Estimated Delay Added for Hold Timing Summary
 30. Estimated Delay Added for Hold Timing Details
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+---------------------------------+----------------------------------------------------+
; Fitter Status                   ; Successful - Sun Oct 15 08:59:37 2023              ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Standard Edition ;
; Revision Name                   ; FB_SDF                                             ;
; Top-level Entity Name           ; FB_SDF                                             ;
; Family                          ; Cyclone V                                          ;
; Device                          ; 5CSEBA6U23I7                                       ;
; Timing Models                   ; Final                                              ;
; Logic utilization (in ALMs)     ; 1,174 / 41,910 ( 3 % )                             ;
; Total registers                 ; 2382                                               ;
; Total pins                      ; 1 / 314 ( < 1 % )                                  ;
; Total virtual pins              ; 0                                                  ;
; Total block memory bits         ; 270,336 / 5,662,720 ( 5 % )                        ;
; Total RAM Blocks                ; 33 / 553 ( 6 % )                                   ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                    ;
; Total HSSI RX PCSs              ; 0                                                  ;
; Total HSSI PMA RX Deserializers ; 0                                                  ;
; Total HSSI TX PCSs              ; 0                                                  ;
; Total HSSI PMA TX Serializers   ; 0                                                  ;
; Total PLLs                      ; 0 / 6 ( 0 % )                                      ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                      ;
+---------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.5%      ;
;     Processor 3            ;   3.4%      ;
;     Processor 4            ;   3.1%      ;
;     Processor 5            ;   2.7%      ;
;     Processor 6            ;   2.2%      ;
;     Processor 7            ;   2.2%      ;
;     Processor 8            ;   2.1%      ;
;     Processor 9            ;   2.1%      ;
;     Processor 10           ;   2.1%      ;
;     Processor 11           ;   2.1%      ;
;     Processor 12           ;   2.1%      ;
;     Processor 13           ;   2.1%      ;
;     Processor 14           ;   2.1%      ;
;     Processor 15           ;   2.1%      ;
;     Processor 16           ;   2.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clk_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|bubble_out_SDF_HLS_component_B0_runOnce_merge_reg_1_reg_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|bubble_out_SDF_HLS_component_B0_runOnce_merge_reg_1_reg_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14|SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix|reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14|SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix|reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SE_out_i_iord_bl_s2_unnamed_ihc_15_ihc_110_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SE_out_i_iord_bl_s2_unnamed_ihc_15_ihc_110_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter|gen_depth_small.occ[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter|gen_depth_small.occ[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter|gen_depth_small.occ[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter|gen_depth_small.occ[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[5]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21|threads_count[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21|threads_count[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21|threads_count[2]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21|threads_count[2]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]~DUPLICATE      ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[4]      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[4]~DUPLICATE      ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[5]      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[5]~DUPLICATE      ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]~DUPLICATE ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[7] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[7]~DUPLICATE ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|redist4_i_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22_out_data_out_1_q[3]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|redist4_i_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22_out_data_out_1_q[3]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|redist4_i_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22_out_data_out_1_q[7]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|redist4_i_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22_out_data_out_1_q[7]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|redist4_i_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22_out_data_out_1_q[29]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|redist4_i_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22_out_data_out_1_q[29]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SE_out_i_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SE_out_i_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SE_redist0_i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x_out_c1_exit_1_tpl_3_0_R_v_2[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SE_redist0_i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x_out_c1_exit_1_tpl_3_0_R_v_2[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SE_redist9_i_or_add15_i_i29_ihc_214_q_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SE_redist9_i_or_add15_i_i29_ihc_214_q_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6|SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix|reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6|SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix|reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8|SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix|reg_data_reg_q[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8|SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix|reg_data_reg_q[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg2[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg2[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|threshold_reached                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_153|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_153|dffs[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Location     ;                ;              ; pin_name1  ; PIN_AA23      ; QSF Assignment ;
; Location     ;                ;              ; pin_name2  ; PIN_Y16       ; QSF Assignment ;
; Location     ;                ;              ; pin_name3  ; PIN_AE26      ; QSF Assignment ;
; Location     ;                ;              ; pin_name4  ; PIN_AF26      ; QSF Assignment ;
; Location     ;                ;              ; pin_name5  ; PIN_V15       ; QSF Assignment ;
; Location     ;                ;              ; pin_name6  ; PIN_V16       ; QSF Assignment ;
; Location     ;                ;              ; pin_name7  ; PIN_AA24      ; QSF Assignment ;
; Location     ;                ;              ; pin_name8  ; PIN_W15       ; QSF Assignment ;
; I/O Standard ; FB_SDF         ;              ; pin_name1  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard ; FB_SDF         ;              ; pin_name2  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard ; FB_SDF         ;              ; pin_name3  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard ; FB_SDF         ;              ; pin_name4  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard ; FB_SDF         ;              ; pin_name5  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard ; FB_SDF         ;              ; pin_name6  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard ; FB_SDF         ;              ; pin_name7  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard ; FB_SDF         ;              ; pin_name8  ; 3.3-V LVCMOS  ; QSF Assignment ;
+--------------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3819 ) ; 0.00 % ( 0 / 3819 )        ; 0.00 % ( 0 / 3819 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3819 ) ; 0.00 % ( 0 / 3819 )        ; 0.00 % ( 0 / 3819 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2037 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 181 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1592 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/output_files/FB_SDF.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,174 / 41,910        ; 3 %   ;
; ALMs needed [=A-B+C]                                        ; 1,174                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,437 / 41,910        ; 3 %   ;
;         [a] ALMs used for LUT logic and registers           ; 410                   ;       ;
;         [b] ALMs used for LUT logic                         ; 281                   ;       ;
;         [c] ALMs used for registers                         ; 686                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 60                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 269 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 6 / 41,910            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 5                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 195 / 4,191           ; 5 %   ;
;     -- Logic LABs                                           ; 189                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 6                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,258                 ;       ;
;     -- 7 input functions                                    ; 2                     ;       ;
;     -- 6 input functions                                    ; 293                   ;       ;
;     -- 5 input functions                                    ; 215                   ;       ;
;     -- 4 input functions                                    ; 209                   ;       ;
;     -- <=3 input functions                                  ; 539                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 953                   ;       ;
; Memory ALUT usage                                           ; 96                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 96                    ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,382                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,191 / 83,820        ; 3 %   ;
;         -- Secondary logic registers                        ; 191 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,316                 ;       ;
;         -- Routing optimization registers                   ; 66                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 1 / 314               ; < 1 % ;
;     -- Clock pins                                           ; 1 / 8                 ; 13 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 33 / 553              ; 6 %   ;
; Total MLAB memory bits                                      ; 3,072                 ;       ;
; Total block memory bits                                     ; 270,336 / 5,662,720   ; 5 %   ;
; Total block memory implementation bits                      ; 337,920 / 5,662,720   ; 6 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.2% / 1.3% / 1.1%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 28.3% / 28.3% / 28.2% ;       ;
; Maximum fan-out                                             ; 1904                  ;       ;
; Highest non-global fan-out                                  ; 824                   ;       ;
; Total fan-out                                               ; 16619                 ;       ;
; Average fan-out                                             ; 3.51                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                 ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                  ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 671 / 41910 ( 2 % )  ; 62 / 41910 ( < 1 % ) ; 441 / 41910 ( 1 % )            ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 671                  ; 62                   ; 441                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 744 / 41910 ( 2 % )  ; 72 / 41910 ( < 1 % ) ; 622 / 41910 ( 1 % )            ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 279                  ; 22                   ; 109                            ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 161                  ; 27                   ; 94                             ; 0                              ;
;         [c] ALMs used for registers                         ; 244                  ; 23                   ; 419                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 60                   ; 0                    ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 79 / 41910 ( < 1 % ) ; 10 / 41910 ( < 1 % ) ; 181 / 41910 ( < 1 % )          ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 6 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                    ; 0                    ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                    ; 0                    ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 5                    ; 0                    ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                    ; 0                    ; 0                              ; 0                              ;
;                                                             ;                      ;                      ;                                ;                                ;
; Difficulty packing design                                   ; Low                  ; Low                  ; Low                            ; Low                            ;
;                                                             ;                      ;                      ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 98 / 4191 ( 2 % )    ; 11 / 4191 ( < 1 % )  ; 92 / 4191 ( 2 % )              ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 92                   ; 11                   ; 92                             ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 6                    ; 0                    ; 0                              ; 0                              ;
;                                                             ;                      ;                      ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 907                  ; 91                   ; 356                            ; 0                              ;
;     -- 7 input functions                                    ; 1                    ; 1                    ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 128                  ; 12                   ; 153                            ; 0                              ;
;     -- 5 input functions                                    ; 151                  ; 24                   ; 40                             ; 0                              ;
;     -- 4 input functions                                    ; 172                  ; 15                   ; 22                             ; 0                              ;
;     -- <=3 input functions                                  ; 359                  ; 39                   ; 141                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 386                  ; 22                   ; 545                            ; 0                              ;
; Memory ALUT usage                                           ; 96                   ; 0                    ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                    ; 0                    ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 96                   ; 0                    ; 0                              ; 0                              ;
;                                                             ;                      ;                      ;                                ;                                ;
; Dedicated logic registers                                   ; 0                    ; 0                    ; 0                              ; 0                              ;
;     -- By type:                                             ;                      ;                      ;                                ;                                ;
;         -- Primary logic registers                          ; 1045 / 83820 ( 1 % ) ; 90 / 83820 ( < 1 % ) ; 1056 / 83820 ( 1 % )           ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 44 / 83820 ( < 1 % ) ; 5 / 83820 ( < 1 % )  ; 142 / 83820 ( < 1 % )          ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                      ;                      ;                                ;                                ;
;         -- Design implementation registers                  ; 1054                 ; 90                   ; 1172                           ; 0                              ;
;         -- Routing optimization registers                   ; 35                   ; 5                    ; 26                             ; 0                              ;
;                                                             ;                      ;                      ;                                ;                                ;
;                                                             ;                      ;                      ;                                ;                                ;
; Virtual pins                                                ; 0                    ; 0                    ; 0                              ; 0                              ;
; I/O pins                                                    ; 1                    ; 0                    ; 0                              ; 0                              ;
; I/O registers                                               ; 0                    ; 0                    ; 0                              ; 0                              ;
; Total block memory bits                                     ; 0                    ; 0                    ; 270336                         ; 0                              ;
; Total block memory implementation bits                      ; 0                    ; 0                    ; 337920                         ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )      ; 33 / 553 ( 5 % )               ; 0 / 553 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )    ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                ; 0 / 116 ( 0 % )                ;
;                                                             ;                      ;                      ;                                ;                                ;
; Connections                                                 ;                      ;                      ;                                ;                                ;
;     -- Input Connections                                    ; 0                    ; 138                  ; 1682                           ; 1                              ;
;     -- Registered Input Connections                         ; 0                    ; 104                  ; 1307                           ; 0                              ;
;     -- Output Connections                                   ; 787                  ; 259                  ; 34                             ; 741                            ;
;     -- Registered Output Connections                        ; 2                    ; 259                  ; 0                              ; 0                              ;
;                                                             ;                      ;                      ;                                ;                                ;
; Internal Connections                                        ;                      ;                      ;                                ;                                ;
;     -- Total Connections                                    ; 9933                 ; 939                  ; 7489                           ; 750                            ;
;     -- Registered Connections                               ; 4456                 ; 732                  ; 4975                           ; 0                              ;
;                                                             ;                      ;                      ;                                ;                                ;
; External Connections                                        ;                      ;                      ;                                ;                                ;
;     -- Top                                                  ; 0                    ; 0                    ; 787                            ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 0                    ; 20                   ; 250                            ; 127                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 787                  ; 250                  ; 64                             ; 615                            ;
;     -- hard_block:auto_generated_inst                       ; 0                    ; 127                  ; 615                            ; 0                              ;
;                                                             ;                      ;                      ;                                ;                                ;
; Partition Interface                                         ;                      ;                      ;                                ;                                ;
;     -- Input Ports                                          ; 4                    ; 45                   ; 267                            ; 4                              ;
;     -- Output Ports                                         ; 67                   ; 62                   ; 147                            ; 9                              ;
;     -- Bidir Ports                                          ; 0                    ; 0                    ; 0                              ; 0                              ;
;                                                             ;                      ;                      ;                                ;                                ;
; Registered Ports                                            ;                      ;                      ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                    ; 4                    ; 86                             ; 0                              ;
;     -- Registered Output Ports                              ; 0                    ; 29                   ; 133                            ; 0                              ;
;                                                             ;                      ;                      ;                                ;                                ;
; Port Connectivity                                           ;                      ;                      ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                    ; 0                    ; 85                             ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                    ; 28                   ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                    ; 0                    ; 13                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                    ; 0                    ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                    ; 25                   ; 70                             ; 0                              ;
;     -- Output Ports with no Source                          ; 0                    ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                    ; 30                   ; 84                             ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                    ; 29                   ; 135                            ; 0                              ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk_clk ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1904                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS ; Off         ; --                        ; User                 ; no        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 32 ( 3 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 0 / 68 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 7 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 6 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 114        ; 3B             ; clk_clk                         ; input  ; 3.3-V LVCMOS ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W24      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-----------------------+
; Compilation Hierarchy Node                                                                                                                                                                                             ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                                      ; Library Name          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-----------------------+
; |FB_SDF                                                                                                                                                                                                                ; 1174.0 (1.0)         ; 1436.5 (1.0)                     ; 268.0 (0.0)                                       ; 5.5 (0.0)                        ; 60.0 (0.0)           ; 1258 (2)            ; 2382 (0)                  ; 0 (0)         ; 270336            ; 33    ; 0          ; 1    ; 0            ; |FB_SDF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FB_SDF                                                           ; work                  ;
;    |SDF_HLS_componentqsys:inst|                                                                                                                                                                                        ; 670.0 (0.0)          ; 742.0 (0.0)                      ; 77.5 (0.0)                                        ; 5.5 (0.0)                        ; 60.0 (0.0)           ; 809 (0)             ; 1089 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; SDF_HLS_componentqsys                                            ; SDF_HLS_componentqsys ;
;       |SDF_HLS_componentqsys_component_0:component_0|                                                                                                                                                                  ; 670.0 (0.0)          ; 740.5 (0.0)                      ; 76.0 (0.0)                                        ; 5.5 (0.0)                        ; 60.0 (0.0)           ; 808 (0)             ; 1086 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; SDF_HLS_componentqsys_component_0                                ; SDF_HLS_componentqsys ;
;          |SDF_HLS_component_internal:sdf_hls_component_internal_inst|                                                                                                                                                  ; 670.0 (0.0)          ; 740.5 (0.0)                      ; 76.0 (0.0)                                        ; 5.5 (0.0)                        ; 60.0 (0.0)           ; 808 (0)             ; 1086 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; SDF_HLS_component_internal                                       ; SDF_HLS_componentqsys ;
;             |SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|                                                                                                                                            ; 670.0 (0.0)          ; 740.5 (0.0)                      ; 76.0 (0.0)                                        ; 5.5 (0.0)                        ; 60.0 (0.0)           ; 808 (0)             ; 1086 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; SDF_HLS_component_function_wrapper                               ; SDF_HLS_componentqsys ;
;                |SDF_HLS_component_function:theSDF_HLS_component_function|                                                                                                                                              ; 14.8 (0.0)           ; 15.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; SDF_HLS_component_function                                       ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|                                                                                                                                 ; 13.8 (0.0)           ; 14.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SDF_HLS_component_bb_B0_runOnce                                  ; SDF_HLS_componentqsys ;
;                      |SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|                                                                                                    ; 13.8 (6.0)           ; 14.0 (6.4)                       ; 0.2 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (10)             ; 17 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; SDF_HLS_component_bb_B0_runOnce_stall_region                     ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0:thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2|                                                       ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0:thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2                                                                                                                                                                                                                                                                                                                                                                                                                                   ; SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0 ; SDF_HLS_componentqsys ;
;                            |hld_iowr:theiowr|                                                                                                                                                                          ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0:thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                  ; hld_iowr                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                         ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0:thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                   ; hld_iowr_stall_valid                                             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0:thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1|                                                       ; 1.4 (0.0)            ; 2.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0:thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0 ; SDF_HLS_componentqsys ;
;                            |hld_iowr:theiowr|                                                                                                                                                                          ; 1.4 (0.0)            ; 2.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0:thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                  ; hld_iowr                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                         ; 1.4 (1.4)            ; 2.0 (2.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0:thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                   ; hld_iowr_stall_valid                                             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3|                                                         ; 1.8 (0.0)            ; 2.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3                                                                                                                                                                                                                                                                                                                                                                                                                                     ; SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0 ; SDF_HLS_componentqsys ;
;                            |hld_iowr:theiowr|                                                                                                                                                                          ; 1.8 (0.0)            ; 2.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                    ; hld_iowr                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                         ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                     ; hld_iowr_stall_valid                                             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0|                                                                    ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0 ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg|                                                             ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0|SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg                                                                                                                                                                                                                                                                                                                  ; SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|                                                                  ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0 ; SDF_HLS_componentqsys ;
;                            |acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1|                                                                                                                       ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1                                                                                                                                                                                                                                                                                                                                                                          ; acl_push                                                         ; SDF_HLS_componentqsys ;
;                               |acl_token_fifo_counter:fifo|                                                                                                                                                            ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1|acl_token_fifo_counter:fifo                                                                                                                                                                                                                                                                                                                                              ; acl_token_fifo_counter                                           ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|                                                                                                                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; SDF_HLS_component_bb_B1_start                                    ; SDF_HLS_componentqsys ;
;                      |SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|                                                                                                        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; SDF_HLS_component_bb_B1_start_stall_region                       ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_B1_start_merge_reg:theSDF_HLS_component_B1_start_merge_reg|                                                                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_B1_start_merge_reg:theSDF_HLS_component_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; SDF_HLS_component_B1_start_merge_reg                             ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_bb_B1_start_sr_1:thebb_SDF_HLS_component_B1_start_sr_1_aunroll_x|                                                                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start_sr_1:thebb_SDF_HLS_component_B1_start_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SDF_HLS_component_bb_B1_start_sr_1                               ; SDF_HLS_componentqsys ;
;                |SDF_HLS_component_ihc_1_function:theihc_1_function|                                                                                                                                                    ; 43.5 (0.0)           ; 44.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; SDF_HLS_component_ihc_1_function                                 ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_arbiter_iord_s2:thearbiter_iord_s2|                                                                                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_arbiter_iord_s2:thearbiter_iord_s2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; SDF_HLS_component_arbiter_iord_s2                                ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|                                                                                                                                                       ; 5.4 (0.0)            ; 5.6 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; SDF_HLS_component_bb_ihc_1_B0                                    ; SDF_HLS_componentqsys ;
;                      |SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|                                                                                                                          ; 5.4 (2.3)            ; 5.6 (2.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (6)              ; 8 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; SDF_HLS_component_bb_ihc_1_B0_stall_region                       ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|                                                                                   ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10     ; SDF_HLS_componentqsys ;
;                            |hld_iord:theiord|                                                                                                                                                                          ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|hld_iord:theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_iord                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                                                                                         ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_iord_stall_valid                                             ; SDF_HLS_componentqsys ;
;                                  |acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                     ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10|                                                                                     ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10      ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg|                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg                                                                                                                                                                                                                                                                                                                                                                                                  ; SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|                                                                                 ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10    ; SDF_HLS_componentqsys ;
;                            |acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|                                                                                                                                   ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_push                                                         ; SDF_HLS_componentqsys ;
;                               |acl_token_fifo_counter:fifo|                                                                                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|acl_token_fifo_counter:fifo                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_token_fifo_counter                                           ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|                                                                                                                                                       ; 31.9 (0.0)           ; 32.5 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; SDF_HLS_component_bb_ihc_1_B1                                    ; SDF_HLS_componentqsys ;
;                      |SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|                                                                                                                          ; 31.1 (2.7)           ; 31.3 (2.7)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (5)              ; 51 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; SDF_HLS_component_bb_ihc_1_B1_stall_region                       ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14|                                                                                                   ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10             ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix|                                                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14|SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16|                                                                                                   ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10             ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix|                                                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16|SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18|                                                                                                   ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10             ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix|                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18|SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110|                                                                                                  ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10             ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix|                                                                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110|SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz             ; SDF_HLS_componentqsys ;
;                            |hld_iord:theiord|                                                                                                                                                                          ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110|hld_iord:theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_iord                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                                                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_iord_stall_valid                                             ; SDF_HLS_componentqsys ;
;                                  |acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                                    ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13|                                                                                     ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10      ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg|                                                                          ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg                                                                                                                                                                                                                                                                                                                                                                                                  ; SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg  ; SDF_HLS_componentqsys ;
;                            |acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11|                                                                                                                                      ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_pop                                                          ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|                                                                                ; 5.8 (0.0)            ; 6.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10    ; SDF_HLS_componentqsys ;
;                            |acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|                                                                                                                                   ; 5.8 (0.0)            ; 6.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_push                                                         ; SDF_HLS_componentqsys ;
;                               |acl_data_fifo:fifo|                                                                                                                                                                     ; 5.8 (0.0)            ; 6.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                  |acl_data_fifo:fifo|                                                                                                                                                                  ; 4.8 (0.0)            ; 5.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                     |acl_ll_fifo:fifo|                                                                                                                                                                 ; 4.8 (4.8)            ; 5.0 (5.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ll_fifo                                                      ; SDF_HLS_componentqsys ;
;                                  |acl_staging_reg:staging_reg|                                                                                                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|                                                               ; 17.1 (0.0)           ; 17.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11 ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x|                                              ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x                                                                                                                                                                                                                                                                                                                                                ; SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10 ; SDF_HLS_componentqsys ;
;                               |acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11|                                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11                                                                                                                                                                                                                                                              ; acl_enable_sink                                                  ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|                                                      ; 16.6 (2.1)           ; 16.6 (2.6)                       ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 29 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x                                                                                                                                                                                                                                                                                                                                                        ; SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10 ; SDF_HLS_componentqsys ;
;                               |SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|                                                                                     ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13                                                                                                                                                                                                                                                     ; SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10         ; SDF_HLS_componentqsys ;
;                                  |acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|                                                                                                                                  ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11                                                                                                                                                                                                  ; acl_push                                                         ; SDF_HLS_componentqsys ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                               ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_data_fifo:fifo                                                                                                                                                                               ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                        |acl_data_fifo:fifo|                                                                                                                                                            ; 12.7 (0.8)           ; 12.7 (0.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (2)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                            ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                           |acl_ll_fifo:fifo|                                                                                                                                                           ; 11.8 (11.8)          ; 11.8 (11.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                           ; acl_ll_fifo                                                      ; SDF_HLS_componentqsys ;
;                                        |acl_staging_reg:staging_reg|                                                                                                                                                   ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                   ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_ihc_1_B1_merge_reg:theihc_1_B1_merge_reg_aunroll_x|                                                                                                                         ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_ihc_1_B1_merge_reg:theihc_1_B1_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SDF_HLS_component_ihc_1_B1_merge_reg                             ; SDF_HLS_componentqsys ;
;                      |SDF_HLS_component_ihc_1_B1_merge:theihc_1_B1_merge|                                                                                                                                              ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_ihc_1_B1_merge:theihc_1_B1_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; SDF_HLS_component_ihc_1_B1_merge                                 ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_bb_ihc_1_B1_sr_1:thebb_ihc_1_B1_sr_1_aunroll_x|                                                                                                                                   ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1_sr_1:thebb_ihc_1_B1_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SDF_HLS_component_bb_ihc_1_B1_sr_1                               ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|                                                                              ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo ; SDF_HLS_componentqsys ;
;                      |acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|                                                                                                                              ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                         |acl_data_fifo:fifo|                                                                                                                                                                           ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                            |acl_valid_fifo_counter:counter|                                                                                                                                                            ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_valid_fifo_counter                                           ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr:thei_llvm_fpga_pipeline_keep_going_ihc_12_sr|                                                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr:thei_llvm_fpga_pipeline_keep_going_ihc_12_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr      ; SDF_HLS_componentqsys ;
;                |SDF_HLS_component_ihc_2_function:theihc_2_function|                                                                                                                                                    ; 393.1 (0.0)          ; 424.2 (0.0)                      ; 35.5 (0.0)                                        ; 4.4 (0.0)                        ; 0.0 (0.0)            ; 453 (0)             ; 673 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; SDF_HLS_component_ihc_2_function                                 ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1|                                                                                                                                               ; 18.0 (18.0)          ; 19.6 (19.6)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; SDF_HLS_component_arbiter_iowr_s1                                ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|                                                                                                                                                       ; 5.4 (0.0)            ; 5.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; SDF_HLS_component_bb_ihc_2_B0                                    ; SDF_HLS_componentqsys ;
;                      |SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|                                                                                                                          ; 5.4 (2.1)            ; 5.7 (2.1)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (5)              ; 8 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; SDF_HLS_component_bb_ihc_2_B0_stall_region                       ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|                                                                                   ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20     ; SDF_HLS_componentqsys ;
;                            |hld_iord:theiord|                                                                                                                                                                          ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|hld_iord:theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_iord                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                                                                                         ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_iord_stall_valid                                             ; SDF_HLS_componentqsys ;
;                                  |acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                                                                                         ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                     ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20|                                                                                     ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20      ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg|                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg                                                                                                                                                                                                                                                                                                                                                                                                  ; SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|                                                                                 ; 1.2 (0.0)            ; 1.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20    ; SDF_HLS_componentqsys ;
;                            |acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|                                                                                                                                   ; 1.2 (0.0)            ; 1.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_push                                                         ; SDF_HLS_componentqsys ;
;                               |acl_token_fifo_counter:fifo|                                                                                                                                                            ; 1.2 (1.2)            ; 1.4 (1.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|acl_token_fifo_counter:fifo                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_token_fifo_counter                                           ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|                                                                                                                                                       ; 353.7 (0.0)          ; 383.9 (0.0)                      ; 34.7 (0.0)                                        ; 4.4 (0.0)                        ; 0.0 (0.0)            ; 384 (0)             ; 642 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; SDF_HLS_component_bb_ihc_2_B1                                    ; SDF_HLS_componentqsys ;
;                      |SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|                                                                                                                          ; 351.9 (129.3)        ; 382.1 (137.1)                    ; 34.7 (9.2)                                        ; 4.4 (1.5)                        ; 0.0 (0.0)            ; 380 (185)           ; 642 (202)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; SDF_HLS_component_bb_ihc_2_B1_stall_region                       ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28|                                                                                                                     ; 2.8 (0.0)            ; 16.8 (0.0)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20                      ; SDF_HLS_componentqsys ;
;                            |hld_iord:theiord|                                                                                                                                                                          ; 2.8 (0.0)            ; 16.8 (0.0)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28|hld_iord:theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; hld_iord                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                                                                                         ; 2.8 (0.0)            ; 16.8 (0.0)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_iord_stall_valid                                             ; SDF_HLS_componentqsys ;
;                                  |acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                                                                                         ; 2.8 (2.8)            ; 16.8 (16.8)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216|                                                                                                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20                      ; SDF_HLS_componentqsys ;
;                            |hld_iowr:theiowr|                                                                                                                                                                          ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_iowr                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; hld_iowr_stall_valid                                             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29|                                                                                                   ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20             ; SDF_HLS_componentqsys ;
;                            |hld_iowr:theiowr|                                                                                                                                                                          ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_iowr                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                         ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_iowr_stall_valid                                             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212|                                                                                                  ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20             ; SDF_HLS_componentqsys ;
;                            |hld_iowr:theiowr|                                                                                                                                                                          ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_iowr                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_iowr_stall_valid                                             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220|                                                                                                                    ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20                      ; SDF_HLS_componentqsys ;
;                            |hld_iowr:theiowr|                                                                                                                                                                          ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_iowr                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; hld_iowr_stall_valid                                             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219|                                                                                                                    ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20                      ; SDF_HLS_componentqsys ;
;                            |hld_iowr:theiowr|                                                                                                                                                                          ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_iowr                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; hld_iowr_stall_valid                                             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210|                                                                                                  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20             ; SDF_HLS_componentqsys ;
;                            |hld_iowr:theiowr|                                                                                                                                                                          ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_iowr                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_iowr_stall_valid                                             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213|                                                                                                  ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20             ; SDF_HLS_componentqsys ;
;                            |hld_iowr:theiowr|                                                                                                                                                                          ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_iowr                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_iowr_stall_valid                                             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215|                                                                                                  ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20             ; SDF_HLS_componentqsys ;
;                            |hld_iowr:theiowr|                                                                                                                                                                          ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_iowr                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_iowr_stall_valid                                             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24|                                                                                 ; 2.7 (0.0)            ; 3.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20    ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg|                                                                       ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24|SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg                                                                                                                                                                                                                                                                                                                                                                                           ; SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg ; SDF_HLS_componentqsys ;
;                            |acl_pop:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21|                                                                                                                                    ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_pop                                                          ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23|                                                                                     ; 2.8 (0.0)            ; 3.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20      ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg|                                                                          ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg                                                                                                                                                                                                                                                                                                                                                                                                  ; SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg  ; SDF_HLS_componentqsys ;
;                            |acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21|                                                                                                                                      ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_pop                                                          ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|                                                                            ; 6.8 (0.0)            ; 7.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20  ; SDF_HLS_componentqsys ;
;                            |acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|                                                                                                                                 ; 6.8 (0.0)            ; 7.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_push                                                         ; SDF_HLS_componentqsys ;
;                               |acl_data_fifo:fifo|                                                                                                                                                                     ; 6.8 (0.0)            ; 7.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                  |acl_data_fifo:fifo|                                                                                                                                                                  ; 6.2 (0.0)            ; 6.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                     |acl_ll_ram_fifo:fifo|                                                                                                                                                             ; 6.2 (0.0)            ; 6.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                     ; acl_ll_ram_fifo                                                  ; SDF_HLS_componentqsys ;
;                                        |acl_data_fifo:sel_fifo|                                                                                                                                                        ; 6.2 (0.0)            ; 6.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo                                                                                                                                                                                                                                                                                                                                                              ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                           |acl_data_fifo:fifo|                                                                                                                                                         ; 5.7 (0.0)            ; 6.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                              |acl_ll_fifo:fifo|                                                                                                                                                        ; 5.7 (5.7)            ; 6.0 (6.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                                                                                                                                                          ; acl_ll_fifo                                                      ; SDF_HLS_componentqsys ;
;                                           |acl_staging_reg:staging_reg|                                                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                  ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                                  |acl_staging_reg:staging_reg|                                                                                                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|                                                                                ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20    ; SDF_HLS_componentqsys ;
;                            |acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|                                                                                                                                   ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_push                                                         ; SDF_HLS_componentqsys ;
;                               |acl_data_fifo:fifo|                                                                                                                                                                     ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                  |acl_data_fifo:fifo|                                                                                                                                                                  ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                     |acl_ll_ram_fifo:fifo|                                                                                                                                                             ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ll_ram_fifo                                                  ; SDF_HLS_componentqsys ;
;                                        |acl_data_fifo:sel_fifo|                                                                                                                                                        ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                           |acl_data_fifo:fifo|                                                                                                                                                         ; 5.3 (0.0)            ; 5.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                              |acl_ll_fifo:fifo|                                                                                                                                                        ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; SDF_HLS_componentqsys ;
;                                           |acl_staging_reg:staging_reg|                                                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                        ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                                  |acl_staging_reg:staging_reg|                                                                                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|                                                               ; 20.4 (0.0)           ; 24.1 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21 ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|                                                      ; 20.4 (0.0)           ; 24.1 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x                                                                                                                                                                                                                                                                                                                                                        ; SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20 ; SDF_HLS_componentqsys ;
;                               |SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22|                                                                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22                                                                                                                                                                                                                                                     ; SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20         ; SDF_HLS_componentqsys ;
;                                  |acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_21|                                                                                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_21                                                                                                                                                                                              ; acl_pipeline                                                     ; SDF_HLS_componentqsys ;
;                               |SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|                                                                                     ; 17.4 (0.0)           ; 18.7 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23                                                                                                                                                                                                                                                     ; SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20         ; SDF_HLS_componentqsys ;
;                                  |acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|                                                                                                                                  ; 17.4 (0.0)           ; 18.7 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21                                                                                                                                                                                                  ; acl_push                                                         ; SDF_HLS_componentqsys ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                               ; 17.4 (0.0)           ; 18.7 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo                                                                                                                                                                               ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                        |acl_data_fifo:fifo|                                                                                                                                                            ; 15.7 (0.8)           ; 17.1 (1.2)                       ; 1.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (4)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                            ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                           |acl_ll_fifo:fifo|                                                                                                                                                           ; 14.9 (14.9)          ; 15.9 (15.9)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                           ; acl_ll_fifo                                                      ; SDF_HLS_componentqsys ;
;                                        |acl_staging_reg:staging_reg|                                                                                                                                                   ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                   ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                               |dspba_delay_ver:redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_6|                                                                                                                   ; 1.3 (1.3)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|dspba_delay_ver:redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_6                                                                                                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; SDF_HLS_componentqsys ;
;                               |dspba_delay_ver:redist1_sync_together13_aunroll_x_in_i_valid_6|                                                                                                                         ; 1.2 (1.2)            ; 2.3 (2.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|dspba_delay_ver:redist1_sync_together13_aunroll_x_in_i_valid_6                                                                                                                                                                                                                                                                                         ; dspba_delay_ver                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|                                                                ; 169.3 (1.2)          ; 172.9 (1.2)                      ; 6.6 (0.0)                                         ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 117 (2)             ; 329 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26 ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x|                                              ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x                                                                                                                                                                                                                                                                                                                                                 ; SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20 ; SDF_HLS_componentqsys ;
;                               |acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21|                                                                                                      ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21                                                                                                                                                                                                                                                               ; acl_enable_sink                                                  ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|                                                       ; 161.9 (34.2)         ; 165.6 (39.9)                     ; 6.6 (5.8)                                         ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 104 (74)            ; 319 (73)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x                                                                                                                                                                                                                                                                                                                                                          ; SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20 ; SDF_HLS_componentqsys ;
;                               |SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211| ; 127.5 (0.0)          ; 125.4 (0.0)                      ; 0.8 (0.0)                                         ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 245 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211                                                                                                                                                                   ; SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20 ; SDF_HLS_componentqsys ;
;                                  |acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|                                                       ; 127.5 (0.0)          ; 125.4 (0.0)                      ; 0.8 (0.0)                                         ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 245 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21                                     ; acl_push                                                         ; SDF_HLS_componentqsys ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                               ; 127.5 (1.1)          ; 125.4 (1.1)                      ; 0.8 (0.0)                                         ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 30 (3)              ; 245 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo                  ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                        |acl_ll_fifo:fifo|                                                                                                                                                              ; 126.3 (126.3)        ; 124.3 (124.3)                    ; 1.0 (1.0)                                         ; 2.9 (2.9)                        ; 0.0 (0.0)            ; 27 (27)             ; 245 (245)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo ; acl_ll_fifo                                                      ; SDF_HLS_componentqsys ;
;                               |dspba_delay_ver:i_unnamed_ihc_29_delay|                                                                                                                                                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|dspba_delay_ver:i_unnamed_ihc_29_delay                                                                                                                                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_ihc_2_B1_merge_reg:theihc_2_B1_merge_reg_aunroll_x|                                                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_ihc_2_B1_merge_reg:theihc_2_B1_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SDF_HLS_component_ihc_2_B1_merge_reg                             ; SDF_HLS_componentqsys ;
;                         |acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_1_reg|                                                                                                       ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_1_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_valid_fifo_counter                                           ; SDF_HLS_componentqsys ;
;                         |acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_1_reg|                                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_1_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_valid_fifo_counter                                           ; SDF_HLS_componentqsys ;
;                      |SDF_HLS_component_ihc_2_B1_merge:theihc_2_B1_merge|                                                                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_ihc_2_B1_merge:theihc_2_B1_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; SDF_HLS_component_ihc_2_B1_merge                                 ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_bb_ihc_2_B1_sr_1:thebb_ihc_2_B1_sr_1_aunroll_x|                                                                                                                                   ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1_sr_1:thebb_ihc_2_B1_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SDF_HLS_component_bb_ihc_2_B1_sr_1                               ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|                                                                              ; 11.8 (0.0)           ; 11.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo ; SDF_HLS_componentqsys ;
;                      |acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|                                                                                                                              ; 11.8 (0.3)           ; 11.8 (0.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (1)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                         |acl_data_fifo:fifo|                                                                                                                                                                           ; 11.5 (0.0)           ; 11.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                            |acl_valid_fifo_counter:counter|                                                                                                                                                            ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_valid_fifo_counter                                           ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr:thei_llvm_fpga_pipeline_keep_going_ihc_22_sr|                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr:thei_llvm_fpga_pipeline_keep_going_ihc_22_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr      ; SDF_HLS_componentqsys ;
;                |SDF_HLS_component_ihc_function:theihc_function|                                                                                                                                                        ; 100.3 (0.0)          ; 113.9 (0.0)                      ; 13.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 147 (0)             ; 180 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SDF_HLS_component_ihc_function                                   ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4|                                                                                                                                               ; 8.3 (8.3)            ; 8.5 (8.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SDF_HLS_component_arbiter_iowr_s4                                ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|                                                                                                                                                           ; 5.3 (0.0)            ; 6.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; SDF_HLS_component_bb_ihc_B0                                      ; SDF_HLS_componentqsys ;
;                      |SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|                                                                                                                              ; 5.3 (2.8)            ; 6.0 (2.8)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (6)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SDF_HLS_component_bb_ihc_B0_stall_region                         ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|                                                                                               ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0           ; SDF_HLS_componentqsys ;
;                            |hld_iord:theiord|                                                                                                                                                                          ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|hld_iord:theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; hld_iord                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                                                                                         ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; hld_iord_stall_valid                                             ; SDF_HLS_componentqsys ;
;                                  |acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                                             ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0|                                                                                         ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0        ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg|                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg                                                                                                                                                                                                                                                                                                                                                                                                                      ; SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg    ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|                                                                                     ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0      ; SDF_HLS_componentqsys ;
;                            |acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|                                                                                                                                     ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_push                                                         ; SDF_HLS_componentqsys ;
;                               |acl_token_fifo_counter:fifo|                                                                                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|acl_token_fifo_counter:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_token_fifo_counter                                           ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_ihc_B0_merge_reg:theihc_B0_merge_reg|                                                                                                                                       ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_ihc_B0_merge_reg:theihc_B0_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; SDF_HLS_component_ihc_B0_merge_reg                               ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|                                                                                                                                                           ; 81.3 (0.0)           ; 94.0 (0.0)                       ; 12.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 165 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; SDF_HLS_component_bb_ihc_B1                                      ; SDF_HLS_componentqsys ;
;                      |SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|                                                                                                                              ; 80.3 (26.0)          ; 93.0 (26.0)                      ; 12.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (34)             ; 165 (50)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; SDF_HLS_component_bb_ihc_B1_stall_region                         ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6|                                                                                                           ; 0.5 (0.0)            ; 0.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0                 ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix|                                                                                                                                          ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6|SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SDF_HLS_component_reg_rsrvd_fix                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8|                                                                                                           ; 22.8 (0.0)           ; 33.4 (0.0)                       ; 10.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0                 ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix|                                                                                                                     ; 16.8 (16.8)          ; 17.0 (17.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8|SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz             ; SDF_HLS_componentqsys ;
;                            |hld_iord:theiord|                                                                                                                                                                          ; 6.0 (0.0)            ; 16.4 (0.0)                       ; 10.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8|hld_iord:theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; hld_iord                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                                                                                         ; 6.0 (0.0)            ; 16.4 (0.0)                       ; 10.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; hld_iord_stall_valid                                             ; SDF_HLS_componentqsys ;
;                                  |acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                                                                                         ; 6.0 (6.0)            ; 16.4 (16.4)                      ; 10.4 (10.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3|                                                                                                           ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0                 ; SDF_HLS_componentqsys ;
;                            |hld_iord:theiord|                                                                                                                                                                          ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3|hld_iord:theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; hld_iord                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                                                                                         ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; hld_iord_stall_valid                                             ; SDF_HLS_componentqsys ;
;                                  |acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                                                                                         ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10|                                                                                                          ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0                 ; SDF_HLS_componentqsys ;
;                            |hld_iowr:theiowr|                                                                                                                                                                          ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_iowr                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                         ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; hld_iowr_stall_valid                                             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12|                                                                                                          ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0                 ; SDF_HLS_componentqsys ;
;                            |hld_iowr:theiowr|                                                                                                                                                                          ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_iowr                                                         ; SDF_HLS_componentqsys ;
;                               |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; hld_iowr_stall_valid                                             ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5|                                                                                       ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0       ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg|                                                                            ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg                                                                                                                                                                                                                                                                                                                                                                                                                  ; SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg   ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4|                                                                                         ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0        ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg|                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg                                                                                                                                                                                                                                                                                                                                                                                                                      ; SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg    ; SDF_HLS_componentqsys ;
;                            |acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1|                                                                                                                                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_pop                                                          ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|                                                                                  ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0     ; SDF_HLS_componentqsys ;
;                            |acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|                                                                                                                                    ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_push                                                         ; SDF_HLS_componentqsys ;
;                               |acl_data_fifo:fifo|                                                                                                                                                                     ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                  |acl_data_fifo:fifo|                                                                                                                                                                  ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                     |acl_ll_fifo:fifo|                                                                                                                                                                 ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ll_fifo                                                      ; SDF_HLS_componentqsys ;
;                                  |acl_staging_reg:staging_reg|                                                                                                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|                                                                                    ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0      ; SDF_HLS_componentqsys ;
;                            |acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|                                                                                                                                     ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_push                                                         ; SDF_HLS_componentqsys ;
;                               |acl_data_fifo:fifo|                                                                                                                                                                     ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                  |acl_data_fifo:fifo|                                                                                                                                                                  ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                     |acl_ll_fifo:fifo|                                                                                                                                                                 ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_ll_fifo                                                      ; SDF_HLS_componentqsys ;
;                                  |acl_staging_reg:staging_reg|                                                                                                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|                                                                     ; 11.9 (0.0)           ; 13.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1   ; SDF_HLS_componentqsys ;
;                            |SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|                                                          ; 11.9 (0.8)           ; 13.8 (2.8)                       ; 1.8 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 21 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                              ; SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0 ; SDF_HLS_componentqsys ;
;                               |SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|                                                                                         ; 10.9 (0.0)           ; 10.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3                                                                                                                                                                                                                                                                               ; SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0           ; SDF_HLS_componentqsys ;
;                                  |acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|                                                                                                                                    ; 10.9 (0.0)           ; 10.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1                                                                                                                                                                                                                              ; acl_push                                                         ; SDF_HLS_componentqsys ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                               ; 10.9 (0.0)           ; 10.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo                                                                                                                                                                                                           ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                        |acl_data_fifo:fifo|                                                                                                                                                            ; 9.2 (0.9)            ; 9.2 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (3)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                                        ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                                           |acl_ll_fifo:fifo|                                                                                                                                                           ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                       ; acl_ll_fifo                                                      ; SDF_HLS_componentqsys ;
;                                        |acl_staging_reg:staging_reg|                                                                                                                                                   ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                               ; acl_staging_reg                                                  ; SDF_HLS_componentqsys ;
;                         |SDF_HLS_component_ihc_B1_merge_reg:theihc_B1_merge_reg_aunroll_x|                                                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_ihc_B1_merge_reg:theihc_B1_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SDF_HLS_component_ihc_B1_merge_reg                               ; SDF_HLS_componentqsys ;
;                         |acl_valid_fifo_counter:thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_valid_fifo_counter                                           ; SDF_HLS_componentqsys ;
;                      |SDF_HLS_component_ihc_B1_merge:theihc_B1_merge|                                                                                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_ihc_B1_merge:theihc_B1_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; SDF_HLS_component_ihc_B1_merge                                   ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_bb_ihc_B1_sr_1:thebb_ihc_B1_sr_1_aunroll_x|                                                                                                                                       ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1_sr_1:thebb_ihc_B1_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SDF_HLS_component_bb_ihc_B1_sr_1                                 ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|                                                                                ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo ; SDF_HLS_componentqsys ;
;                      |acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|                                                                                                                                ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                         |acl_data_fifo:fifo|                                                                                                                                                                           ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; SDF_HLS_componentqsys ;
;                            |acl_valid_fifo_counter:counter|                                                                                                                                                            ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_valid_fifo_counter                                           ; SDF_HLS_componentqsys ;
;                   |SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr:thei_llvm_fpga_pipeline_keep_going_ihc2_sr|                                                                                               ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr:thei_llvm_fpga_pipeline_keep_going_ihc2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr        ; SDF_HLS_componentqsys ;
;                |SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|                                                                                                                                        ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SDF_HLS_component_iord_bl_s0_fifo_inst                           ; SDF_HLS_componentqsys ;
;                   |acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|                                                                                                                                                   ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_stream_fifo                                                  ; SDF_HLS_componentqsys ;
;                      |hld_fifo:GEN_RAM_FIFO.fifo|                                                                                                                                                                      ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; SDF_HLS_componentqsys ;
;                         |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                                                                ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; SDF_HLS_componentqsys ;
;                            |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                                                                                              ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altdpram                                                         ; work                  ;
;                               |dpram_er32:auto_generated|                                                                                                                                                              ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dpram_er32                                                       ; work                  ;
;                |SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|                                                                                                                                        ; 13.8 (0.0)           ; 17.5 (0.0)                       ; 3.9 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SDF_HLS_component_iowr_bl_s3_fifo_inst                           ; SDF_HLS_componentqsys ;
;                   |acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|                                                                                                                                                   ; 13.8 (0.2)           ; 17.5 (0.5)                       ; 3.9 (0.2)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 27 (1)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_stream_fifo                                                  ; SDF_HLS_componentqsys ;
;                      |acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo|                                                                                                                          ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_shift_register_no_reset                                      ; SDF_HLS_componentqsys ;
;                      |acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|                                                                                                                                      ; 5.3 (4.7)            ; 6.1 (5.0)                        ; 0.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; SDF_HLS_componentqsys ;
;                         |acl_reset_handler:acl_reset_handler_inst|                                                                                                                                                     ; 0.6 (0.6)            ; 1.1 (1.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; SDF_HLS_componentqsys ;
;                      |hld_fifo:GEN_RAM_FIFO.fifo|                                                                                                                                                                      ; 8.1 (0.0)            ; 10.4 (0.0)                       ; 2.6 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; SDF_HLS_componentqsys ;
;                         |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                                                                ; 8.1 (1.8)            ; 10.4 (2.3)                       ; 2.6 (0.5)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 15 (5)              ; 18 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; SDF_HLS_componentqsys ;
;                            |acl_reset_handler:acl_reset_handler_inst|                                                                                                                                                  ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; SDF_HLS_componentqsys ;
;                            |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                                                                                       ; 5.6 (5.3)            ; 6.9 (5.4)                        ; 1.6 (0.1)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; SDF_HLS_componentqsys ;
;                               |acl_reset_handler:acl_reset_handler_inst|                                                                                                                                               ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; SDF_HLS_componentqsys ;
;                |SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|                                                                                                                                              ; 35.6 (0.0)           ; 43.5 (0.0)                       ; 8.2 (0.0)                                         ; 0.2 (0.0)                        ; 20.0 (0.0)           ; 30 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; SDF_HLS_component_iowr_s1_fifo_inst                              ; SDF_HLS_componentqsys ;
;                   |acl_stream_fifo:theiowr_s1_fifo_inst_internal|                                                                                                                                                      ; 35.6 (1.2)           ; 43.5 (1.2)                       ; 8.2 (0.0)                                         ; 0.2 (0.0)                        ; 20.0 (0.0)           ; 30 (2)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_stream_fifo                                                  ; SDF_HLS_componentqsys ;
;                      |acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|                                                                                                                                      ; 5.0 (4.5)            ; 6.0 (5.0)                        ; 1.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; SDF_HLS_componentqsys ;
;                         |acl_reset_handler:acl_reset_handler_inst|                                                                                                                                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; SDF_HLS_componentqsys ;
;                      |hld_fifo:GEN_RAM_FIFO.fifo|                                                                                                                                                                      ; 29.4 (0.0)           ; 36.3 (0.0)                       ; 7.2 (0.0)                                         ; 0.2 (0.0)                        ; 20.0 (0.0)           ; 17 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; SDF_HLS_componentqsys ;
;                         |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                                                                ; 29.4 (2.5)           ; 36.3 (4.0)                       ; 7.2 (1.5)                                         ; 0.2 (0.0)                        ; 20.0 (0.0)           ; 17 (5)              ; 31 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; SDF_HLS_componentqsys ;
;                            |acl_lfsr:ram_rd_addr_inst|                                                                                                                                                                 ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; SDF_HLS_componentqsys ;
;                               |fibonacci_lfsr:lfsr_inst|                                                                                                                                                               ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; SDF_HLS_componentqsys ;
;                            |acl_lfsr:ram_wr_addr_inst|                                                                                                                                                                 ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; SDF_HLS_componentqsys ;
;                               |fibonacci_lfsr:lfsr_inst|                                                                                                                                                               ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; SDF_HLS_componentqsys ;
;                            |acl_reset_handler:acl_reset_handler_inst|                                                                                                                                                  ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; SDF_HLS_componentqsys ;
;                            |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                                                                                       ; 5.6 (5.2)            ; 6.5 (5.0)                        ; 1.2 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; SDF_HLS_componentqsys ;
;                               |acl_reset_handler:acl_reset_handler_inst|                                                                                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; SDF_HLS_componentqsys ;
;                            |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                                                                                              ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altdpram                                                         ; work                  ;
;                               |dpram_er32:auto_generated|                                                                                                                                                              ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; dpram_er32                                                       ; work                  ;
;                |SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|                                                                                                                                              ; 15.7 (0.0)           ; 19.7 (0.0)                       ; 4.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; SDF_HLS_component_iowr_s2_fifo_inst                              ; SDF_HLS_componentqsys ;
;                   |acl_stream_fifo:theiowr_s2_fifo_inst_internal|                                                                                                                                                      ; 15.7 (2.5)           ; 19.7 (2.5)                       ; 4.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 31 (5)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_stream_fifo                                                  ; SDF_HLS_componentqsys ;
;                      |acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|                                                                                                                                      ; 6.7 (5.7)            ; 7.5 (6.3)                        ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; SDF_HLS_componentqsys ;
;                         |acl_reset_handler:acl_reset_handler_inst|                                                                                                                                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; SDF_HLS_componentqsys ;
;                      |hld_fifo:GEN_RAM_FIFO.fifo|                                                                                                                                                                      ; 6.0 (0.0)            ; 9.7 (0.0)                        ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; SDF_HLS_componentqsys ;
;                         |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                                                                ; 6.0 (1.7)            ; 9.7 (1.8)                        ; 3.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (4)              ; 17 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; SDF_HLS_componentqsys ;
;                            |acl_reset_handler:acl_reset_handler_inst|                                                                                                                                                  ; -0.3 (-0.3)          ; 1.7 (1.7)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; SDF_HLS_componentqsys ;
;                            |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                                                                                       ; 4.7 (4.7)            ; 6.2 (4.7)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (9)              ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; SDF_HLS_componentqsys ;
;                               |acl_reset_handler:acl_reset_handler_inst|                                                                                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; SDF_HLS_componentqsys ;
;                |SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|                                                                                                                                              ; 33.2 (0.0)           ; 42.5 (0.0)                       ; 9.8 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 26 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; SDF_HLS_component_iowr_s4_fifo_inst                              ; SDF_HLS_componentqsys ;
;                   |acl_stream_fifo:theiowr_s4_fifo_inst_internal|                                                                                                                                                      ; 33.2 (0.0)           ; 42.5 (0.0)                       ; 9.8 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 26 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_stream_fifo                                                  ; SDF_HLS_componentqsys ;
;                      |acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|                                                                                                                                      ; 5.0 (5.0)            ; 7.0 (5.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (9)              ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; SDF_HLS_componentqsys ;
;                         |acl_reset_handler:acl_reset_handler_inst|                                                                                                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; SDF_HLS_componentqsys ;
;                      |hld_fifo:GEN_RAM_FIFO.fifo|                                                                                                                                                                      ; 28.2 (0.0)           ; 35.5 (0.0)                       ; 7.8 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 16 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; SDF_HLS_componentqsys ;
;                         |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                                                                ; 28.2 (1.3)           ; 35.5 (2.8)                       ; 7.8 (1.7)                                         ; 0.5 (0.1)                        ; 20.0 (0.0)           ; 16 (4)              ; 28 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; SDF_HLS_componentqsys ;
;                            |acl_lfsr:ram_rd_addr_inst|                                                                                                                                                                 ; 0.9 (0.0)            ; 2.5 (0.0)                        ; 1.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; SDF_HLS_componentqsys ;
;                               |fibonacci_lfsr:lfsr_inst|                                                                                                                                                               ; 0.9 (0.9)            ; 2.5 (2.5)                        ; 1.8 (1.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; SDF_HLS_componentqsys ;
;                            |acl_lfsr:ram_wr_addr_inst|                                                                                                                                                                 ; 0.3 (0.0)            ; 2.5 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; SDF_HLS_componentqsys ;
;                               |fibonacci_lfsr:lfsr_inst|                                                                                                                                                               ; 0.3 (0.3)            ; 2.5 (2.5)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; SDF_HLS_componentqsys ;
;                            |acl_reset_handler:acl_reset_handler_inst|                                                                                                                                                  ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; SDF_HLS_componentqsys ;
;                            |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                                                                                       ; 5.5 (5.0)            ; 6.2 (5.2)                        ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; SDF_HLS_componentqsys ;
;                               |acl_reset_handler:acl_reset_handler_inst|                                                                                                                                               ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; SDF_HLS_componentqsys ;
;                            |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                                                                                              ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altdpram                                                         ; work                  ;
;                               |dpram_er32:auto_generated|                                                                                                                                                              ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; dpram_er32                                                       ; work                  ;
;       |altera_reset_controller:rst_controller|                                                                                                                                                                         ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                                          ; SDF_HLS_componentqsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|SDF_HLS_componentqsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                                        ; SDF_HLS_componentqsys ;
;    |sld_hub:auto_hub|                                                                                                                                                                                                  ; 62.0 (0.5)           ; 72.0 (0.5)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub                                                          ; altera_sld            ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                                                                                ; 61.5 (0.0)           ; 71.5 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; alt_sld_fab_with_jtag_input                                      ; altera_sld            ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                                                                          ; 61.5 (0.0)           ; 71.5 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; alt_sld_fab                                                      ; alt_sld_fab           ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                                                                                      ; 61.5 (1.1)           ; 71.5 (3.0)                       ; 10.0 (1.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (1)              ; 95 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_sld_fab_alt_sld_fab                                          ; alt_sld_fab           ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                                                                           ; 60.4 (0.0)           ; 68.5 (0.0)                       ; 8.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; alt_sld_fab_alt_sld_fab_sldfabric                                ; alt_sld_fab           ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                                                                       ; 60.4 (41.8)          ; 68.5 (46.5)                      ; 8.1 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (56)             ; 90 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_jtag_hub                                                     ; work                  ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                                                                         ; 9.0 (9.0)            ; 9.5 (9.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; sld_rom_sr                                                       ; work                  ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                                                                       ; 9.7 (9.7)            ; 12.4 (12.4)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_shadow_jsm                                                   ; altera_sld            ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                                                                                                    ; 441.0 (24.2)         ; 621.5 (51.2)                     ; 180.5 (27.0)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 356 (2)             ; 1198 (132)                ; 0 (0)         ; 270336            ; 33    ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap                                                    ; work                  ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                                                                                                          ; 416.7 (0.0)          ; 570.2 (0.0)                      ; 153.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 354 (0)             ; 1066 (0)                  ; 0 (0)         ; 270336            ; 33    ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_signaltap_impl                                               ; work                  ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                                                                                                      ; 416.7 (76.5)         ; 570.2 (173.7)                    ; 153.5 (97.2)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 354 (68)            ; 1066 (351)                ; 0 (0)         ; 270336            ; 33    ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap_implb                                              ; work                  ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                                                                                                           ; 25.8 (25.3)          ; 31.8 (31.2)                      ; 6.0 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altdpram                                                         ; work                  ;
;                |lpm_decode:wdecoder|                                                                                                                                                                                   ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_decode                                                       ; work                  ;
;                   |decode_vnf:auto_generated|                                                                                                                                                                          ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; decode_vnf                                                       ; work                  ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 270336            ; 33    ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                                       ; work                  ;
;                |altsyncram_6i84:auto_generated|                                                                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 270336            ; 33    ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6i84:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_6i84                                                  ; work                  ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                                                                                                           ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_shiftreg                                                     ; work                  ;
;             |lpm_shiftreg:status_register|                                                                                                                                                                             ; 9.0 (9.0)            ; 9.2 (9.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; lpm_shiftreg                                                     ; work                  ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                                                                                                  ; 5.2 (5.2)            ; 8.3 (8.3)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; serial_crc_16                                                    ; work                  ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                                                                                               ; 48.7 (48.7)          ; 56.8 (56.8)                      ; 8.1 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (84)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_buffer_manager                                               ; work                  ;
;             |sld_ela_control:ela_control|                                                                                                                                                                              ; 149.8 (0.3)          ; 185.1 (0.5)                      ; 35.2 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (1)             ; 367 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; sld_ela_control                                                  ; work                  ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; lpm_shiftreg                                                     ; work                  ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                                                                                                            ; 146.4 (0.0)          ; 180.0 (0.0)                      ; 33.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (0)             ; 351 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_ela_trigger                                                  ; work                  ;
;                   |sld_ela_trigger_lio:auto_generated|                                                                                                                                                                 ; 146.4 (0.0)          ; 180.0 (0.0)                      ; 33.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (0)             ; 351 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; sld_ela_trigger_lio                                              ; work                  ;
;                      |sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|                                                                                                                                           ; 146.4 (33.6)         ; 180.0 (35.7)                     ; 33.6 (2.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (66)            ; 351 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_reserved_FB_SDF_auto_signaltap_0_1_778a                      ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                                                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                                                                                                             ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                                                                                                             ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                                                                                                             ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                                                                                                             ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                                                                                                             ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                                                                                                             ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                                                                                                             ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                                                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_130|                                                                                                                                                             ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                                                                                                             ; 0.0 (0.0)            ; 0.9 (0.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_133|                                                                                                                                                             ; 0.0 (0.0)            ; 0.2 (0.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_133                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                                                                                                             ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_136|                                                                                                                                                             ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_136                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                                                                                                             ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_139|                                                                                                                                                             ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                                                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_142|                                                                                                                                                             ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                                                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                                                                                                             ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_147|                                                                                                                                                             ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_148|                                                                                                                                                             ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_150|                                                                                                                                                             ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                                                                                                             ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_153|                                                                                                                                                             ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_154|                                                                                                                                                             ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_156|                                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_157|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_157                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_159|                                                                                                                                                             ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                                                                                                              ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_160|                                                                                                                                                             ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_162|                                                                                                                                                             ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_163|                                                                                                                                                             ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_163                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_165|                                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_166|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_166                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_168|                                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_169|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_171|                                                                                                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_172|                                                                                                                                                             ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_174|                                                                                                                                                             ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_175|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_177|                                                                                                                                                             ; 0.2 (0.2)            ; 1.4 (1.4)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_178|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_178                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_180|                                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_181|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_183|                                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_184|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_184                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_186|                                                                                                                                                             ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_187|                                                                                                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                                                                                                              ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_190|                                                                                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_190                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                                                                                                             ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_193|                                                                                                                                                             ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_196|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_196                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_197|                                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_199|                                                                                                                                                             ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_199                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                                                                                                              ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_200|                                                                                                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_202|                                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_202                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_203|                                                                                                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_203                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                                                                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                                                                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                                                                                                              ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                                                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                                                                                                              ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                                                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                                                                                                              ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                                                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                                                                                                              ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                                                                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                                                                                                              ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                                                                                                              ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                                                                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                                                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                                                                                                              ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                                                                                                              ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                                                                                                              ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                                                                                                              ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                                                                                                              ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                                                                                                              ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                                                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                                                                                                              ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                                                                                                              ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                                                                                                              ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                                                                                                              ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                                                                                                              ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                                                                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                                                                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                                                                                               ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_80|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                                                                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                                                                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                                                                                                              ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                                                                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                                                                                                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                                                                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                                                                                                              ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                                                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                                                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                                                                                                              ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                     ; work                  ;
;                         |sld_alt_reduction:unary_1|                                                                                                                                                                    ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_alt_reduction:unary_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; sld_alt_reduction                                                ; work                  ;
;                         |sld_alt_reduction:unary_100|                                                                                                                                                                  ; 12.7 (12.7)          ; 12.7 (12.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_alt_reduction:unary_100                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; sld_alt_reduction                                                ; work                  ;
;                         |sld_alt_reduction:unary_2|                                                                                                                                                                    ; 14.0 (14.0)          ; 16.8 (16.8)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_alt_reduction:unary_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; sld_alt_reduction                                                ; work                  ;
;                         |sld_mbpmg:mbpm_101|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_101                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_104|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_104                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_107|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_107                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_110|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_110                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_113|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_113                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_116|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_116                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_119|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_12|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_122|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_122                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_125|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_125                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_125|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_128|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_128|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_131|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_131                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_131|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_134|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_134                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_134|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_137|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_137                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_137|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_140|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_140                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_140|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_143|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_143                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_143|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_146|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_146                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_146|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_149|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_149                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_149|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_15|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_152|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_152                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_152|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_155|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_155                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_155|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_158|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_158                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_158|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_161|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_161                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_161|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_164|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_164                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_164|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_167|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_167                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_167|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_170|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_170                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_170|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_173|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_173                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_173|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_176|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_176                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_176|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_179|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_179                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_179|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_18|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_182|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_182                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_182|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_185|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_185                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_185|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_188|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_188                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_188|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_191|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_191                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_191|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_194|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_194                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_194|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_198|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_198                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_198|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_201|                                                                                                                                                                           ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_201                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_201|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_21|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_24|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_27|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_3|                                                                                                                                                                             ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_30|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_33|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_36|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_39|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_39                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_42|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_42                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_45|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_48|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_51|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_51                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_51|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_54|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_54|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_57|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_57                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_57|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_6|                                                                                                                                                                             ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_60|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_60                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_60|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_63|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_63                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_63|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_66|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_66                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_66|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_69|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_69|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_72|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_72                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_72|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_75|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_75                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_75|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_78|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_78                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_78|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_81|                                                                                                                                                                            ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_81                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_81|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_84|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_84                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_84|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_87|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_87                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_87|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_9|                                                                                                                                                                             ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_90|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_90                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_90|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_93|                                                                                                                                                                            ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_93                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_93|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                         |sld_mbpmg:mbpm_96|                                                                                                                                                                            ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_96                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_mbpmg                                                        ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|sld_mbpmg:mbpm_96|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_sbpmg                                                        ; work                  ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                                                                                                         ; 1.3 (0.3)            ; 3.1 (0.3)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; sld_ela_trigger_flow_mgr                                         ; work                  ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                                                                                                            ; 0.9 (0.9)            ; 2.7 (2.7)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; lpm_shiftreg                                                     ; work                  ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                                                                                                         ; 85.8 (5.3)           ; 85.8 (5.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (10)             ; 146 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; sld_offload_buffer_mgr                                           ; work                  ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; lpm_counter                                                      ; work                  ;
;                   |cntr_b9i:auto_generated|                                                                                                                                                                            ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; cntr_b9i                                                         ; work                  ;
;                |lpm_counter:read_pointer_counter|                                                                                                                                                                      ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; lpm_counter                                                      ; work                  ;
;                   |cntr_82j:auto_generated|                                                                                                                                                                            ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; cntr_82j                                                         ; work                  ;
;                |lpm_counter:status_advance_pointer_counter|                                                                                                                                                            ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_counter                                                      ; work                  ;
;                   |cntr_39i:auto_generated|                                                                                                                                                                            ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; cntr_39i                                                         ; work                  ;
;                |lpm_counter:status_read_pointer_counter|                                                                                                                                                               ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; lpm_counter                                                      ; work                  ;
;                   |cntr_kri:auto_generated|                                                                                                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; cntr_kri                                                         ; work                  ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                                                                                                      ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; lpm_shiftreg                                                     ; work                  ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                                                                                                       ; 33.0 (33.0)          ; 33.0 (33.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                                     ; work                  ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                                                                                                    ; 13.0 (13.0)          ; 13.0 (13.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; lpm_shiftreg                                                     ; work                  ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                                                                                                    ; 12.3 (12.3)          ; 16.0 (16.0)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |FB_SDF|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sld_rom_sr                                                       ; work                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-----------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                  ;
+---------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; Name    ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5 ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; clk_clk ; Input    ; -- ; (0)  ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
+---------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk_clk             ;                   ;         ;
+---------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y8_N3   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11|enable                                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y8_N12  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                           ; LABCELL_X24_Y8_N57   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo|read                                                                                                                                                                   ; MLABCELL_X25_Y8_N51  ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_ihc_1_B1_merge:theihc_1_B1_merge|out_stall_out_0[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y8_N36  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter|gen_depth_small.occ[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y8_N57  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X24_Y12_N14       ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y12_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y13_N27  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                           ; LABCELL_X29_Y11_N45  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|read                                                                                                                                                                   ; MLABCELL_X28_Y9_N9   ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0 ; LABCELL_X29_Y10_N33  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~1 ; LABCELL_X27_Y10_N21  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~2 ; LABCELL_X29_Y10_N45  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~3 ; LABCELL_X29_Y10_N42  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~4 ; LABCELL_X29_Y10_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~5 ; LABCELL_X29_Y10_N9   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~6 ; LABCELL_X29_Y10_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_new[0] ; LABCELL_X29_Y10_N57  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_new[1] ; LABCELL_X29_Y10_N24  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_new[2] ; LABCELL_X29_Y10_N27  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_new[3] ; LABCELL_X29_Y10_N0   ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_new[4] ; LABCELL_X29_Y10_N3   ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_new[5] ; LABCELL_X29_Y10_N54  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0 ; MLABCELL_X28_Y10_N18 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|read                         ; MLABCELL_X28_Y10_N42 ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|redist1_sync_together22_aunroll_x_in_c1_eni1_1_tpl_1_q[0]                                                                                                                                                                                                                                                                                                            ; FF_X30_Y12_N17       ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SE_out_i_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x_StallValid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y11_N15  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SE_out_i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x_StallValid[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X27_Y11_N3   ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SE_redist0_i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x_out_c1_exit_1_tpl_3_0_backEN~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y11_N3  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SE_redist0_i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x_out_c1_exit_1_tpl_3_1_backEN~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y11_N3   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SE_redist0_i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x_out_c1_exit_1_tpl_3_2_backEN~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y11_N21  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SE_redist1_i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x_out_c1_exit_1_tpl_4_0_backEN~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y14_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SE_redist8_bgTrunc_i_add15_i_i_ihc_211_sel_x_b_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y14_N57  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SE_redist9_i_or_add15_i_i29_ihc_214_q_1_0_backEN~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y14_N57 ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SR_SE_redist0_i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x_out_c1_exit_1_tpl_3_1_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X27_Y11_N50       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SR_SE_redist0_i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x_out_c1_exit_1_tpl_3_2_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X24_Y11_N44       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SR_SE_redist1_i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x_out_c1_exit_1_tpl_4_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X24_Y11_N41       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SR_SE_redist8_bgTrunc_i_add15_i_i_ihc_211_sel_x_b_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X24_Y12_N20       ; 68      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SR_SE_redist9_i_or_add15_i_i29_ihc_214_q_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X24_Y14_N47       ; 69      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_1_reg|gen_depth_small.occ[2]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y12_N54  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_1_reg|gen_depth_small.occ[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y12_N54  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_ihc_2_B1_merge:theihc_2_B1_merge|out_stall_out_0[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y11_N0   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X23_Y10_N32       ; 72      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y9_N33  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y9_N57   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                       ; LABCELL_X23_Y9_N39   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_StallValid[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y9_N24   ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_StallValid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y9_N3    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_backEN~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y9_N21   ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg|gen_depth_small.occ[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y9_N3    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg|occ~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X19_Y9_N27   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_ihc_B1_merge:theihc_B1_merge|out_stall_out_0[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y9_N30   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X22_Y11_N59       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X18_Y9_N40        ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X19_Y9_N10        ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X23_Y11_N41       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X21_Y11_N13       ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X23_Y11_N35       ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X25_Y11_N20       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X24_Y9_N10        ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X18_Y9_N59        ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X23_Y12_N23       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X19_Y12_N14       ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y12_N3   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X19_Y12_N11       ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y10_N48  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y12_N9   ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X28_Y11_N38       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X28_Y12_N17       ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X27_Y12_N50       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X29_Y11_N11       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X31_Y12_N43       ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X27_Y12_N29       ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X22_Y7_N50        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X25_Y7_N49        ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X18_Y8_N56        ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X17_Y8_N32        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X23_Y8_N37        ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|always6~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y8_N33   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X18_Y8_N50        ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X18_Y8_N26        ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y8_N21   ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDF_HLS_componentqsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X29_Y7_N14        ; 824     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y2_N3        ; 704     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y2_N3        ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PIN_V11              ; 1840    ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X1_Y1_N32         ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X2_Y2_N45    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X2_Y2_N54    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X2_Y2_N30    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X6_Y2_N11         ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X6_Y2_N41         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X2_Y2_N3     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X1_Y2_N0     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X2_Y3_N18    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X2_Y3_N3     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X2_Y3_N48    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X1_Y1_N17         ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X3_Y1_N41         ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X1_Y2_N47         ; 53      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X3_Y1_N48   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X3_Y1_N14         ; 54      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X4_Y2_N6     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X8_Y6_N45   ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X8_Y6_N42   ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X3_Y4_N44         ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X7_Y6_N22         ; 37      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X7_Y5_N30    ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X7_Y6_N3     ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y5_N3     ; 35      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y6_N51    ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X2_Y6_N20         ; 495     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X2_Y5_N51    ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X7_Y5_N18    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X4_Y6_N18    ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X7_Y6_N12    ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X8_Y6_N51   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X7_Y6_N54    ; 38      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X3_Y5_N27   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X3_Y5_N39   ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|cout_actual                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X4_Y4_N12    ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|cout_actual                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X3_Y5_N18   ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X1_Y7_N54    ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X7_Y5_N57    ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X4_Y4_N24    ; 65      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X3_Y5_N54   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y5_N36   ; 1       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X3_Y5_N42   ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y5_N45   ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y3_N48    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y3_N39   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X7_Y5_N12    ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y5_N6     ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X7_Y5_N33    ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X2_Y5_N48    ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X7_Y5_N42    ; 311     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                        ;
+---------+----------+---------+----------------------+------------------+---------------------------+
; Name    ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------+----------+---------+----------------------+------------------+---------------------------+
; clk_clk ; PIN_V11  ; 1840    ; Global Clock         ; GCLK6            ; --                        ;
+---------+----------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                 ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SDF_HLS_componentqsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 824     ;
; altera_internal_jtag~TCKUTAP                                                                                                                         ; 704     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X25_Y15_N0, LAB_X21_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                      ;                 ;                 ;          ;                        ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE          ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X21_Y10_N0, LAB_X21_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                      ;                 ;                 ;          ;                        ;                       ;
; SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE          ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X15_Y8_N0, LAB_X15_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                      ;                 ;                 ;          ;                        ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6i84:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 66           ; 4096         ; 66           ; yes                    ; no                      ; yes                    ; no                      ; 270336 ; 4096                        ; 66                          ; 4096                        ; 66                          ; 270336              ; 33          ; 0     ; None ; M10K_X14_Y7_N0, M10K_X5_Y7_N0, M10K_X5_Y2_N0, M10K_X5_Y4_N0, M10K_X5_Y11_N0, M10K_X5_Y1_N0, M10K_X5_Y6_N0, M10K_X5_Y3_N0, M10K_X5_Y12_N0, M10K_X5_Y5_N0, M10K_X5_Y10_N0, M10K_X14_Y11_N0, M10K_X5_Y9_N0, M10K_X14_Y10_N0, M10K_X14_Y8_N0, M10K_X14_Y12_N0, M10K_X14_Y5_N0, M10K_X14_Y6_N0, M10K_X5_Y8_N0, M10K_X26_Y9_N0, M10K_X14_Y3_N0, M10K_X26_Y1_N0, M10K_X26_Y3_N0, M10K_X14_Y9_N0, M10K_X26_Y7_N0, M10K_X14_Y4_N0, M10K_X26_Y8_N0, M10K_X26_Y6_N0, M10K_X14_Y1_N0, M10K_X26_Y4_N0, M10K_X26_Y2_N0, M10K_X14_Y2_N0, M10K_X26_Y5_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 4,586 / 289,320 ( 2 % ) ;
; C12 interconnects                           ; 18 / 13,420 ( < 1 % )   ;
; C2 interconnects                            ; 1,624 / 119,108 ( 1 % ) ;
; C4 interconnects                            ; 834 / 56,300 ( 1 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )          ;
; Direct links                                ; 567 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 1,016 / 84,580 ( 1 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 72 / 12,676 ( < 1 % )   ;
; R14/C12 interconnect drivers                ; 85 / 20,720 ( < 1 % )   ;
; R3 interconnects                            ; 1,970 / 130,992 ( 2 % ) ;
; R6 interconnects                            ; 2,810 / 266,960 ( 1 % ) ;
; Spine clocks                                ; 2 / 360 ( < 1 % )       ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 1            ; 1            ; 0            ; 0            ; 5         ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 5         ; 5         ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 5            ; 4            ; 4            ; 5            ; 5            ; 0         ; 4            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 0         ; 0         ; 5            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; clk_clk             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 779.7             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 18.8              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 2.081             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 2.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 2.045             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.894             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.859             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.579             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.480             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                        ; 1.379             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.259             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 1.249             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 1.249             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 1.249             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                 ; 1.245             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.237             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.237             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.237             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 1.231             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.199             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.199             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 1.199             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.198             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.198             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 1.198             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.192             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.192             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                         ; 1.187             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.183             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.176             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.170             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.153             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.153             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; 1.151             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                         ; 1.151             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.147             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ; 1.144             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.142             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.142             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ; 1.135             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.132             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.129             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; 1.129             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; 1.128             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.127             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.127             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                        ; 1.127             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                         ; 1.126             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 1.124             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ; 1.121             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                        ; 1.120             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.119             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6i84:auto_generated|ram_block1a35~portb_address_reg0                                                                                                                              ; 1.115             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ; 1.113             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                 ; 1.085             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                         ; 1.078             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[1]                                                        ; 1.067             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[1]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0]     ; 1.059             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[2]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[1]     ; 1.059             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[1]                                                        ; 1.054             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[1]                                                        ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.023             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[2]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[1]     ; 1.020             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.010             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[1]                                                        ; 1.002             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[2]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[1]     ; 0.989             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[1]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[0]     ; 0.989             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[0]     ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.986             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                    ; 0.983             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                    ; 0.983             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                    ; 0.983             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[1]                                                        ; 0.974             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated|counter_reg_bit[1]                                                        ; 0.972             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[1]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0]     ; 0.972             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[0]     ; 0.972             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[2]     ; 0.972             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[1]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[0]     ; 0.972             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[2]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[1]     ; 0.972             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[0]     ; 0.972             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[2]     ; 0.972             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[1]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[0]     ; 0.972             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[2]     ; 0.970             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[2]     ; 0.970             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                    ; 0.970             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                    ; 0.970             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                    ; 0.970             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; 0.970             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[0]     ; 0.964             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_199|dffs[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[0]     ; 0.964             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_202|dffs[2]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_202|dffs[1]     ; 0.964             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[1]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[0]     ; 0.964             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                   ; 0.962             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                   ; 0.962             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_115|dffs[0]     ; 0.962             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[2]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[1]     ; 0.962             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_118|dffs[0]     ; 0.962             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[2]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[1]     ; 0.962             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[0]     ; 0.962             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[2]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lio:auto_generated|sld_reserved_FB_SDF_auto_signaltap_0_1_778a:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[1]     ; 0.962             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "FB_SDF"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk_clk~inputCLKENA0 with 1898 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.sdc'
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|lutrama0~OBSERVABLEVIRTUALREGOUT0 is being clocked by clk_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176235): Finished register packing
    Extra Info (176218): Packed 96 registers into blocks of type MLAB cell
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "pin_name1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pin_name2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pin_name3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pin_name4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pin_name5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pin_name6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pin_name7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pin_name8" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:08
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:06
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (11888): Total time spent on timing analysis during the Fitter is 1.97 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/output_files/FB_SDF.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 3211 megabytes
    Info: Processing ended: Sun Oct 15 08:59:38 2023
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:03:56


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/output_files/FB_SDF.fit.smsg.


