{
	"finish__design__instance__count__class:antenna_cell": 16,
	"finish__design__instance__area__class:antenna_cell": 90.3168,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 118.541,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 891.878,
	"finish__design__instance__count__class:timing_repair_buffer": 36,
	"finish__design__instance__area__class:timing_repair_buffer": 1572.08,
	"finish__design__instance__count__class:inverter": 18,
	"finish__design__instance__area__class:inverter": 338.688,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 33.8688,
	"finish__design__instance__count__class:sequential_cell": 36,
	"finish__design__instance__area__class:sequential_cell": 3646.54,
	"finish__design__instance__count__class:multi_input_combinational_cell": 144,
	"finish__design__instance__area__class:multi_input_combinational_cell": 5181.93,
	"finish__design__instance__count": 261,
	"finish__design__instance__area": 11873.8,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.73295,
	"finish__clock__skew__setup": 0.00308736,
	"finish__clock__skew__hold": 0.00308736,
	"finish__timing__drv__max_slew_limit": 0.84795,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.968099,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0244203,
	"finish__power__switching__total": 0.0116538,
	"finish__power__leakage__total": 9.4213e-07,
	"finish__power__total": 0.0360751,
	"finish__design__io": 36,
	"finish__design__die__area": 1.65907e+06,
	"finish__design__core__area": 1.64598e+06,
	"finish__design__instance__count": 2305,
	"finish__design__instance__area": 23411.8,
	"finish__design__instance__count__stdcell": 2305,
	"finish__design__instance__area__stdcell": 23411.8,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0142236,
	"finish__design__instance__utilization__stdcell": 0.0142236,
	"finish__design__rows": 254,
	"finish__design__rows:GF018hv5v_green_sc9": 254,
	"finish__design__sites": 583184,
	"finish__design__sites:GF018hv5v_green_sc9": 583184,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}