[INF:CM0023] Creating log file ../../build/tests/PartSelectHier/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<107> s<106> l<1:0>
n<tlul_pkg> u<1> t<StringConst> p<29> s<27> l<1:8> el<1:16>
n<> u<2> t<Struct_keyword> p<3> l<2:10> el<2:16>
n<> u<3> t<Struct_union> p<22> c<2> s<4> l<2:10> el<2:16>
n<> u<4> t<Packed_keyword> p<22> s<21> l<2:17> el<2:23>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<3:4> el<3:9>
n<10> u<6> t<IntConst> p<7> l<3:12> el<3:14>
n<> u<7> t<Primary_literal> p<8> c<6> l<3:12> el<3:14>
n<> u<8> t<Constant_primary> p<9> c<7> l<3:12> el<3:14>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<3:12> el<3:14>
n<0> u<10> t<IntConst> p<11> l<3:15> el<3:16>
n<> u<11> t<Primary_literal> p<12> c<10> l<3:15> el<3:16>
n<> u<12> t<Constant_primary> p<13> c<11> l<3:15> el<3:16>
n<> u<13> t<Constant_expression> p<14> c<12> l<3:15> el<3:16>
n<> u<14> t<Constant_range> p<15> c<9> l<3:12> el<3:16>
n<> u<15> t<Packed_dimension> p<16> c<14> l<3:11> el<3:17>
n<> u<16> t<Data_type> p<17> c<5> l<3:4> el<3:17>
n<> u<17> t<Data_type_or_void> p<21> c<16> s<20> l<3:4> el<3:17>
n<d_source> u<18> t<StringConst> p<19> l<3:19> el<3:27>
n<> u<19> t<Variable_decl_assignment> p<20> c<18> l<3:19> el<3:27>
n<> u<20> t<List_of_variable_decl_assignments> p<21> c<19> l<3:19> el<3:27>
n<> u<21> t<Struct_union_member> p<22> c<17> l<3:4> el<3:28>
n<> u<22> t<Data_type> p<24> c<3> s<23> l<2:10> el<4:3>
n<tl_d2h_t> u<23> t<StringConst> p<24> l<4:4> el<4:12>
n<> u<24> t<Type_declaration> p<25> c<22> l<2:2> el<4:13>
n<> u<25> t<Data_declaration> p<26> c<24> l<2:2> el<4:13>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:2> el<4:13>
n<> u<27> t<Package_item> p<29> c<26> s<28> l<2:2> el<4:13>
n<> u<28> t<Endpackage> p<29> l<5:0> el<5:10>
n<> u<29> t<Package_declaration> p<30> c<1> l<1:0> el<5:10>
n<> u<30> t<Description> p<106> c<29> s<105> l<1:0> el<5:10>
n<> u<31> t<Module_keyword> p<35> s<32> l<6:0> el<6:6>
n<dut> u<32> t<StringConst> p<35> s<34> l<6:7> el<6:10>
n<> u<33> t<Port> p<34> l<6:12> el<6:12>
n<> u<34> t<List_of_ports> p<35> c<33> l<6:11> el<6:13>
n<> u<35> t<Module_nonansi_header> p<104> c<31> s<51> l<6:0> el<6:14>
n<tlul_pkg> u<36> t<StringConst> p<37> l<7:2> el<7:10>
n<> u<37> t<Class_type> p<38> c<36> l<7:2> el<7:10>
n<> u<38> t<Class_scope> p<40> c<37> s<39> l<7:2> el<7:12>
n<tl_d2h_t> u<39> t<StringConst> p<40> l<7:12> el<7:20>
n<> u<40> t<Data_type> p<44> c<38> s<43> l<7:2> el<7:20>
n<drsp_fifo_o> u<41> t<StringConst> p<42> l<7:21> el<7:32>
n<> u<42> t<Variable_decl_assignment> p<43> c<41> l<7:21> el<7:32>
n<> u<43> t<List_of_variable_decl_assignments> p<44> c<42> l<7:21> el<7:32>
n<> u<44> t<Variable_declaration> p<45> c<40> l<7:2> el<7:33>
n<> u<45> t<Data_declaration> p<46> c<44> l<7:2> el<7:33>
n<> u<46> t<Package_or_generate_item_declaration> p<47> c<45> l<7:2> el<7:33>
n<> u<47> t<Module_or_generate_item_declaration> p<48> c<46> l<7:2> el<7:33>
n<> u<48> t<Module_common_item> p<49> c<47> l<7:2> el<7:33>
n<> u<49> t<Module_or_generate_item> p<50> c<48> l<7:2> el<7:33>
n<> u<50> t<Non_port_module_item> p<51> c<49> l<7:2> el<7:33>
n<> u<51> t<Module_item> p<104> c<50> s<74> l<7:2> el<7:33>
n<> u<52> t<IntVec_TypeLogic> p<63> s<62> l<8:2> el<8:7>
n<5> u<53> t<IntConst> p<54> l<8:9> el<8:10>
n<> u<54> t<Primary_literal> p<55> c<53> l<8:9> el<8:10>
n<> u<55> t<Constant_primary> p<56> c<54> l<8:9> el<8:10>
n<> u<56> t<Constant_expression> p<61> c<55> s<60> l<8:9> el<8:10>
n<0> u<57> t<IntConst> p<58> l<8:11> el<8:12>
n<> u<58> t<Primary_literal> p<59> c<57> l<8:11> el<8:12>
n<> u<59> t<Constant_primary> p<60> c<58> l<8:11> el<8:12>
n<> u<60> t<Constant_expression> p<61> c<59> l<8:11> el<8:12>
n<> u<61> t<Constant_range> p<62> c<56> l<8:9> el<8:12>
n<> u<62> t<Packed_dimension> p<63> c<61> l<8:8> el<8:13>
n<> u<63> t<Data_type> p<67> c<52> s<66> l<8:2> el<8:13>
n<hfifo_rspid> u<64> t<StringConst> p<65> l<8:14> el<8:25>
n<> u<65> t<Variable_decl_assignment> p<66> c<64> l<8:14> el<8:25>
n<> u<66> t<List_of_variable_decl_assignments> p<67> c<65> l<8:14> el<8:25>
n<> u<67> t<Variable_declaration> p<68> c<63> l<8:2> el<8:26>
n<> u<68> t<Data_declaration> p<69> c<67> l<8:2> el<8:26>
n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<8:2> el<8:26>
n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<8:2> el<8:26>
n<> u<71> t<Module_common_item> p<72> c<70> l<8:2> el<8:26>
n<> u<72> t<Module_or_generate_item> p<73> c<71> l<8:2> el<8:26>
n<> u<73> t<Non_port_module_item> p<74> c<72> l<8:2> el<8:26>
n<> u<74> t<Module_item> p<104> c<73> s<103> l<8:2> el<8:26>
n<hfifo_rspid> u<75> t<StringConst> p<76> l<9:9> el<9:20>
n<> u<76> t<Ps_or_hierarchical_identifier> p<79> c<75> s<78> l<9:9> el<9:20>
n<> u<77> t<Constant_bit_select> p<78> l<9:21> el<9:21>
n<> u<78> t<Constant_select> p<79> c<77> l<9:21> el<9:21>
n<> u<79> t<Net_lvalue> p<97> c<76> s<96> l<9:9> el<9:20>
n<drsp_fifo_o> u<80> t<StringConst> p<94> s<81> l<9:23> el<9:34>
n<d_source> u<81> t<StringConst> p<94> s<93> l<9:35> el<9:43>
n<> u<82> t<Bit_select> p<93> s<92> l<9:43> el<9:43>
n<8> u<83> t<IntConst> p<84> l<9:44> el<9:45>
n<> u<84> t<Primary_literal> p<85> c<83> l<9:44> el<9:45>
n<> u<85> t<Constant_primary> p<86> c<84> l<9:44> el<9:45>
n<> u<86> t<Constant_expression> p<91> c<85> s<90> l<9:44> el<9:45>
n<3> u<87> t<IntConst> p<88> l<9:46> el<9:47>
n<> u<88> t<Primary_literal> p<89> c<87> l<9:46> el<9:47>
n<> u<89> t<Constant_primary> p<90> c<88> l<9:46> el<9:47>
n<> u<90> t<Constant_expression> p<91> c<89> l<9:46> el<9:47>
n<> u<91> t<Constant_range> p<92> c<86> l<9:44> el<9:47>
n<> u<92> t<Part_select_range> p<93> c<91> l<9:44> el<9:47>
n<> u<93> t<Select> p<94> c<82> l<9:43> el<9:48>
n<> u<94> t<Complex_func_call> p<95> c<80> l<9:23> el<9:48>
n<> u<95> t<Primary> p<96> c<94> l<9:23> el<9:48>
n<> u<96> t<Expression> p<97> c<95> l<9:23> el<9:48>
n<> u<97> t<Net_assignment> p<98> c<79> l<9:9> el<9:48>
n<> u<98> t<List_of_net_assignments> p<99> c<97> l<9:9> el<9:48>
n<> u<99> t<Continuous_assign> p<100> c<98> l<9:2> el<9:49>
n<> u<100> t<Module_common_item> p<101> c<99> l<9:2> el<9:49>
n<> u<101> t<Module_or_generate_item> p<102> c<100> l<9:2> el<9:49>
n<> u<102> t<Non_port_module_item> p<103> c<101> l<9:2> el<9:49>
n<> u<103> t<Module_item> p<104> c<102> l<9:2> el<9:49>
n<> u<104> t<Module_declaration> p<105> c<35> l<6:0> el<10:9>
n<> u<105> t<Description> p<106> c<104> l<6:0> el<10:9>
n<> u<106> t<Source_text> p<107> c<30> l<1:0> el<10:9>
n<> u<107> t<Top_level_rule> l<1:0> el<11:0>
[WRN:PA0205] dut.sv:1: No timescale set for "tlul_pkg".

[WRN:PA0205] dut.sv:6: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "tlul_pkg".

[INF:CP0303] dut.sv:6: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:6: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/PartSelectHier/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/PartSelectHier/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/PartSelectHier/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|vpiElaborated:1
|uhdmallPackages:
\_package: tlul_pkg (tlul_pkg::) dut.sv:1: , endln:5:10, parent:work@dut
  |vpiDefName:tlul_pkg
  |vpiName:tlul_pkg
  |vpiFullName:tlul_pkg::
  |vpiTypedef:
  \_struct_typespec: (tlul_pkg::tl_d2h_t), line:2:10, endln:2:16
    |vpiPacked:1
    |vpiName:tlul_pkg::tl_d2h_t
    |vpiTypespecMember:
    \_typespec_member: (d_source), line:3:19, endln:3:27
      |vpiName:d_source
      |vpiTypespec:
      \_logic_typespec: , line:3:4, endln:3:9
        |vpiRange:
        \_range: , line:3:12, endln:3:16, parent:tlul_pkg::tl_d2h_t
          |vpiLeftRange:
          \_constant: , line:3:12, endln:3:14
            |vpiConstType:9
            |vpiDecompile:10
            |vpiSize:64
            |UINT:10
          |vpiRightRange:
          \_constant: , line:3:15, endln:3:16
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
        |vpiInstance:
        \_package: tlul_pkg (tlul_pkg::) dut.sv:1: , endln:5:10, parent:work@dut
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:6: , endln:10:9, parent:work@dut
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiContAssign:
  \_cont_assign: , line:9:9, endln:9:48, parent:work@dut
    |vpiRhs:
    \_hier_path: (drsp_fifo_o.d_source[8:3]), line:9:23, endln:9:48
      |vpiName:drsp_fifo_o.d_source[8:3]
      |vpiActual:
      \_ref_obj: (drsp_fifo_o)
        |vpiName:drsp_fifo_o
      |vpiActual:
      \_part_select: , parent:d_source
        |vpiConstantSelect:1
        |vpiParent:
        \_ref_obj: d_source (d_source)
        |vpiLeftRange:
        \_constant: , line:9:44, endln:9:45
          |vpiConstType:9
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
        |vpiRightRange:
        \_constant: , line:9:46, endln:9:47
          |vpiConstType:9
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
    |vpiLhs:
    \_ref_obj: (work@dut.hfifo_rspid), line:9:9, endln:9:20
      |vpiName:hfifo_rspid
      |vpiFullName:work@dut.hfifo_rspid
  |vpiNet:
  \_logic_net: (work@dut.drsp_fifo_o), line:7:21, parent:work@dut
    |vpiName:drsp_fifo_o
    |vpiFullName:work@dut.drsp_fifo_o
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.hfifo_rspid), line:8:14, parent:work@dut
    |vpiName:hfifo_rspid
    |vpiFullName:work@dut.hfifo_rspid
    |vpiNetType:36
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:6: , endln:10:9
  |vpiDefName:work@dut
  |vpiName:work@dut
  |vpiContAssign:
  \_cont_assign: , line:9:9, endln:9:48, parent:work@dut
    |vpiRhs:
    \_hier_path: (drsp_fifo_o.d_source[8:3]), line:9:23, endln:9:48
      |vpiName:drsp_fifo_o.d_source[8:3]
      |vpiActual:
      \_ref_obj: (drsp_fifo_o), parent:drsp_fifo_o.d_source[8:3]
        |vpiName:drsp_fifo_o
        |vpiActual:
        \_struct_net: (work@dut.drsp_fifo_o), line:7:21, endln:7:32, parent:work@dut
          |vpiName:drsp_fifo_o
          |vpiFullName:work@dut.drsp_fifo_o
          |vpiTypespec:
          \_struct_typespec: (tlul_pkg::tl_d2h_t), line:2:10, endln:2:16
            |vpiPacked:1
            |vpiName:tlul_pkg::tl_d2h_t
            |vpiTypespecMember:
            \_typespec_member: (d_source), line:3:19, endln:3:27
              |vpiName:d_source
              |vpiTypespec:
              \_logic_typespec: , line:3:4, endln:3:9
                |vpiRange:
                \_range: , line:3:12, endln:3:16, parent:tlul_pkg::tl_d2h_t
                  |vpiLeftRange:
                  \_constant: , line:3:12, endln:3:14
                    |vpiConstType:9
                    |vpiDecompile:10
                    |vpiSize:64
                    |UINT:10
                  |vpiRightRange:
                  \_constant: , line:3:15, endln:3:16
                    |vpiConstType:9
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                |vpiInstance:
                \_package: tlul_pkg (tlul_pkg::) dut.sv:1: , endln:5:10, parent:work@dut
                  |vpiDefName:tlul_pkg
                  |vpiName:tlul_pkg
                  |vpiFullName:tlul_pkg::
                  |vpiTypedef:
                  \_struct_typespec: (tlul_pkg::tl_d2h_t), line:2:10, endln:2:16
      |vpiActual:
      \_part_select: , parent:work@dut.drsp_fifo_o.d_source[8:3]
        |vpiConstantSelect:1
        |vpiParent:
        \_ref_obj: (work@dut.drsp_fifo_o.d_source[8:3]), parent:drsp_fifo_o.d_source[8:3]
        |vpiLeftRange:
        \_constant: , line:9:44, endln:9:45
          |vpiConstType:9
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
        |vpiRightRange:
        \_constant: , line:9:46, endln:9:47
          |vpiConstType:9
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
    |vpiLhs:
    \_ref_obj: (work@dut.hfifo_rspid), line:9:9, endln:9:20
      |vpiName:hfifo_rspid
      |vpiFullName:work@dut.hfifo_rspid
      |vpiActual:
      \_logic_net: (work@dut.hfifo_rspid), line:8:14, endln:8:25, parent:work@dut
        |vpiName:hfifo_rspid
        |vpiFullName:work@dut.hfifo_rspid
        |vpiNetType:36
        |vpiRange:
        \_range: , line:8:9, endln:8:12
          |vpiLeftRange:
          \_constant: , line:8:9, endln:8:10
            |vpiConstType:9
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
          |vpiRightRange:
          \_constant: , line:8:11, endln:8:12
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiNet:
  \_struct_net: (work@dut.drsp_fifo_o), line:7:21, endln:7:32, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.hfifo_rspid), line:8:14, endln:8:25, parent:work@dut
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

