--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -ise /home/jose/Documentos/Projects_ISE_9_2/tp3/tp3.ise -intstyle ise -e 3
-s 4 -xml Ejemplo1 Ejemplo1.ncd -o Ejemplo1.twr Ejemplo1.pcf -ucf
/home/jose/Dropbox/Cursos_Rosario/FPGA/Practicas/TP3_2014/Ejemplo1.ucf

Design file:              Ejemplo1.ncd
Physical constraint file: Ejemplo1.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.26 2007-04-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
p1          |    1.469(R)|    0.280(R)|clk_BUFGP         |   0.000|
p2          |    1.263(R)|    0.170(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.367|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Feb 14 20:27:14 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 82 MB



