
*** Running vivado
    with args -log cluster.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cluster.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cluster.tcl -notrace
Command: link_design -top cluster -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/git_repos/mnist_neuralnet/fpga/milestone 2/projects/cluster/cluster.srcs/sources_1/ip/c_accum_0/c_accum_0.dcp' for cell 'genblk4[0].uacc'
INFO: [Project 1-454] Reading design checkpoint 'c:/git_repos/mnist_neuralnet/fpga/milestone 2/projects/cluster/cluster.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.dcp' for cell 'genblk3[0].udsp/DSP'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.146 . Memory (MB): peak = 620.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 729.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 729.672 ; gain = 417.676
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.827 . Memory (MB): peak = 754.789 ; gain = 25.117

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e9d03467

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.633 ; gain = 504.844

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e9d03467

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1452.727 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e9d03467

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.336 . Memory (MB): peak = 1452.727 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 93b0f3bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1452.727 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 658 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 93b0f3bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1452.727 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 93b0f3bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1452.727 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 93b0f3bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1452.727 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             658  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1452.727 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13b799b8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1452.727 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13b799b8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1452.727 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13b799b8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1452.727 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1452.727 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13b799b8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1452.727 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1452.727 ; gain = 723.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1452.727 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/milestone 2/projects/cluster/cluster.runs/impl_1/cluster_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cluster_drc_opted.rpt -pb cluster_drc_opted.pb -rpx cluster_drc_opted.rpx
Command: report_drc -file cluster_drc_opted.rpt -pb cluster_drc_opted.pb -rpx cluster_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/git_repos/mnist_neuralnet/fpga/milestone 2/projects/cluster/cluster.runs/impl_1/cluster_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1452.727 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 66269cd3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1452.727 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1452.727 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (112) is greater than number of available sites (100).
The following are banks with available pins: 
 IO Group: 1 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 2  has only 100 sites available on device, but needs 112 sites.
	Term: b_tdata[0]
	Term: b_tdata[1]
	Term: b_tdata[2]
	Term: b_tdata[3]
	Term: b_tdata[4]
	Term: b_tdata[5]
	Term: b_tdata[6]
	Term: b_tdata[7]
	Term: b_tdata[8]
	Term: b_tdata[9]
	Term: b_tdata[10]
	Term: b_tdata[11]
	Term: b_tdata[12]
	Term: b_tdata[13]
	Term: b_tdata[14]
	Term: b_tdata[15]
	Term: b_tdata[16]
	Term: b_tdata[17]
	Term: b_tdata[18]
	Term: b_tdata[19]
	Term: b_tdata[20]
	Term: b_tdata[21]
	Term: b_tdata[22]
	Term: b_tdata[23]
	Term: b_tdata[24]
	Term: b_tdata[25]
	Term: b_tdata[26]
	Term: b_tdata[27]
	Term: b_tdata[28]
	Term: b_tdata[29]
	Term: b_tdata[30]
	Term: b_tdata[31]
	Term: b_tdata[32]
	Term: b_tdata[33]
	Term: b_tdata[34]
	Term: b_tdata[35]
	Term: b_tdata[36]
	Term: b_tdata[37]
	Term: b_tdata[38]
	Term: b_tdata[39]
	Term: b_tdata[40]
	Term: b_tdata[41]
	Term: b_tdata[42]
	Term: b_tdata[43]
	Term: b_tdata[44]
	Term: b_tdata[45]
	Term: b_tdata[46]
	Term: b_tdata[47]
	Term: b_tdata[48]
	Term: b_tdata[49]
	Term: b_tdata[50]
	Term: b_tdata[51]
	Term: b_tdata[52]
	Term: b_tdata[53]
	Term: b_tdata[54]
	Term: b_tdata[55]
	Term: b_tdata[56]
	Term: b_tdata[57]
	Term: b_tdata[58]
	Term: b_tdata[59]
	Term: b_tdata[60]
	Term: b_tdata[61]
	Term: b_tdata[62]
	Term: b_tdata[63]
	Term: w_tdata[0]
	Term: w_tdata[1]
	Term: w_tdata[2]
	Term: w_tdata[3]
	Term: w_tdata[8]
	Term: w_tdata[9]
	Term: w_tdata[10]
	Term: w_tdata[11]
	Term: w_tdata[16]
	Term: w_tdata[17]
	Term: w_tdata[18]
	Term: w_tdata[19]
	Term: w_tdata[24]
	Term: w_tdata[25]
	Term: w_tdata[26]
	Term: w_tdata[27]
	Term: w_tdata[32]
	Term: w_tdata[33]
	Term: w_tdata[34]
	Term: w_tdata[35]
	Term: w_tdata[40]
	Term: w_tdata[41]
	Term: w_tdata[42]
	Term: w_tdata[43]
	Term: w_tdata[48]
	Term: w_tdata[49]
	Term: w_tdata[50]
	Term: w_tdata[51]
	Term: w_tdata[56]
	Term: w_tdata[57]
	Term: w_tdata[58]
	Term: w_tdata[59]
	Term: x_tdata[0]
	Term: x_tdata[1]
	Term: x_tdata[2]
	Term: x_tdata[3]
	Term: x_tdata[4]
	Term: x_tdata[5]
	Term: x_tdata[6]
	Term: x_tdata[7]
	Term: x_tdata[8]
	Term: x_tdata[9]
	Term: x_tdata[10]
	Term: x_tdata[11]
	Term: RST
	Term: a_tready
	Term: w_tvalid
	Term: x_tvalid


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (122) is greater than number of available sites (100).
The following are banks with available pins: 
 IO Group: 1 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 2  has only 100 sites available on device, but needs 112 sites.
	Term: b_tdata[0]
	Term: b_tdata[1]
	Term: b_tdata[2]
	Term: b_tdata[3]
	Term: b_tdata[4]
	Term: b_tdata[5]
	Term: b_tdata[6]
	Term: b_tdata[7]
	Term: b_tdata[8]
	Term: b_tdata[9]
	Term: b_tdata[10]
	Term: b_tdata[11]
	Term: b_tdata[12]
	Term: b_tdata[13]
	Term: b_tdata[14]
	Term: b_tdata[15]
	Term: b_tdata[16]
	Term: b_tdata[17]
	Term: b_tdata[18]
	Term: b_tdata[19]
	Term: b_tdata[20]
	Term: b_tdata[21]
	Term: b_tdata[22]
	Term: b_tdata[23]
	Term: b_tdata[24]
	Term: b_tdata[25]
	Term: b_tdata[26]
	Term: b_tdata[27]
	Term: b_tdata[28]
	Term: b_tdata[29]
	Term: b_tdata[30]
	Term: b_tdata[31]
	Term: b_tdata[32]
	Term: b_tdata[33]
	Term: b_tdata[34]
	Term: b_tdata[35]
	Term: b_tdata[36]
	Term: b_tdata[37]
	Term: b_tdata[38]
	Term: b_tdata[39]
	Term: b_tdata[40]
	Term: b_tdata[41]
	Term: b_tdata[42]
	Term: b_tdata[43]
	Term: b_tdata[44]
	Term: b_tdata[45]
	Term: b_tdata[46]
	Term: b_tdata[47]
	Term: b_tdata[48]
	Term: b_tdata[49]
	Term: b_tdata[50]
	Term: b_tdata[51]
	Term: b_tdata[52]
	Term: b_tdata[53]
	Term: b_tdata[54]
	Term: b_tdata[55]
	Term: b_tdata[56]
	Term: b_tdata[57]
	Term: b_tdata[58]
	Term: b_tdata[59]
	Term: b_tdata[60]
	Term: b_tdata[61]
	Term: b_tdata[62]
	Term: b_tdata[63]
	Term: w_tdata[0]
	Term: w_tdata[1]
	Term: w_tdata[2]
	Term: w_tdata[3]
	Term: w_tdata[8]
	Term: w_tdata[9]
	Term: w_tdata[10]
	Term: w_tdata[11]
	Term: w_tdata[16]
	Term: w_tdata[17]
	Term: w_tdata[18]
	Term: w_tdata[19]
	Term: w_tdata[24]
	Term: w_tdata[25]
	Term: w_tdata[26]
	Term: w_tdata[27]
	Term: w_tdata[32]
	Term: w_tdata[33]
	Term: w_tdata[34]
	Term: w_tdata[35]
	Term: w_tdata[40]
	Term: w_tdata[41]
	Term: w_tdata[42]
	Term: w_tdata[43]
	Term: w_tdata[48]
	Term: w_tdata[49]
	Term: w_tdata[50]
	Term: w_tdata[51]
	Term: w_tdata[56]
	Term: w_tdata[57]
	Term: w_tdata[58]
	Term: w_tdata[59]
	Term: x_tdata[0]
	Term: x_tdata[1]
	Term: x_tdata[2]
	Term: x_tdata[3]
	Term: x_tdata[4]
	Term: x_tdata[5]
	Term: x_tdata[6]
	Term: x_tdata[7]
	Term: x_tdata[8]
	Term: x_tdata[9]
	Term: x_tdata[10]
	Term: x_tdata[11]
	Term: RST
	Term: a_tready
	Term: w_tvalid
	Term: x_tvalid


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |     0 |                                                                        |                                          |        |        |        |     |
| 35 |    50 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   100 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4f792d0a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1452.727 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 4f792d0a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1452.727 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 4f792d0a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1452.727 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 19:06:57 2024...
