<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Duncan/git/ForthCPU/processorCore/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/constants.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(4,10-4,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(4,10-4,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v'
INFO - C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/source/alu.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(32,10-32,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(32,10-32,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/opxMultiplexer.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/opxMultiplexer.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/opxMultiplexer.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/opxMultiplexer.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/programCounterGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/programCounterGroupDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/programCounterGroupDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/programCounterGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(57,10-57,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(57,10-57,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(5,10-5,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(5,10-5,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v(2,10-2,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v(2,10-2,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v(3,10-3,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/testSetup.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v(3,10-3,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v(5,8-5,26) (VERI-1018) compiling module 'processorCoreTests'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v(5,1-124,10) (VERI-9000) elaborating module 'processorCoreTests'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1032,1-1035,10) (VERI-9000) elaborating module 'PUR_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(494,1-496,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(6,1-350,10) (VERI-9000) elaborating module 'core_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(3,1-65,10) (VERI-9000) elaborating module 'instructionPhaseDecoder_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/opxMultiplexer.v(7,1-182,10) (VERI-9000) elaborating module 'opxMultiplexer_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v(3,1-24,10) (VERI-9000) elaborating module 'addressBusController_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v(11,1-69,10) (VERI-9000) elaborating module 'fullALU_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(34,1-167,10) (VERI-9000) elaborating module 'aluGroupDecoder_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/programCounterGroupDecoder.v(37,1-110,10) (VERI-9000) elaborating module 'jumpGroupDecoder_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(6,1-71,10) (VERI-9000) elaborating module 'programCounter_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(59,1-289,10) (VERI-9000) elaborating module 'loadStoreGroupDecoder_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(3,1-96,10) (VERI-9000) elaborating module 'register_file_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v(3,1-50,10) (VERI-9000) elaborating module 'aluBMux_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v(4,1-55,10) (VERI-9000) elaborating module 'aluBlock_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v(3,1-38,10) (VERI-9000) elaborating module 'incrementer_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v(8,1-172,10) (VERI-9000) elaborating module 'dpram_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/alu.v(1,1-123,10) (VERI-9000) elaborating module 'alu_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>