<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>e1000_regs.h source code [codebrowser/hw/net/e1000_regs.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="e1000_context_desc,e1000_data_desc,e1000_rx_desc,e1000_rx_desc_extended,e1000_rx_desc_packet_split,e1000_tx_desc "/>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/hw/net/e1000_regs.h'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>hw</a>/<a href='./'>net</a>/<a href='e1000_regs.h.html'>e1000_regs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>  Intel PRO/1000 Linux driver</i></td></tr>
<tr><th id="4">4</th><td><i>  Copyright(c) 1999 - 2006 Intel Corporation.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>  This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="7">7</th><td><i>  under the terms and conditions of the GNU General Public License,</i></td></tr>
<tr><th id="8">8</th><td><i>  version 2, as published by the Free Software Foundation.</i></td></tr>
<tr><th id="9">9</th><td><i></i></td></tr>
<tr><th id="10">10</th><td><i>  This program is distributed in the hope it will be useful, but WITHOUT</i></td></tr>
<tr><th id="11">11</th><td><i>  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</i></td></tr>
<tr><th id="12">12</th><td><i>  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</i></td></tr>
<tr><th id="13">13</th><td><i>  more details.</i></td></tr>
<tr><th id="14">14</th><td><i></i></td></tr>
<tr><th id="15">15</th><td><i>  You should have received a copy of the GNU General Public License along with</i></td></tr>
<tr><th id="16">16</th><td><i>  this program; if not, see &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.</i></td></tr>
<tr><th id="17">17</th><td><i></i></td></tr>
<tr><th id="18">18</th><td><i>  The full GNU General Public License is included in this distribution in</i></td></tr>
<tr><th id="19">19</th><td><i>  the file called "COPYING".</i></td></tr>
<tr><th id="20">20</th><td><i></i></td></tr>
<tr><th id="21">21</th><td><i>  Contact Information:</i></td></tr>
<tr><th id="22">22</th><td><i>  Linux NICS &lt;linux.nics@intel.com&gt;</i></td></tr>
<tr><th id="23">23</th><td><i>  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</i></td></tr>
<tr><th id="24">24</th><td><i>  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</i></td></tr>
<tr><th id="25">25</th><td><i></i></td></tr>
<tr><th id="26">26</th><td><i>*******************************************************************************/</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/* e1000_hw.h</i></td></tr>
<tr><th id="29">29</th><td><i> * Structures, enums, and macros for the MAC</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/HW_E1000_REGS_H">HW_E1000_REGS_H</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/HW_E1000_REGS_H" data-ref="_M/HW_E1000_REGS_H">HW_E1000_REGS_H</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/* PCI Device IDs */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82542" data-ref="_M/E1000_DEV_ID_82542">E1000_DEV_ID_82542</dfn>               0x1000</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82543GC_FIBER" data-ref="_M/E1000_DEV_ID_82543GC_FIBER">E1000_DEV_ID_82543GC_FIBER</dfn>       0x1001</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82543GC_COPPER" data-ref="_M/E1000_DEV_ID_82543GC_COPPER">E1000_DEV_ID_82543GC_COPPER</dfn>      0x1004</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82544EI_COPPER" data-ref="_M/E1000_DEV_ID_82544EI_COPPER">E1000_DEV_ID_82544EI_COPPER</dfn>      0x1008</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82544EI_FIBER" data-ref="_M/E1000_DEV_ID_82544EI_FIBER">E1000_DEV_ID_82544EI_FIBER</dfn>       0x1009</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82544GC_COPPER" data-ref="_M/E1000_DEV_ID_82544GC_COPPER">E1000_DEV_ID_82544GC_COPPER</dfn>      0x100C</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82544GC_LOM" data-ref="_M/E1000_DEV_ID_82544GC_LOM">E1000_DEV_ID_82544GC_LOM</dfn>         0x100D</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82540EM" data-ref="_M/E1000_DEV_ID_82540EM">E1000_DEV_ID_82540EM</dfn>             0x100E</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82540EM_LOM" data-ref="_M/E1000_DEV_ID_82540EM_LOM">E1000_DEV_ID_82540EM_LOM</dfn>         0x1015</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82540EP_LOM" data-ref="_M/E1000_DEV_ID_82540EP_LOM">E1000_DEV_ID_82540EP_LOM</dfn>         0x1016</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82540EP" data-ref="_M/E1000_DEV_ID_82540EP">E1000_DEV_ID_82540EP</dfn>             0x1017</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82540EP_LP" data-ref="_M/E1000_DEV_ID_82540EP_LP">E1000_DEV_ID_82540EP_LP</dfn>          0x101E</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82545EM_COPPER" data-ref="_M/E1000_DEV_ID_82545EM_COPPER">E1000_DEV_ID_82545EM_COPPER</dfn>      0x100F</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82545EM_FIBER" data-ref="_M/E1000_DEV_ID_82545EM_FIBER">E1000_DEV_ID_82545EM_FIBER</dfn>       0x1011</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82545GM_COPPER" data-ref="_M/E1000_DEV_ID_82545GM_COPPER">E1000_DEV_ID_82545GM_COPPER</dfn>      0x1026</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82545GM_FIBER" data-ref="_M/E1000_DEV_ID_82545GM_FIBER">E1000_DEV_ID_82545GM_FIBER</dfn>       0x1027</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82545GM_SERDES" data-ref="_M/E1000_DEV_ID_82545GM_SERDES">E1000_DEV_ID_82545GM_SERDES</dfn>      0x1028</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546EB_COPPER" data-ref="_M/E1000_DEV_ID_82546EB_COPPER">E1000_DEV_ID_82546EB_COPPER</dfn>      0x1010</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546EB_FIBER" data-ref="_M/E1000_DEV_ID_82546EB_FIBER">E1000_DEV_ID_82546EB_FIBER</dfn>       0x1012</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546EB_QUAD_COPPER" data-ref="_M/E1000_DEV_ID_82546EB_QUAD_COPPER">E1000_DEV_ID_82546EB_QUAD_COPPER</dfn> 0x101D</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82541EI" data-ref="_M/E1000_DEV_ID_82541EI">E1000_DEV_ID_82541EI</dfn>             0x1013</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82541EI_MOBILE" data-ref="_M/E1000_DEV_ID_82541EI_MOBILE">E1000_DEV_ID_82541EI_MOBILE</dfn>      0x1018</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82541ER_LOM" data-ref="_M/E1000_DEV_ID_82541ER_LOM">E1000_DEV_ID_82541ER_LOM</dfn>         0x1014</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82541ER" data-ref="_M/E1000_DEV_ID_82541ER">E1000_DEV_ID_82541ER</dfn>             0x1078</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82547GI" data-ref="_M/E1000_DEV_ID_82547GI">E1000_DEV_ID_82547GI</dfn>             0x1075</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82541GI" data-ref="_M/E1000_DEV_ID_82541GI">E1000_DEV_ID_82541GI</dfn>             0x1076</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82541GI_MOBILE" data-ref="_M/E1000_DEV_ID_82541GI_MOBILE">E1000_DEV_ID_82541GI_MOBILE</dfn>      0x1077</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82541GI_LF" data-ref="_M/E1000_DEV_ID_82541GI_LF">E1000_DEV_ID_82541GI_LF</dfn>          0x107C</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546GB_COPPER" data-ref="_M/E1000_DEV_ID_82546GB_COPPER">E1000_DEV_ID_82546GB_COPPER</dfn>      0x1079</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546GB_FIBER" data-ref="_M/E1000_DEV_ID_82546GB_FIBER">E1000_DEV_ID_82546GB_FIBER</dfn>       0x107A</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546GB_SERDES" data-ref="_M/E1000_DEV_ID_82546GB_SERDES">E1000_DEV_ID_82546GB_SERDES</dfn>      0x107B</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546GB_PCIE" data-ref="_M/E1000_DEV_ID_82546GB_PCIE">E1000_DEV_ID_82546GB_PCIE</dfn>        0x108A</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546GB_QUAD_COPPER" data-ref="_M/E1000_DEV_ID_82546GB_QUAD_COPPER">E1000_DEV_ID_82546GB_QUAD_COPPER</dfn> 0x1099</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82547EI" data-ref="_M/E1000_DEV_ID_82547EI">E1000_DEV_ID_82547EI</dfn>             0x1019</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82547EI_MOBILE" data-ref="_M/E1000_DEV_ID_82547EI_MOBILE">E1000_DEV_ID_82547EI_MOBILE</dfn>      0x101A</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82571EB_COPPER" data-ref="_M/E1000_DEV_ID_82571EB_COPPER">E1000_DEV_ID_82571EB_COPPER</dfn>      0x105E</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82571EB_FIBER" data-ref="_M/E1000_DEV_ID_82571EB_FIBER">E1000_DEV_ID_82571EB_FIBER</dfn>       0x105F</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82571EB_SERDES" data-ref="_M/E1000_DEV_ID_82571EB_SERDES">E1000_DEV_ID_82571EB_SERDES</dfn>      0x1060</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82571EB_QUAD_COPPER" data-ref="_M/E1000_DEV_ID_82571EB_QUAD_COPPER">E1000_DEV_ID_82571EB_QUAD_COPPER</dfn> 0x10A4</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82571PT_QUAD_COPPER" data-ref="_M/E1000_DEV_ID_82571PT_QUAD_COPPER">E1000_DEV_ID_82571PT_QUAD_COPPER</dfn> 0x10D5</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82571EB_QUAD_FIBER" data-ref="_M/E1000_DEV_ID_82571EB_QUAD_FIBER">E1000_DEV_ID_82571EB_QUAD_FIBER</dfn>  0x10A5</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82571EB_QUAD_COPPER_LOWPROFILE" data-ref="_M/E1000_DEV_ID_82571EB_QUAD_COPPER_LOWPROFILE">E1000_DEV_ID_82571EB_QUAD_COPPER_LOWPROFILE</dfn>  0x10BC</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82571EB_SERDES_DUAL" data-ref="_M/E1000_DEV_ID_82571EB_SERDES_DUAL">E1000_DEV_ID_82571EB_SERDES_DUAL</dfn> 0x10D9</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82571EB_SERDES_QUAD" data-ref="_M/E1000_DEV_ID_82571EB_SERDES_QUAD">E1000_DEV_ID_82571EB_SERDES_QUAD</dfn> 0x10DA</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82572EI_COPPER" data-ref="_M/E1000_DEV_ID_82572EI_COPPER">E1000_DEV_ID_82572EI_COPPER</dfn>      0x107D</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82572EI_FIBER" data-ref="_M/E1000_DEV_ID_82572EI_FIBER">E1000_DEV_ID_82572EI_FIBER</dfn>       0x107E</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82572EI_SERDES" data-ref="_M/E1000_DEV_ID_82572EI_SERDES">E1000_DEV_ID_82572EI_SERDES</dfn>      0x107F</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82572EI" data-ref="_M/E1000_DEV_ID_82572EI">E1000_DEV_ID_82572EI</dfn>             0x10B9</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82573E" data-ref="_M/E1000_DEV_ID_82573E">E1000_DEV_ID_82573E</dfn>              0x108B</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82573E_IAMT" data-ref="_M/E1000_DEV_ID_82573E_IAMT">E1000_DEV_ID_82573E_IAMT</dfn>         0x108C</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82573L" data-ref="_M/E1000_DEV_ID_82573L">E1000_DEV_ID_82573L</dfn>              0x109A</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82574L" data-ref="_M/E1000_DEV_ID_82574L">E1000_DEV_ID_82574L</dfn>              0x10D3</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3" data-ref="_M/E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3">E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3</dfn> 0x10B5</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_80003ES2LAN_COPPER_DPT" data-ref="_M/E1000_DEV_ID_80003ES2LAN_COPPER_DPT">E1000_DEV_ID_80003ES2LAN_COPPER_DPT</dfn>     0x1096</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_80003ES2LAN_SERDES_DPT" data-ref="_M/E1000_DEV_ID_80003ES2LAN_SERDES_DPT">E1000_DEV_ID_80003ES2LAN_SERDES_DPT</dfn>     0x1098</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_80003ES2LAN_COPPER_SPT" data-ref="_M/E1000_DEV_ID_80003ES2LAN_COPPER_SPT">E1000_DEV_ID_80003ES2LAN_COPPER_SPT</dfn>     0x10BA</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_80003ES2LAN_SERDES_SPT" data-ref="_M/E1000_DEV_ID_80003ES2LAN_SERDES_SPT">E1000_DEV_ID_80003ES2LAN_SERDES_SPT</dfn>     0x10BB</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_ICH8_IGP_M_AMT" data-ref="_M/E1000_DEV_ID_ICH8_IGP_M_AMT">E1000_DEV_ID_ICH8_IGP_M_AMT</dfn>      0x1049</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_ICH8_IGP_AMT" data-ref="_M/E1000_DEV_ID_ICH8_IGP_AMT">E1000_DEV_ID_ICH8_IGP_AMT</dfn>        0x104A</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_ICH8_IGP_C" data-ref="_M/E1000_DEV_ID_ICH8_IGP_C">E1000_DEV_ID_ICH8_IGP_C</dfn>          0x104B</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_ICH8_IFE" data-ref="_M/E1000_DEV_ID_ICH8_IFE">E1000_DEV_ID_ICH8_IFE</dfn>            0x104C</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_ICH8_IFE_GT" data-ref="_M/E1000_DEV_ID_ICH8_IFE_GT">E1000_DEV_ID_ICH8_IFE_GT</dfn>         0x10C4</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_ICH8_IFE_G" data-ref="_M/E1000_DEV_ID_ICH8_IFE_G">E1000_DEV_ID_ICH8_IFE_G</dfn>          0x10C5</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/E1000_DEV_ID_ICH8_IGP_M" data-ref="_M/E1000_DEV_ID_ICH8_IGP_M">E1000_DEV_ID_ICH8_IGP_M</dfn>          0x104D</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i>/* Device Specific Register Defaults */</i></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_ID2_82541x" data-ref="_M/E1000_PHY_ID2_82541x">E1000_PHY_ID2_82541x</dfn> 0x380</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_ID2_82544x" data-ref="_M/E1000_PHY_ID2_82544x">E1000_PHY_ID2_82544x</dfn> 0xC30</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_ID2_8254xx_DEFAULT" data-ref="_M/E1000_PHY_ID2_8254xx_DEFAULT">E1000_PHY_ID2_8254xx_DEFAULT</dfn> 0xC20 /* 82540x, 82545x, and 82546x */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_ID2_82573x" data-ref="_M/E1000_PHY_ID2_82573x">E1000_PHY_ID2_82573x</dfn> 0xCC0</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_ID2_82574x" data-ref="_M/E1000_PHY_ID2_82574x">E1000_PHY_ID2_82574x</dfn> 0xCB1</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><i>/* Register Set. (82543, 82544)</i></td></tr>
<tr><th id="110">110</th><td><i> *</i></td></tr>
<tr><th id="111">111</th><td><i> * Registers are defined to be 32 bits and  should be accessed as 32 bit values.</i></td></tr>
<tr><th id="112">112</th><td><i> * These registers are physically located on the NIC, but are mapped into the</i></td></tr>
<tr><th id="113">113</th><td><i> * host memory address space.</i></td></tr>
<tr><th id="114">114</th><td><i> *</i></td></tr>
<tr><th id="115">115</th><td><i> * RW - register is both readable and writable</i></td></tr>
<tr><th id="116">116</th><td><i> * RO - register is read only</i></td></tr>
<tr><th id="117">117</th><td><i> * WO - register is write only</i></td></tr>
<tr><th id="118">118</th><td><i> * R/clr - register is read only and is cleared when read</i></td></tr>
<tr><th id="119">119</th><td><i> * A - register array</i></td></tr>
<tr><th id="120">120</th><td><i> */</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL" data-ref="_M/E1000_CTRL">E1000_CTRL</dfn>     0x00000  /* Device Control - RW */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_DUP" data-ref="_M/E1000_CTRL_DUP">E1000_CTRL_DUP</dfn> 0x00004  /* Device Control Duplicate (Shadow) - RW */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS" data-ref="_M/E1000_STATUS">E1000_STATUS</dfn>   0x00008  /* Device Status - RO */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD" data-ref="_M/E1000_EECD">E1000_EECD</dfn>     0x00010  /* EEPROM/Flash Control - RW */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/E1000_EERD" data-ref="_M/E1000_EERD">E1000_EERD</dfn>     0x00014  /* EEPROM Read - RW */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT" data-ref="_M/E1000_CTRL_EXT">E1000_CTRL_EXT</dfn> 0x00018  /* Extended Device Control - RW */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/E1000_FLA" data-ref="_M/E1000_FLA">E1000_FLA</dfn>      0x0001C  /* Flash Access - RW */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC" data-ref="_M/E1000_MDIC">E1000_MDIC</dfn>     0x00020  /* MDI Control - RW */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/E1000_SCTL" data-ref="_M/E1000_SCTL">E1000_SCTL</dfn>     0x00024  /* SerDes Control - RW */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/E1000_FEXTNVM" data-ref="_M/E1000_FEXTNVM">E1000_FEXTNVM</dfn>  0x00028  /* Future Extended NVM register */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/E1000_FCAL" data-ref="_M/E1000_FCAL">E1000_FCAL</dfn>     0x00028  /* Flow Control Address Low - RW */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/E1000_FCAH" data-ref="_M/E1000_FCAH">E1000_FCAH</dfn>     0x0002C  /* Flow Control Address High -RW */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/E1000_FCT" data-ref="_M/E1000_FCT">E1000_FCT</dfn>      0x00030  /* Flow Control Type - RW */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/E1000_VET" data-ref="_M/E1000_VET">E1000_VET</dfn>      0x00038  /* VLAN Ether Type - RW */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR" data-ref="_M/E1000_ICR">E1000_ICR</dfn>      0x000C0  /* Interrupt Cause Read - R/clr */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/E1000_ITR" data-ref="_M/E1000_ITR">E1000_ITR</dfn>      0x000C4  /* Interrupt Throttling Rate - RW */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS" data-ref="_M/E1000_ICS">E1000_ICS</dfn>      0x000C8  /* Interrupt Cause Set - WO */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS" data-ref="_M/E1000_IMS">E1000_IMS</dfn>      0x000D0  /* Interrupt Mask Set - RW */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/E1000_EIAC" data-ref="_M/E1000_EIAC">E1000_EIAC</dfn>     0x000DC  /* Ext. Interrupt Auto Clear - RW */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC" data-ref="_M/E1000_IMC">E1000_IMC</dfn>      0x000D8  /* Interrupt Mask Clear - WO */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/E1000_IAM" data-ref="_M/E1000_IAM">E1000_IAM</dfn>      0x000E0  /* Interrupt Acknowledge Auto Mask */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR" data-ref="_M/E1000_IVAR">E1000_IVAR</dfn>     0x000E4  /* Interrupt Vector Allocation Register - RW */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/E1000_EITR" data-ref="_M/E1000_EITR">E1000_EITR</dfn>     0x000E8  /* Extended Interrupt Throttling Rate - RW */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL" data-ref="_M/E1000_RCTL">E1000_RCTL</dfn>     0x00100  /* RX Control - RW */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/E1000_RDTR1" data-ref="_M/E1000_RDTR1">E1000_RDTR1</dfn>    0x02820  /* RX Delay Timer (1) - RW */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAL1" data-ref="_M/E1000_RDBAL1">E1000_RDBAL1</dfn>   0x02900  /* RX Descriptor Base Address Low (1) - RW */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAH1" data-ref="_M/E1000_RDBAH1">E1000_RDBAH1</dfn>   0x02904  /* RX Descriptor Base Address High (1) - RW */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/E1000_RDLEN1" data-ref="_M/E1000_RDLEN1">E1000_RDLEN1</dfn>   0x02908  /* RX Descriptor Length (1) - RW */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/E1000_RDH1" data-ref="_M/E1000_RDH1">E1000_RDH1</dfn>     0x02910  /* RX Descriptor Head (1) - RW */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/E1000_RDT1" data-ref="_M/E1000_RDT1">E1000_RDT1</dfn>     0x02918  /* RX Descriptor Tail (1) - RW */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/E1000_FCTTV" data-ref="_M/E1000_FCTTV">E1000_FCTTV</dfn>    0x00170  /* Flow Control Transmit Timer Value - RW */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTV" data-ref="_M/E1000_FCRTV">E1000_FCRTV</dfn>    0x05F40  /* Flow Control Refresh Timer Value - RW */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW" data-ref="_M/E1000_TXCW">E1000_TXCW</dfn>     0x00178  /* TX Configuration Word - RW */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW" data-ref="_M/E1000_RXCW">E1000_RXCW</dfn>     0x00180  /* RX Configuration Word - RO */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL" data-ref="_M/E1000_TCTL">E1000_TCTL</dfn>     0x00400  /* TX Control - RW */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EXT" data-ref="_M/E1000_TCTL_EXT">E1000_TCTL_EXT</dfn> 0x00404  /* Extended TX Control - RW */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG" data-ref="_M/E1000_TIPG">E1000_TIPG</dfn>     0x00410  /* TX Inter-packet gap -RW */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/E1000_TBT" data-ref="_M/E1000_TBT">E1000_TBT</dfn>      0x00448  /* TX Burst Timer - RW */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/E1000_AIT" data-ref="_M/E1000_AIT">E1000_AIT</dfn>      0x00458  /* Adaptive Interframe Spacing Throttle - RW */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL" data-ref="_M/E1000_LEDCTL">E1000_LEDCTL</dfn>   0x00E00  /* LED Control - RW */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL" data-ref="_M/E1000_EXTCNF_CTRL">E1000_EXTCNF_CTRL</dfn>  0x00F00  /* Extended Configuration Control */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_SIZE" data-ref="_M/E1000_EXTCNF_SIZE">E1000_EXTCNF_SIZE</dfn>  0x00F08  /* Extended Configuration Size */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL" data-ref="_M/E1000_PHY_CTRL">E1000_PHY_CTRL</dfn>     0x00F10  /* PHY Control Register in CSR */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/FEXTNVM_SW_CONFIG" data-ref="_M/FEXTNVM_SW_CONFIG">FEXTNVM_SW_CONFIG</dfn>  0x0001</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA" data-ref="_M/E1000_PBA">E1000_PBA</dfn>      0x01000  /* Packet Buffer Allocation - RW */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/E1000_PBM" data-ref="_M/E1000_PBM">E1000_PBM</dfn>      0x10000  /* Packet Buffer Memory - RW */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/E1000_PBS" data-ref="_M/E1000_PBS">E1000_PBS</dfn>      0x01008  /* Packet Buffer Size - RW */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/E1000_EEMNGCTL" data-ref="_M/E1000_EEMNGCTL">E1000_EEMNGCTL</dfn> 0x01010  /* MNG EEprom Control */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/E1000_EEMNGDATA" data-ref="_M/E1000_EEMNGDATA">E1000_EEMNGDATA</dfn>    0x01014 /* MNG EEPROM Read/Write data */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/E1000_FLMNGCTL" data-ref="_M/E1000_FLMNGCTL">E1000_FLMNGCTL</dfn>     0x01018 /* MNG Flash Control */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/E1000_FLMNGDATA" data-ref="_M/E1000_FLMNGDATA">E1000_FLMNGDATA</dfn>    0x0101C /* MNG FLASH Read data */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/E1000_FLMNGCNT" data-ref="_M/E1000_FLMNGCNT">E1000_FLMNGCNT</dfn>     0x01020 /* MNG FLASH Read Counter */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/E1000_FLASH_UPDATES" data-ref="_M/E1000_FLASH_UPDATES">E1000_FLASH_UPDATES</dfn> 1000</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/E1000_EEARBC" data-ref="_M/E1000_EEARBC">E1000_EEARBC</dfn>   0x01024  /* EEPROM Auto Read Bus Control */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/E1000_FLASHT" data-ref="_M/E1000_FLASHT">E1000_FLASHT</dfn>   0x01028  /* FLASH Timer Register */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/E1000_EEWR" data-ref="_M/E1000_EEWR">E1000_EEWR</dfn>     0x0102C  /* EEPROM Write Register - RW */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/E1000_FLSWCTL" data-ref="_M/E1000_FLSWCTL">E1000_FLSWCTL</dfn>  0x01030  /* FLASH control register */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/E1000_FLSWDATA" data-ref="_M/E1000_FLSWDATA">E1000_FLSWDATA</dfn> 0x01034  /* FLASH data register */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/E1000_FLSWCNT" data-ref="_M/E1000_FLSWCNT">E1000_FLSWCNT</dfn>  0x01038  /* FLASH Access Counter */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/E1000_FLOP" data-ref="_M/E1000_FLOP">E1000_FLOP</dfn>     0x0103C  /* FLASH Opcode Register */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/E1000_FLOL" data-ref="_M/E1000_FLOL">E1000_FLOL</dfn>     0x01050  /* FEEP Auto Load */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/E1000_ERT" data-ref="_M/E1000_ERT">E1000_ERT</dfn>      0x02008  /* Early Rx Threshold - RW */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTL" data-ref="_M/E1000_FCRTL">E1000_FCRTL</dfn>    0x02160  /* Flow Control Receive Threshold Low - RW */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTL_A" data-ref="_M/E1000_FCRTL_A">E1000_FCRTL_A</dfn>  0x00168  /* Alias to FCRTL */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTH" data-ref="_M/E1000_FCRTH">E1000_FCRTH</dfn>    0x02168  /* Flow Control Receive Threshold High - RW */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTH_A" data-ref="_M/E1000_FCRTH_A">E1000_FCRTH_A</dfn>  0x00160  /* Alias to FCRTH */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL" data-ref="_M/E1000_PSRCTL">E1000_PSRCTL</dfn>   0x02170  /* Packet Split Receive Control - RW */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAL" data-ref="_M/E1000_RDBAL">E1000_RDBAL</dfn>    0x02800  /* RX Descriptor Base Address Low - RW */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAH" data-ref="_M/E1000_RDBAH">E1000_RDBAH</dfn>    0x02804  /* RX Descriptor Base Address High - RW */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/E1000_RDLEN" data-ref="_M/E1000_RDLEN">E1000_RDLEN</dfn>    0x02808  /* RX Descriptor Length - RW */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/E1000_RDH" data-ref="_M/E1000_RDH">E1000_RDH</dfn>      0x02810  /* RX Descriptor Head - RW */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/E1000_RDT" data-ref="_M/E1000_RDT">E1000_RDT</dfn>      0x02818  /* RX Descriptor Tail - RW */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/E1000_RDTR" data-ref="_M/E1000_RDTR">E1000_RDTR</dfn>     0x02820  /* RX Delay Timer - RW */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/E1000_RDTR_A" data-ref="_M/E1000_RDTR_A">E1000_RDTR_A</dfn>   0x00108  /* Alias to RDTR */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAL0" data-ref="_M/E1000_RDBAL0">E1000_RDBAL0</dfn>   E1000_RDBAL /* RX Desc Base Address Low (0) - RW */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAL0_A" data-ref="_M/E1000_RDBAL0_A">E1000_RDBAL0_A</dfn> 0x00110     /* Alias to RDBAL0 */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAH0" data-ref="_M/E1000_RDBAH0">E1000_RDBAH0</dfn>   E1000_RDBAH /* RX Desc Base Address High (0) - RW */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAH0_A" data-ref="_M/E1000_RDBAH0_A">E1000_RDBAH0_A</dfn> 0x00114     /* Alias to RDBAH0 */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/E1000_RDLEN0" data-ref="_M/E1000_RDLEN0">E1000_RDLEN0</dfn>   E1000_RDLEN /* RX Desc Length (0) - RW */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/E1000_RDLEN0_A" data-ref="_M/E1000_RDLEN0_A">E1000_RDLEN0_A</dfn> 0x00118     /* Alias to RDLEN0 */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/E1000_RDH0" data-ref="_M/E1000_RDH0">E1000_RDH0</dfn>     E1000_RDH   /* RX Desc Head (0) - RW */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/E1000_RDH0_A" data-ref="_M/E1000_RDH0_A">E1000_RDH0_A</dfn>   0x00120     /* Alias to RDH0 */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/E1000_RDT0" data-ref="_M/E1000_RDT0">E1000_RDT0</dfn>     E1000_RDT   /* RX Desc Tail (0) - RW */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/E1000_RDT0_A" data-ref="_M/E1000_RDT0_A">E1000_RDT0_A</dfn>   0x00128     /* Alias to RDT0 */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/E1000_RDTR0" data-ref="_M/E1000_RDTR0">E1000_RDTR0</dfn>    E1000_RDTR  /* RX Delay Timer (0) - RW */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL" data-ref="_M/E1000_RXDCTL">E1000_RXDCTL</dfn>   0x02828  /* RX Descriptor Control queue 0 - RW */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL1" data-ref="_M/E1000_RXDCTL1">E1000_RXDCTL1</dfn>  0x02928  /* RX Descriptor Control queue 1 - RW */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/E1000_RADV" data-ref="_M/E1000_RADV">E1000_RADV</dfn>     0x0282C  /* RX Interrupt Absolute Delay Timer - RW */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/E1000_RSRPD" data-ref="_M/E1000_RSRPD">E1000_RSRPD</dfn>    0x02C00  /* RX Small Packet Detect - RW */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/E1000_RAID" data-ref="_M/E1000_RAID">E1000_RAID</dfn>     0x02C08  /* Receive Ack Interrupt Delay - RW */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDMAC" data-ref="_M/E1000_TXDMAC">E1000_TXDMAC</dfn>   0x03000  /* TX DMA Control - RW */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/E1000_KABGTXD" data-ref="_M/E1000_KABGTXD">E1000_KABGTXD</dfn>  0x03004  /* AFE Band Gap Transmit Ref Data */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/E1000_POEMB" data-ref="_M/E1000_POEMB">E1000_POEMB</dfn>    0x00F10  /* PHY OEM Bits Register - RW */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFH" data-ref="_M/E1000_RDFH">E1000_RDFH</dfn>     0x02410  /* Receive Data FIFO Head Register - RW */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFH_A" data-ref="_M/E1000_RDFH_A">E1000_RDFH_A</dfn>   0x08000  /* Alias to RDFH */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFT" data-ref="_M/E1000_RDFT">E1000_RDFT</dfn>     0x02418  /* Receive Data FIFO Tail Register - RW */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFT_A" data-ref="_M/E1000_RDFT_A">E1000_RDFT_A</dfn>   0x08008  /* Alias to RDFT */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFHS" data-ref="_M/E1000_RDFHS">E1000_RDFHS</dfn>    0x02420  /* Receive Data FIFO Head Saved Register - RW */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFTS" data-ref="_M/E1000_RDFTS">E1000_RDFTS</dfn>    0x02428  /* Receive Data FIFO Tail Saved Register - RW */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/E1000_RDFPC" data-ref="_M/E1000_RDFPC">E1000_RDFPC</dfn>    0x02430  /* Receive Data FIFO Packet Count - RW */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFH" data-ref="_M/E1000_TDFH">E1000_TDFH</dfn>     0x03410  /* TX Data FIFO Head - RW */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFH_A" data-ref="_M/E1000_TDFH_A">E1000_TDFH_A</dfn>   0x08010  /* Alias to TDFH */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFT" data-ref="_M/E1000_TDFT">E1000_TDFT</dfn>     0x03418  /* TX Data FIFO Tail - RW */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFT_A" data-ref="_M/E1000_TDFT_A">E1000_TDFT_A</dfn>   0x08018  /* Alias to TDFT */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFHS" data-ref="_M/E1000_TDFHS">E1000_TDFHS</dfn>    0x03420  /* TX Data FIFO Head Saved - RW */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFTS" data-ref="_M/E1000_TDFTS">E1000_TDFTS</dfn>    0x03428  /* TX Data FIFO Tail Saved - RW */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFPC" data-ref="_M/E1000_TDFPC">E1000_TDFPC</dfn>    0x03430  /* TX Data FIFO Packet Count - RW */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAL" data-ref="_M/E1000_TDBAL">E1000_TDBAL</dfn>    0x03800  /* TX Descriptor Base Address Low - RW */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAL_A" data-ref="_M/E1000_TDBAL_A">E1000_TDBAL_A</dfn>  0x00420  /* Alias to TDBAL */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAH" data-ref="_M/E1000_TDBAH">E1000_TDBAH</dfn>    0x03804  /* TX Descriptor Base Address High - RW */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAH_A" data-ref="_M/E1000_TDBAH_A">E1000_TDBAH_A</dfn>  0x00424  /* Alias to TDBAH */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/E1000_TDLEN" data-ref="_M/E1000_TDLEN">E1000_TDLEN</dfn>    0x03808  /* TX Descriptor Length - RW */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/E1000_TDLEN_A" data-ref="_M/E1000_TDLEN_A">E1000_TDLEN_A</dfn>  0x00428  /* Alias to TDLEN */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/E1000_TDH" data-ref="_M/E1000_TDH">E1000_TDH</dfn>      0x03810  /* TX Descriptor Head - RW */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/E1000_TDH_A" data-ref="_M/E1000_TDH_A">E1000_TDH_A</dfn>    0x00430  /* Alias to TDH */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/E1000_TDT" data-ref="_M/E1000_TDT">E1000_TDT</dfn>      0x03818  /* TX Descripotr Tail - RW */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/E1000_TDT_A" data-ref="_M/E1000_TDT_A">E1000_TDT_A</dfn>    0x00438  /* Alias to TDT */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/E1000_TIDV" data-ref="_M/E1000_TIDV">E1000_TIDV</dfn>     0x03820  /* TX Interrupt Delay Value - RW */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/E1000_TIDV_A" data-ref="_M/E1000_TIDV_A">E1000_TIDV_A</dfn>   0x00440  /* Alias to TIDV */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL" data-ref="_M/E1000_TXDCTL">E1000_TXDCTL</dfn>   0x03828  /* TX Descriptor Control - RW */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/E1000_TADV" data-ref="_M/E1000_TADV">E1000_TADV</dfn>     0x0382C  /* TX Interrupt Absolute Delay Val - RW */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/E1000_TSPMT" data-ref="_M/E1000_TSPMT">E1000_TSPMT</dfn>    0x03830  /* TCP Segmentation PAD &amp; Min Threshold - RW */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/E1000_TARC0" data-ref="_M/E1000_TARC0">E1000_TARC0</dfn>    0x03840  /* TX Arbitration Count (0) */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAL1" data-ref="_M/E1000_TDBAL1">E1000_TDBAL1</dfn>   0x03900  /* TX Desc Base Address Low (1) - RW */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAH1" data-ref="_M/E1000_TDBAH1">E1000_TDBAH1</dfn>   0x03904  /* TX Desc Base Address High (1) - RW */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/E1000_TDLEN1" data-ref="_M/E1000_TDLEN1">E1000_TDLEN1</dfn>   0x03908  /* TX Desc Length (1) - RW */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/E1000_TDH1" data-ref="_M/E1000_TDH1">E1000_TDH1</dfn>     0x03910  /* TX Desc Head (1) - RW */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/E1000_TDT1" data-ref="_M/E1000_TDT1">E1000_TDT1</dfn>     0x03918  /* TX Desc Tail (1) - RW */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL1" data-ref="_M/E1000_TXDCTL1">E1000_TXDCTL1</dfn>  0x03928  /* TX Descriptor Control (1) - RW */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/E1000_TARC1" data-ref="_M/E1000_TARC1">E1000_TARC1</dfn>    0x03940  /* TX Arbitration Count (1) */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/E1000_CRCERRS" data-ref="_M/E1000_CRCERRS">E1000_CRCERRS</dfn>  0x04000  /* CRC Error Count - R/clr */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/E1000_ALGNERRC" data-ref="_M/E1000_ALGNERRC">E1000_ALGNERRC</dfn> 0x04004  /* Alignment Error Count - R/clr */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/E1000_SYMERRS" data-ref="_M/E1000_SYMERRS">E1000_SYMERRS</dfn>  0x04008  /* Symbol Error Count - R/clr */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/E1000_RXERRC" data-ref="_M/E1000_RXERRC">E1000_RXERRC</dfn>   0x0400C  /* Receive Error Count - R/clr */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/E1000_MPC" data-ref="_M/E1000_MPC">E1000_MPC</dfn>      0x04010  /* Missed Packet Count - R/clr */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/E1000_SCC" data-ref="_M/E1000_SCC">E1000_SCC</dfn>      0x04014  /* Single Collision Count - R/clr */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/E1000_ECOL" data-ref="_M/E1000_ECOL">E1000_ECOL</dfn>     0x04018  /* Excessive Collision Count - R/clr */</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/E1000_MCC" data-ref="_M/E1000_MCC">E1000_MCC</dfn>      0x0401C  /* Multiple Collision Count - R/clr */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/E1000_LATECOL" data-ref="_M/E1000_LATECOL">E1000_LATECOL</dfn>  0x04020  /* Late Collision Count - R/clr */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/E1000_COLC" data-ref="_M/E1000_COLC">E1000_COLC</dfn>     0x04028  /* Collision Count - R/clr */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/E1000_DC" data-ref="_M/E1000_DC">E1000_DC</dfn>       0x04030  /* Defer Count - R/clr */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/E1000_TNCRS" data-ref="_M/E1000_TNCRS">E1000_TNCRS</dfn>    0x04034  /* TX-No CRS - R/clr */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/E1000_SEC" data-ref="_M/E1000_SEC">E1000_SEC</dfn>      0x04038  /* Sequence Error Count - R/clr */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/E1000_CEXTERR" data-ref="_M/E1000_CEXTERR">E1000_CEXTERR</dfn>  0x0403C  /* Carrier Extension Error Count - R/clr */</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/E1000_RLEC" data-ref="_M/E1000_RLEC">E1000_RLEC</dfn>     0x04040  /* Receive Length Error Count - R/clr */</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/E1000_XONRXC" data-ref="_M/E1000_XONRXC">E1000_XONRXC</dfn>   0x04048  /* XON RX Count - R/clr */</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/E1000_XONTXC" data-ref="_M/E1000_XONTXC">E1000_XONTXC</dfn>   0x0404C  /* XON TX Count - R/clr */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/E1000_XOFFRXC" data-ref="_M/E1000_XOFFRXC">E1000_XOFFRXC</dfn>  0x04050  /* XOFF RX Count - R/clr */</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/E1000_XOFFTXC" data-ref="_M/E1000_XOFFTXC">E1000_XOFFTXC</dfn>  0x04054  /* XOFF TX Count - R/clr */</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRUC" data-ref="_M/E1000_FCRUC">E1000_FCRUC</dfn>    0x04058  /* Flow Control RX Unsupported Count- R/clr */</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC64" data-ref="_M/E1000_PRC64">E1000_PRC64</dfn>    0x0405C  /* Packets RX (64 bytes) - R/clr */</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC127" data-ref="_M/E1000_PRC127">E1000_PRC127</dfn>   0x04060  /* Packets RX (65-127 bytes) - R/clr */</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC255" data-ref="_M/E1000_PRC255">E1000_PRC255</dfn>   0x04064  /* Packets RX (128-255 bytes) - R/clr */</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC511" data-ref="_M/E1000_PRC511">E1000_PRC511</dfn>   0x04068  /* Packets RX (255-511 bytes) - R/clr */</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC1023" data-ref="_M/E1000_PRC1023">E1000_PRC1023</dfn>  0x0406C  /* Packets RX (512-1023 bytes) - R/clr */</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC1522" data-ref="_M/E1000_PRC1522">E1000_PRC1522</dfn>  0x04070  /* Packets RX (1024-1522 bytes) - R/clr */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/E1000_GPRC" data-ref="_M/E1000_GPRC">E1000_GPRC</dfn>     0x04074  /* Good Packets RX Count - R/clr */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/E1000_BPRC" data-ref="_M/E1000_BPRC">E1000_BPRC</dfn>     0x04078  /* Broadcast Packets RX Count - R/clr */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/E1000_MPRC" data-ref="_M/E1000_MPRC">E1000_MPRC</dfn>     0x0407C  /* Multicast Packets RX Count - R/clr */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/E1000_GPTC" data-ref="_M/E1000_GPTC">E1000_GPTC</dfn>     0x04080  /* Good Packets TX Count - R/clr */</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/E1000_GORCL" data-ref="_M/E1000_GORCL">E1000_GORCL</dfn>    0x04088  /* Good Octets RX Count Low - R/clr */</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/E1000_GORCH" data-ref="_M/E1000_GORCH">E1000_GORCH</dfn>    0x0408C  /* Good Octets RX Count High - R/clr */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/E1000_GOTCL" data-ref="_M/E1000_GOTCL">E1000_GOTCL</dfn>    0x04090  /* Good Octets TX Count Low - R/clr */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/E1000_GOTCH" data-ref="_M/E1000_GOTCH">E1000_GOTCH</dfn>    0x04094  /* Good Octets TX Count High - R/clr */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/E1000_RNBC" data-ref="_M/E1000_RNBC">E1000_RNBC</dfn>     0x040A0  /* RX No Buffers Count - R/clr */</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/E1000_RUC" data-ref="_M/E1000_RUC">E1000_RUC</dfn>      0x040A4  /* RX Undersize Count - R/clr */</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/E1000_RFC" data-ref="_M/E1000_RFC">E1000_RFC</dfn>      0x040A8  /* RX Fragment Count - R/clr */</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/E1000_ROC" data-ref="_M/E1000_ROC">E1000_ROC</dfn>      0x040AC  /* RX Oversize Count - R/clr */</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/E1000_RJC" data-ref="_M/E1000_RJC">E1000_RJC</dfn>      0x040B0  /* RX Jabber Count - R/clr */</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPRC" data-ref="_M/E1000_MGTPRC">E1000_MGTPRC</dfn>   0x040B4  /* Management Packets RX Count - R/clr */</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPDC" data-ref="_M/E1000_MGTPDC">E1000_MGTPDC</dfn>   0x040B8  /* Management Packets Dropped Count - R/clr */</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPTC" data-ref="_M/E1000_MGTPTC">E1000_MGTPTC</dfn>   0x040BC  /* Management Packets TX Count - R/clr */</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/E1000_TORL" data-ref="_M/E1000_TORL">E1000_TORL</dfn>     0x040C0  /* Total Octets RX Low - R/clr */</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/E1000_TORH" data-ref="_M/E1000_TORH">E1000_TORH</dfn>     0x040C4  /* Total Octets RX High - R/clr */</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/E1000_TOTL" data-ref="_M/E1000_TOTL">E1000_TOTL</dfn>     0x040C8  /* Total Octets TX Low - R/clr */</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/E1000_TOTH" data-ref="_M/E1000_TOTH">E1000_TOTH</dfn>     0x040CC  /* Total Octets TX High - R/clr */</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/E1000_TPR" data-ref="_M/E1000_TPR">E1000_TPR</dfn>      0x040D0  /* Total Packets RX - R/clr */</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/E1000_TPT" data-ref="_M/E1000_TPT">E1000_TPT</dfn>      0x040D4  /* Total Packets TX - R/clr */</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC64" data-ref="_M/E1000_PTC64">E1000_PTC64</dfn>    0x040D8  /* Packets TX (64 bytes) - R/clr */</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC127" data-ref="_M/E1000_PTC127">E1000_PTC127</dfn>   0x040DC  /* Packets TX (65-127 bytes) - R/clr */</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC255" data-ref="_M/E1000_PTC255">E1000_PTC255</dfn>   0x040E0  /* Packets TX (128-255 bytes) - R/clr */</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC511" data-ref="_M/E1000_PTC511">E1000_PTC511</dfn>   0x040E4  /* Packets TX (256-511 bytes) - R/clr */</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC1023" data-ref="_M/E1000_PTC1023">E1000_PTC1023</dfn>  0x040E8  /* Packets TX (512-1023 bytes) - R/clr */</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC1522" data-ref="_M/E1000_PTC1522">E1000_PTC1522</dfn>  0x040EC  /* Packets TX (1024-1522 Bytes) - R/clr */</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/E1000_MPTC" data-ref="_M/E1000_MPTC">E1000_MPTC</dfn>     0x040F0  /* Multicast Packets TX Count - R/clr */</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/E1000_BPTC" data-ref="_M/E1000_BPTC">E1000_BPTC</dfn>     0x040F4  /* Broadcast Packets TX Count - R/clr */</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/E1000_TSCTC" data-ref="_M/E1000_TSCTC">E1000_TSCTC</dfn>    0x040F8  /* TCP Segmentation Context TX - R/clr */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/E1000_TSCTFC" data-ref="_M/E1000_TSCTFC">E1000_TSCTFC</dfn>   0x040FC  /* TCP Segmentation Context TX Fail - R/clr */</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/E1000_IAC" data-ref="_M/E1000_IAC">E1000_IAC</dfn>      0x04100  /* Interrupt Assertion Count */</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXPTC" data-ref="_M/E1000_ICRXPTC">E1000_ICRXPTC</dfn>  0x04104  /* Interrupt Cause Rx Packet Timer Expire Count */</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXATC" data-ref="_M/E1000_ICRXATC">E1000_ICRXATC</dfn>  0x04108  /* Interrupt Cause Rx Absolute Timer Expire Count */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXPTC" data-ref="_M/E1000_ICTXPTC">E1000_ICTXPTC</dfn>  0x0410C  /* Interrupt Cause Tx Packet Timer Expire Count */</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXATC" data-ref="_M/E1000_ICTXATC">E1000_ICTXATC</dfn>  0x04110  /* Interrupt Cause Tx Absolute Timer Expire Count */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXQEC" data-ref="_M/E1000_ICTXQEC">E1000_ICTXQEC</dfn>  0x04118  /* Interrupt Cause Tx Queue Empty Count */</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXQMTC" data-ref="_M/E1000_ICTXQMTC">E1000_ICTXQMTC</dfn> 0x0411C  /* Interrupt Cause Tx Queue Minimum Threshold Count */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXDMTC" data-ref="_M/E1000_ICRXDMTC">E1000_ICRXDMTC</dfn> 0x04120  /* Interrupt Cause Rx Descriptor Minimum Threshold Count */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXOC" data-ref="_M/E1000_ICRXOC">E1000_ICRXOC</dfn>   0x04124  /* Interrupt Cause Receiver Overrun Count */</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM" data-ref="_M/E1000_RXCSUM">E1000_RXCSUM</dfn>   0x05000  /* RX Checksum Control - RW */</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL" data-ref="_M/E1000_RFCTL">E1000_RFCTL</dfn>    0x05008  /* Receive Filter Control*/</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/E1000_MAVTV0" data-ref="_M/E1000_MAVTV0">E1000_MAVTV0</dfn>   0x05010  /* Management VLAN TAG Value 0 */</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/E1000_MAVTV1" data-ref="_M/E1000_MAVTV1">E1000_MAVTV1</dfn>   0x05014  /* Management VLAN TAG Value 1 */</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/E1000_MAVTV2" data-ref="_M/E1000_MAVTV2">E1000_MAVTV2</dfn>   0x05018  /* Management VLAN TAG Value 2 */</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/E1000_MAVTV3" data-ref="_M/E1000_MAVTV3">E1000_MAVTV3</dfn>   0x0501c  /* Management VLAN TAG Value 3 */</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/E1000_MTA" data-ref="_M/E1000_MTA">E1000_MTA</dfn>      0x05200  /* Multicast Table Array - RW Array */</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/E1000_RA" data-ref="_M/E1000_RA">E1000_RA</dfn>       0x05400  /* Receive Address - RW Array */</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/E1000_RA_A" data-ref="_M/E1000_RA_A">E1000_RA_A</dfn>     0x00040  /* Alias to RA */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTA" data-ref="_M/E1000_VFTA">E1000_VFTA</dfn>     0x05600  /* VLAN Filter Table Array - RW Array */</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTA_A" data-ref="_M/E1000_VFTA_A">E1000_VFTA_A</dfn>   0x00600  /* Alias to VFTA */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC" data-ref="_M/E1000_WUC">E1000_WUC</dfn>      0x05800  /* Wakeup Control - RW */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC" data-ref="_M/E1000_WUFC">E1000_WUFC</dfn>     0x05808  /* Wakeup Filter Control - RW */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS" data-ref="_M/E1000_WUS">E1000_WUS</dfn>      0x05810  /* Wakeup Status - RO */</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC" data-ref="_M/E1000_MANC">E1000_MANC</dfn>     0x05820  /* Management Control - RW */</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/E1000_IPAV" data-ref="_M/E1000_IPAV">E1000_IPAV</dfn>     0x05838  /* IP Address Valid - RW */</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/E1000_IP4AT" data-ref="_M/E1000_IP4AT">E1000_IP4AT</dfn>    0x05840  /* IPv4 Address Table - RW Array */</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/E1000_IP6AT" data-ref="_M/E1000_IP6AT">E1000_IP6AT</dfn>    0x05880  /* IPv6 Address Table - RW Array */</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/E1000_WUPL" data-ref="_M/E1000_WUPL">E1000_WUPL</dfn>     0x05900  /* Wakeup Packet Length - RW */</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/E1000_WUPM" data-ref="_M/E1000_WUPM">E1000_WUPM</dfn>     0x05A00  /* Wakeup Packet Memory - RO A */</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/E1000_MFUTP01" data-ref="_M/E1000_MFUTP01">E1000_MFUTP01</dfn>  0x05828  /* Management Flex UDP/TCP Ports 0/1 - RW */</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/E1000_MFUTP23" data-ref="_M/E1000_MFUTP23">E1000_MFUTP23</dfn>  0x05830  /* Management Flex UDP/TCP Ports 2/3 - RW */</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/E1000_MFVAL" data-ref="_M/E1000_MFVAL">E1000_MFVAL</dfn>    0x05824  /* Manageability Filters Valid - RW */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/E1000_MDEF" data-ref="_M/E1000_MDEF">E1000_MDEF</dfn>     0x05890  /* Manageability Decision Filters - RW Array */</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/E1000_FFLT" data-ref="_M/E1000_FFLT">E1000_FFLT</dfn>     0x05F00  /* Flexible Filter Length Table - RW Array */</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/E1000_HOST_IF" data-ref="_M/E1000_HOST_IF">E1000_HOST_IF</dfn>  0x08800  /* Host Interface */</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/E1000_FFMT" data-ref="_M/E1000_FFMT">E1000_FFMT</dfn>     0x09000  /* Flexible Filter Mask Table - RW Array */</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/E1000_FTFT" data-ref="_M/E1000_FTFT">E1000_FTFT</dfn>     0x09400  /* Flexible TCO Filter Table - RW Array */</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/E1000_FFVT" data-ref="_M/E1000_FFVT">E1000_FFVT</dfn>     0x09800  /* Flexible Filter Value Table - RW Array */</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/E1000_KUMCTRLSTA" data-ref="_M/E1000_KUMCTRLSTA">E1000_KUMCTRLSTA</dfn> 0x00034 /* MAC-PHY interface - RW */</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/E1000_MDPHYA" data-ref="_M/E1000_MDPHYA">E1000_MDPHYA</dfn>     0x0003C /* PHY address - RW */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC2H" data-ref="_M/E1000_MANC2H">E1000_MANC2H</dfn>     0x05860 /* Management Control To Host - RW */</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/E1000_SW_FW_SYNC" data-ref="_M/E1000_SW_FW_SYNC">E1000_SW_FW_SYNC</dfn> 0x05B5C /* Software-Firmware Synchronization - RW */</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR" data-ref="_M/E1000_GCR">E1000_GCR</dfn>       0x05B00 /* PCI-Ex Control */</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/E1000_FUNCTAG" data-ref="_M/E1000_FUNCTAG">E1000_FUNCTAG</dfn>   0x05B08 /* Function-Tag Register */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCL_1" data-ref="_M/E1000_GSCL_1">E1000_GSCL_1</dfn>    0x05B10 /* PCI-Ex Statistic Control #1 */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCL_2" data-ref="_M/E1000_GSCL_2">E1000_GSCL_2</dfn>    0x05B14 /* PCI-Ex Statistic Control #2 */</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCL_3" data-ref="_M/E1000_GSCL_3">E1000_GSCL_3</dfn>    0x05B18 /* PCI-Ex Statistic Control #3 */</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCL_4" data-ref="_M/E1000_GSCL_4">E1000_GSCL_4</dfn>    0x05B1C /* PCI-Ex Statistic Control #4 */</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCN_0" data-ref="_M/E1000_GSCN_0">E1000_GSCN_0</dfn>    0x05B20 /* 3GIO Statistic Counter Register #0 */</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCN_1" data-ref="_M/E1000_GSCN_1">E1000_GSCN_1</dfn>    0x05B24 /* 3GIO Statistic Counter Register #1 */</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCN_2" data-ref="_M/E1000_GSCN_2">E1000_GSCN_2</dfn>    0x05B28 /* 3GIO Statistic Counter Register #2 */</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/E1000_GSCN_3" data-ref="_M/E1000_GSCN_3">E1000_GSCN_3</dfn>    0x05B2C /* 3GIO Statistic Counter Register #3 */</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS" data-ref="_M/E1000_FACTPS">E1000_FACTPS</dfn>    0x05B30 /* Function Active and Power State to MNG */</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM" data-ref="_M/E1000_SWSM">E1000_SWSM</dfn>      0x05B50 /* SW Semaphore */</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR2" data-ref="_M/E1000_GCR2">E1000_GCR2</dfn>      0x05B64 /* 3GIO Control Register 2 */</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM" data-ref="_M/E1000_FWSM">E1000_FWSM</dfn>      0x05B54 /* FW Semaphore */</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/E1000_PBACLR" data-ref="_M/E1000_PBACLR">E1000_PBACLR</dfn>    0x05B68 /* MSI-X PBA Clear */</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/E1000_FFLT_DBG" data-ref="_M/E1000_FFLT_DBG">E1000_FFLT_DBG</dfn>  0x05F04 /* Debug Register */</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/E1000_HICR" data-ref="_M/E1000_HICR">E1000_HICR</dfn>      0x08F00 /* Host Inteface Control */</u></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL" data-ref="_M/E1000_TSYNCRXCTL">E1000_TSYNCRXCTL</dfn> 0x0B620 /* Rx Time Sync Control register - RW */</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL" data-ref="_M/E1000_TSYNCTXCTL">E1000_TSYNCTXCTL</dfn> 0x0B614 /* Tx Time Sync Control register - RW */</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMINCA" data-ref="_M/E1000_TIMINCA">E1000_TIMINCA</dfn>    0x0B608 /* Increment attributes register - RW */</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/E1000_RXSTMPL" data-ref="_M/E1000_RXSTMPL">E1000_RXSTMPL</dfn>    0x0B624 /* Rx timestamp Low - RO */</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/E1000_RXSTMPH" data-ref="_M/E1000_RXSTMPH">E1000_RXSTMPH</dfn>    0x0B628 /* Rx timestamp High - RO */</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/E1000_TXSTMPL" data-ref="_M/E1000_TXSTMPL">E1000_TXSTMPL</dfn>    0x0B618 /* Tx timestamp value Low - RO */</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/E1000_TXSTMPH" data-ref="_M/E1000_TXSTMPH">E1000_TXSTMPH</dfn>    0x0B61C /* Tx timestamp value High - RO */</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/E1000_SYSTIML" data-ref="_M/E1000_SYSTIML">E1000_SYSTIML</dfn>    0x0B600 /* System time register Low - RO */</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/E1000_SYSTIMH" data-ref="_M/E1000_SYSTIMH">E1000_SYSTIMH</dfn>    0x0B604 /* System time register High - RO */</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMINCA" data-ref="_M/E1000_TIMINCA">E1000_TIMINCA</dfn>    0x0B608 /* Increment attributes register - RW */</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/E1000_RXMTRL" data-ref="_M/E1000_RXMTRL">E1000_RXMTRL</dfn>     0x0B634 /* Time sync Rx EtherType and Msg Type - RW */</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/E1000_RXUDP" data-ref="_M/E1000_RXUDP">E1000_RXUDP</dfn>      0x0B638 /* Time Sync Rx UDP Port - RW */</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/E1000_RXSATRL" data-ref="_M/E1000_RXSATRL">E1000_RXSATRL</dfn>    0x0B62C /* Rx timestamp attribute low - RO */</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/E1000_RXSATRH" data-ref="_M/E1000_RXSATRH">E1000_RXSATRH</dfn>    0x0B630 /* Rx timestamp attribute high - RO */</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMADJL" data-ref="_M/E1000_TIMADJL">E1000_TIMADJL</dfn>    0x0B60C /* Time Adjustment Offset register Low - RW */</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMADJH" data-ref="_M/E1000_TIMADJH">E1000_TIMADJH</dfn>    0x0B610 /* Time Adjustment Offset register High - RW */</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCFGL" data-ref="_M/E1000_RXCFGL">E1000_RXCFGL</dfn>     0x0B634 /* RX Ethertype and Message Type - RW*/</u></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><i>/* RSS registers */</i></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/E1000_CPUVEC" data-ref="_M/E1000_CPUVEC">E1000_CPUVEC</dfn>    0x02C10 /* CPU Vector Register - RW */</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC" data-ref="_M/E1000_MRQC">E1000_MRQC</dfn>      0x05818 /* Multiple Receive Control - RW */</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/E1000_RETA" data-ref="_M/E1000_RETA">E1000_RETA</dfn>      0x05C00 /* Redirection Table - RW Array */</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/E1000_RSSRK" data-ref="_M/E1000_RSSRK">E1000_RSSRK</dfn>     0x05C80 /* RSS Random Key - RW Array */</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/E1000_RSSIM" data-ref="_M/E1000_RSSIM">E1000_RSSIM</dfn>     0x05864 /* RSS Interrupt Mask */</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/E1000_RSSIR" data-ref="_M/E1000_RSSIR">E1000_RSSIR</dfn>     0x05868 /* RSS Interrupt Request */</u></td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_ENABLED" data-ref="_M/E1000_MRQC_ENABLED">E1000_MRQC_ENABLED</dfn>(mrqc) (((mrqc) &amp; (BIT(0) | BIT(1))) == BIT(0))</u></td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/E1000_RETA_IDX" data-ref="_M/E1000_RETA_IDX">E1000_RETA_IDX</dfn>(hash)        ((hash) &amp; (BIT(7) - 1))</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/E1000_RETA_VAL" data-ref="_M/E1000_RETA_VAL">E1000_RETA_VAL</dfn>(reta, hash)  (((uint8_t *)(reta))[E1000_RETA_IDX(hash)])</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/E1000_RSS_QUEUE" data-ref="_M/E1000_RSS_QUEUE">E1000_RSS_QUEUE</dfn>(reta, hash) ((E1000_RETA_VAL(reta, hash) &amp; BIT(7)) &gt;&gt; 7)</u></td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_EN_TCPIPV4" data-ref="_M/E1000_MRQC_EN_TCPIPV4">E1000_MRQC_EN_TCPIPV4</dfn>(mrqc) ((mrqc) &amp; BIT(16))</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_EN_IPV4" data-ref="_M/E1000_MRQC_EN_IPV4">E1000_MRQC_EN_IPV4</dfn>(mrqc)    ((mrqc) &amp; BIT(17))</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_EN_TCPIPV6" data-ref="_M/E1000_MRQC_EN_TCPIPV6">E1000_MRQC_EN_TCPIPV6</dfn>(mrqc) ((mrqc) &amp; BIT(18))</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_EN_IPV6EX" data-ref="_M/E1000_MRQC_EN_IPV6EX">E1000_MRQC_EN_IPV6EX</dfn>(mrqc)  ((mrqc) &amp; BIT(19))</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_EN_IPV6" data-ref="_M/E1000_MRQC_EN_IPV6">E1000_MRQC_EN_IPV6</dfn>(mrqc)    ((mrqc) &amp; BIT(20))</u></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQ_RSS_TYPE_NONE" data-ref="_M/E1000_MRQ_RSS_TYPE_NONE">E1000_MRQ_RSS_TYPE_NONE</dfn>     (0)</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQ_RSS_TYPE_IPV4TCP" data-ref="_M/E1000_MRQ_RSS_TYPE_IPV4TCP">E1000_MRQ_RSS_TYPE_IPV4TCP</dfn>  (1)</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQ_RSS_TYPE_IPV4" data-ref="_M/E1000_MRQ_RSS_TYPE_IPV4">E1000_MRQ_RSS_TYPE_IPV4</dfn>     (2)</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQ_RSS_TYPE_IPV6TCP" data-ref="_M/E1000_MRQ_RSS_TYPE_IPV6TCP">E1000_MRQ_RSS_TYPE_IPV6TCP</dfn>  (3)</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQ_RSS_TYPE_IPV6EX" data-ref="_M/E1000_MRQ_RSS_TYPE_IPV6EX">E1000_MRQ_RSS_TYPE_IPV6EX</dfn>   (4)</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQ_RSS_TYPE_IPV6" data-ref="_M/E1000_MRQ_RSS_TYPE_IPV6">E1000_MRQ_RSS_TYPE_IPV6</dfn>     (5)</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_ASSERTED" data-ref="_M/E1000_ICR_ASSERTED">E1000_ICR_ASSERTED</dfn> BIT(31)</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/E1000_EIAC_MASK" data-ref="_M/E1000_EIAC_MASK">E1000_EIAC_MASK</dfn>    0x01F00000</u></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><i>/* [TR]DBAL and [TR]DLEN masks */</i></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/E1000_XDBAL_MASK" data-ref="_M/E1000_XDBAL_MASK">E1000_XDBAL_MASK</dfn>            (~(BIT(4) - 1))</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/E1000_XDLEN_MASK" data-ref="_M/E1000_XDLEN_MASK">E1000_XDLEN_MASK</dfn>            ((BIT(20) - 1) &amp; (~(BIT(7) - 1)))</u></td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><i>/* IVAR register parsing helpers */</i></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_INT_ALLOC_VALID" data-ref="_M/E1000_IVAR_INT_ALLOC_VALID">E1000_IVAR_INT_ALLOC_VALID</dfn>  (0x8)</u></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_RXQ0_SHIFT" data-ref="_M/E1000_IVAR_RXQ0_SHIFT">E1000_IVAR_RXQ0_SHIFT</dfn>       (0)</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_RXQ1_SHIFT" data-ref="_M/E1000_IVAR_RXQ1_SHIFT">E1000_IVAR_RXQ1_SHIFT</dfn>       (4)</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_TXQ0_SHIFT" data-ref="_M/E1000_IVAR_TXQ0_SHIFT">E1000_IVAR_TXQ0_SHIFT</dfn>       (8)</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_TXQ1_SHIFT" data-ref="_M/E1000_IVAR_TXQ1_SHIFT">E1000_IVAR_TXQ1_SHIFT</dfn>       (12)</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_OTHER_SHIFT" data-ref="_M/E1000_IVAR_OTHER_SHIFT">E1000_IVAR_OTHER_SHIFT</dfn>      (16)</u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_ENTRY_MASK" data-ref="_M/E1000_IVAR_ENTRY_MASK">E1000_IVAR_ENTRY_MASK</dfn>       (0xF)</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_ENTRY_VALID_MASK" data-ref="_M/E1000_IVAR_ENTRY_VALID_MASK">E1000_IVAR_ENTRY_VALID_MASK</dfn> E1000_IVAR_INT_ALLOC_VALID</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_ENTRY_VEC_MASK" data-ref="_M/E1000_IVAR_ENTRY_VEC_MASK">E1000_IVAR_ENTRY_VEC_MASK</dfn>   (0x7)</u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_RXQ0" data-ref="_M/E1000_IVAR_RXQ0">E1000_IVAR_RXQ0</dfn>(x)          ((x) &gt;&gt; E1000_IVAR_RXQ0_SHIFT)</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_RXQ1" data-ref="_M/E1000_IVAR_RXQ1">E1000_IVAR_RXQ1</dfn>(x)          ((x) &gt;&gt; E1000_IVAR_RXQ1_SHIFT)</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_TXQ0" data-ref="_M/E1000_IVAR_TXQ0">E1000_IVAR_TXQ0</dfn>(x)          ((x) &gt;&gt; E1000_IVAR_TXQ0_SHIFT)</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_TXQ1" data-ref="_M/E1000_IVAR_TXQ1">E1000_IVAR_TXQ1</dfn>(x)          ((x) &gt;&gt; E1000_IVAR_TXQ1_SHIFT)</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_OTHER" data-ref="_M/E1000_IVAR_OTHER">E1000_IVAR_OTHER</dfn>(x)         ((x) &gt;&gt; E1000_IVAR_OTHER_SHIFT)</u></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_ENTRY_VALID" data-ref="_M/E1000_IVAR_ENTRY_VALID">E1000_IVAR_ENTRY_VALID</dfn>(x)   ((x) &amp; E1000_IVAR_ENTRY_VALID_MASK)</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_ENTRY_VEC" data-ref="_M/E1000_IVAR_ENTRY_VEC">E1000_IVAR_ENTRY_VEC</dfn>(x)     ((x) &amp; E1000_IVAR_ENTRY_VEC_MASK)</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_TX_INT_EVERY_WB" data-ref="_M/E1000_IVAR_TX_INT_EVERY_WB">E1000_IVAR_TX_INT_EVERY_WB</dfn>  BIT(31)</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><i>/* RFCTL register bits */</i></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_ISCSI_DIS" data-ref="_M/E1000_RFCTL_ISCSI_DIS">E1000_RFCTL_ISCSI_DIS</dfn>           0x00000001</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_NFSW_DIS" data-ref="_M/E1000_RFCTL_NFSW_DIS">E1000_RFCTL_NFSW_DIS</dfn>            0x00000040</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_NFSR_DIS" data-ref="_M/E1000_RFCTL_NFSR_DIS">E1000_RFCTL_NFSR_DIS</dfn>            0x00000080</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_IPV6_DIS" data-ref="_M/E1000_RFCTL_IPV6_DIS">E1000_RFCTL_IPV6_DIS</dfn>            0x00000400</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_IPV6_XSUM_DIS" data-ref="_M/E1000_RFCTL_IPV6_XSUM_DIS">E1000_RFCTL_IPV6_XSUM_DIS</dfn>       0x00000800</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_ACK_DIS" data-ref="_M/E1000_RFCTL_ACK_DIS">E1000_RFCTL_ACK_DIS</dfn>             0x00001000</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_ACK_DATA_DIS" data-ref="_M/E1000_RFCTL_ACK_DATA_DIS">E1000_RFCTL_ACK_DATA_DIS</dfn>        0x00002000</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_IPFRSP_DIS" data-ref="_M/E1000_RFCTL_IPFRSP_DIS">E1000_RFCTL_IPFRSP_DIS</dfn>          0x00004000</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_EXTEN" data-ref="_M/E1000_RFCTL_EXTEN">E1000_RFCTL_EXTEN</dfn>               0x00008000</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_IPV6_EX_DIS" data-ref="_M/E1000_RFCTL_IPV6_EX_DIS">E1000_RFCTL_IPV6_EX_DIS</dfn>         0x00010000</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_NEW_IPV6_EXT_DIS" data-ref="_M/E1000_RFCTL_NEW_IPV6_EXT_DIS">E1000_RFCTL_NEW_IPV6_EXT_DIS</dfn>    0x00020000</u></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><i>/* PSRCTL parsing */</i></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE0_MASK" data-ref="_M/E1000_PSRCTL_BSIZE0_MASK">E1000_PSRCTL_BSIZE0_MASK</dfn>   0x0000007F</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE1_MASK" data-ref="_M/E1000_PSRCTL_BSIZE1_MASK">E1000_PSRCTL_BSIZE1_MASK</dfn>   0x00003F00</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE2_MASK" data-ref="_M/E1000_PSRCTL_BSIZE2_MASK">E1000_PSRCTL_BSIZE2_MASK</dfn>   0x003F0000</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE3_MASK" data-ref="_M/E1000_PSRCTL_BSIZE3_MASK">E1000_PSRCTL_BSIZE3_MASK</dfn>   0x3F000000</u></td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE0_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE0_SHIFT">E1000_PSRCTL_BSIZE0_SHIFT</dfn>  0</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE1_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE1_SHIFT">E1000_PSRCTL_BSIZE1_SHIFT</dfn>  8</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE2_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE2_SHIFT">E1000_PSRCTL_BSIZE2_SHIFT</dfn>  16</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE3_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE3_SHIFT">E1000_PSRCTL_BSIZE3_SHIFT</dfn>  24</u></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BUFFS_PER_DESC" data-ref="_M/E1000_PSRCTL_BUFFS_PER_DESC">E1000_PSRCTL_BUFFS_PER_DESC</dfn> 4</u></td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><i>/* TARC* parsing */</i></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/E1000_TARC_ENABLE" data-ref="_M/E1000_TARC_ENABLE">E1000_TARC_ENABLE</dfn> BIT(10)</u></td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><i>/* PHY 1000 MII Register/Bit Definitions */</i></td></tr>
<tr><th id="477">477</th><td><i>/* PHY Registers defined by IEEE */</i></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/PHY_CTRL" data-ref="_M/PHY_CTRL">PHY_CTRL</dfn>         0x00 /* Control Register */</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/PHY_STATUS" data-ref="_M/PHY_STATUS">PHY_STATUS</dfn>       0x01 /* Status Regiser */</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/PHY_ID1" data-ref="_M/PHY_ID1">PHY_ID1</dfn>          0x02 /* Phy Id Reg (word 1) */</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/PHY_ID2" data-ref="_M/PHY_ID2">PHY_ID2</dfn>          0x03 /* Phy Id Reg (word 2) */</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/PHY_AUTONEG_ADV" data-ref="_M/PHY_AUTONEG_ADV">PHY_AUTONEG_ADV</dfn>  0x04 /* Autoneg Advertisement */</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/PHY_LP_ABILITY" data-ref="_M/PHY_LP_ABILITY">PHY_LP_ABILITY</dfn>   0x05 /* Link Partner Ability (Base Page) */</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/PHY_AUTONEG_EXP" data-ref="_M/PHY_AUTONEG_EXP">PHY_AUTONEG_EXP</dfn>  0x06 /* Autoneg Expansion Reg */</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/PHY_NEXT_PAGE_TX" data-ref="_M/PHY_NEXT_PAGE_TX">PHY_NEXT_PAGE_TX</dfn> 0x07 /* Next Page TX */</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/PHY_LP_NEXT_PAGE" data-ref="_M/PHY_LP_NEXT_PAGE">PHY_LP_NEXT_PAGE</dfn> 0x08 /* Link Partner Next Page */</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/PHY_1000T_CTRL" data-ref="_M/PHY_1000T_CTRL">PHY_1000T_CTRL</dfn>   0x09 /* 1000Base-T Control Reg */</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/PHY_1000T_STATUS" data-ref="_M/PHY_1000T_STATUS">PHY_1000T_STATUS</dfn> 0x0A /* 1000Base-T Status Reg */</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/PHY_EXT_STATUS" data-ref="_M/PHY_EXT_STATUS">PHY_EXT_STATUS</dfn>   0x0F /* Extended Status Reg */</u></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><i>/* 82574-specific registers */</i></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/PHY_COPPER_CTRL1" data-ref="_M/PHY_COPPER_CTRL1">PHY_COPPER_CTRL1</dfn>      0x10 /* Copper Specific Control Register 1 */</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/PHY_COPPER_STAT1" data-ref="_M/PHY_COPPER_STAT1">PHY_COPPER_STAT1</dfn>      0x11 /* Copper Specific Status Register 1 */</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/PHY_COPPER_INT_ENABLE" data-ref="_M/PHY_COPPER_INT_ENABLE">PHY_COPPER_INT_ENABLE</dfn> 0x12  /* Interrupt Enable Register */</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/PHY_COPPER_STAT2" data-ref="_M/PHY_COPPER_STAT2">PHY_COPPER_STAT2</dfn>      0x13 /* Copper Specific Status Register 2 */</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/PHY_COPPER_CTRL3" data-ref="_M/PHY_COPPER_CTRL3">PHY_COPPER_CTRL3</dfn>      0x14 /* Copper Specific Control Register 3 */</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/PHY_COPPER_CTRL2" data-ref="_M/PHY_COPPER_CTRL2">PHY_COPPER_CTRL2</dfn>      0x1A /* Copper Specific Control Register 2 */</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/PHY_RX_ERR_CNTR" data-ref="_M/PHY_RX_ERR_CNTR">PHY_RX_ERR_CNTR</dfn>       0x15  /* Receive Error Counter */</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/PHY_PAGE" data-ref="_M/PHY_PAGE">PHY_PAGE</dfn>              0x16 /* Page Address (Any page) */</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/PHY_OEM_BITS" data-ref="_M/PHY_OEM_BITS">PHY_OEM_BITS</dfn>          0x19 /* OEM Bits (Page 0) */</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/PHY_BIAS_1" data-ref="_M/PHY_BIAS_1">PHY_BIAS_1</dfn>            0x1d /* Bias Setting Register */</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/PHY_BIAS_2" data-ref="_M/PHY_BIAS_2">PHY_BIAS_2</dfn>            0x1e /* Bias Setting Register */</u></td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td><i>/* 82574-specific registers - page 2 */</i></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/PHY_MAC_CTRL1" data-ref="_M/PHY_MAC_CTRL1">PHY_MAC_CTRL1</dfn>         0x10 /* MAC Specific Control Register 1 */</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/PHY_MAC_INT_ENABLE" data-ref="_M/PHY_MAC_INT_ENABLE">PHY_MAC_INT_ENABLE</dfn>    0x12 /* MAC Interrupt Enable Register */</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/PHY_MAC_STAT" data-ref="_M/PHY_MAC_STAT">PHY_MAC_STAT</dfn>          0x13 /* MAC Specific Status Register */</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/PHY_MAC_CTRL2" data-ref="_M/PHY_MAC_CTRL2">PHY_MAC_CTRL2</dfn>         0x15 /* MAC Specific Control Register 2 */</u></td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td><i>/* 82574-specific registers - page 3 */</i></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/PHY_LED_03_FUNC_CTRL1" data-ref="_M/PHY_LED_03_FUNC_CTRL1">PHY_LED_03_FUNC_CTRL1</dfn> 0x10 /* LED[3:0] Function Control */</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/PHY_LED_03_POL_CTRL" data-ref="_M/PHY_LED_03_POL_CTRL">PHY_LED_03_POL_CTRL</dfn>   0x11 /* LED[3:0] Polarity Control */</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/PHY_LED_TIMER_CTRL" data-ref="_M/PHY_LED_TIMER_CTRL">PHY_LED_TIMER_CTRL</dfn>    0x12 /* LED Timer Control */</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/PHY_LED_45_CTRL" data-ref="_M/PHY_LED_45_CTRL">PHY_LED_45_CTRL</dfn>       0x13 /* LED[5:4] Function Control and Polarity */</u></td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><i>/* 82574-specific registers - page 5 */</i></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/PHY_1000T_SKEW" data-ref="_M/PHY_1000T_SKEW">PHY_1000T_SKEW</dfn>        0x14 /* 1000 BASE - T Pair Skew Register */</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/PHY_1000T_SWAP" data-ref="_M/PHY_1000T_SWAP">PHY_1000T_SWAP</dfn>        0x15 /* 1000 BASE - T Pair Swap and Polarity */</u></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><i>/* 82574-specific registers - page 6 */</i></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/PHY_CRC_COUNTERS" data-ref="_M/PHY_CRC_COUNTERS">PHY_CRC_COUNTERS</dfn>      0x11 /* CRC Counters */</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/PHY_PAGE_RW_MASK" data-ref="_M/PHY_PAGE_RW_MASK">PHY_PAGE_RW_MASK</dfn> 0x7F /* R/W part of page address register */</u></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/MAX_PHY_REG_ADDRESS" data-ref="_M/MAX_PHY_REG_ADDRESS">MAX_PHY_REG_ADDRESS</dfn>        0x1F  /* 5 bit address bus (0-0x1F) */</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/MAX_PHY_MULTI_PAGE_REG" data-ref="_M/MAX_PHY_MULTI_PAGE_REG">MAX_PHY_MULTI_PAGE_REG</dfn>     0xF   /* Registers equal on all pages */</u></td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><i>/* M88E1000 Specific Registers */</i></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_SPEC_CTRL" data-ref="_M/M88E1000_PHY_SPEC_CTRL">M88E1000_PHY_SPEC_CTRL</dfn>     0x10  /* PHY Specific Control Register */</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_SPEC_STATUS" data-ref="_M/M88E1000_PHY_SPEC_STATUS">M88E1000_PHY_SPEC_STATUS</dfn>   0x11  /* PHY Specific Status Register */</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/M88E1000_INT_ENABLE" data-ref="_M/M88E1000_INT_ENABLE">M88E1000_INT_ENABLE</dfn>        0x12  /* Interrupt Enable Register */</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/M88E1000_INT_STATUS" data-ref="_M/M88E1000_INT_STATUS">M88E1000_INT_STATUS</dfn>        0x13  /* Interrupt Status Register */</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EXT_PHY_SPEC_CTRL" data-ref="_M/M88E1000_EXT_PHY_SPEC_CTRL">M88E1000_EXT_PHY_SPEC_CTRL</dfn> 0x14  /* Extended PHY Specific Control */</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/M88E1000_RX_ERR_CNTR" data-ref="_M/M88E1000_RX_ERR_CNTR">M88E1000_RX_ERR_CNTR</dfn>       0x15  /* Receive Error Counter */</u></td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_EXT_CTRL" data-ref="_M/M88E1000_PHY_EXT_CTRL">M88E1000_PHY_EXT_CTRL</dfn>      0x1A  /* PHY extend control register */</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_PAGE_SELECT" data-ref="_M/M88E1000_PHY_PAGE_SELECT">M88E1000_PHY_PAGE_SELECT</dfn>   0x1D  /* Reg 29 for page number setting */</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_GEN_CONTROL" data-ref="_M/M88E1000_PHY_GEN_CONTROL">M88E1000_PHY_GEN_CONTROL</dfn>   0x1E  /* Its meaning depends on reg 29 */</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_VCO_REG_BIT8" data-ref="_M/M88E1000_PHY_VCO_REG_BIT8">M88E1000_PHY_VCO_REG_BIT8</dfn>  0x100 /* Bits 8 &amp; 11 are adjusted for */</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_VCO_REG_BIT11" data-ref="_M/M88E1000_PHY_VCO_REG_BIT11">M88E1000_PHY_VCO_REG_BIT11</dfn> 0x800    /* improved BER performance */</u></td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><i>/* PHY Control Register */</i></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_SELECT_MSB" data-ref="_M/MII_CR_SPEED_SELECT_MSB">MII_CR_SPEED_SELECT_MSB</dfn> 0x0040 /* bits 6,13: 10=1000, 01=100, 00=10 */</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/MII_CR_COLL_TEST_ENABLE" data-ref="_M/MII_CR_COLL_TEST_ENABLE">MII_CR_COLL_TEST_ENABLE</dfn> 0x0080 /* Collision test enable */</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/MII_CR_FULL_DUPLEX" data-ref="_M/MII_CR_FULL_DUPLEX">MII_CR_FULL_DUPLEX</dfn>      0x0100 /* FDX =1, half duplex =0 */</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/MII_CR_RESTART_AUTO_NEG" data-ref="_M/MII_CR_RESTART_AUTO_NEG">MII_CR_RESTART_AUTO_NEG</dfn> 0x0200 /* Restart auto negotiation */</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/MII_CR_ISOLATE" data-ref="_M/MII_CR_ISOLATE">MII_CR_ISOLATE</dfn>          0x0400 /* Isolate PHY from MII */</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/MII_CR_POWER_DOWN" data-ref="_M/MII_CR_POWER_DOWN">MII_CR_POWER_DOWN</dfn>       0x0800 /* Power down */</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/MII_CR_AUTO_NEG_EN" data-ref="_M/MII_CR_AUTO_NEG_EN">MII_CR_AUTO_NEG_EN</dfn>      0x1000 /* Auto Neg Enable */</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_SELECT_LSB" data-ref="_M/MII_CR_SPEED_SELECT_LSB">MII_CR_SPEED_SELECT_LSB</dfn> 0x2000 /* bits 6,13: 10=1000, 01=100, 00=10 */</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/MII_CR_LOOPBACK" data-ref="_M/MII_CR_LOOPBACK">MII_CR_LOOPBACK</dfn>         0x4000 /* 0 = normal, 1 = loopback */</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/MII_CR_RESET" data-ref="_M/MII_CR_RESET">MII_CR_RESET</dfn>            0x8000 /* 0 = normal, 1 = PHY reset */</u></td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><i>/* PHY Status Register */</i></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/MII_SR_EXTENDED_CAPS" data-ref="_M/MII_SR_EXTENDED_CAPS">MII_SR_EXTENDED_CAPS</dfn>     0x0001	/* Extended register capabilities */</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/MII_SR_JABBER_DETECT" data-ref="_M/MII_SR_JABBER_DETECT">MII_SR_JABBER_DETECT</dfn>     0x0002	/* Jabber Detected */</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/MII_SR_LINK_STATUS" data-ref="_M/MII_SR_LINK_STATUS">MII_SR_LINK_STATUS</dfn>       0x0004	/* Link Status 1 = link */</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/MII_SR_AUTONEG_CAPS" data-ref="_M/MII_SR_AUTONEG_CAPS">MII_SR_AUTONEG_CAPS</dfn>      0x0008	/* Auto Neg Capable */</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/MII_SR_REMOTE_FAULT" data-ref="_M/MII_SR_REMOTE_FAULT">MII_SR_REMOTE_FAULT</dfn>      0x0010	/* Remote Fault Detect */</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/MII_SR_AUTONEG_COMPLETE" data-ref="_M/MII_SR_AUTONEG_COMPLETE">MII_SR_AUTONEG_COMPLETE</dfn>  0x0020	/* Auto Neg Complete */</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/MII_SR_PREAMBLE_SUPPRESS" data-ref="_M/MII_SR_PREAMBLE_SUPPRESS">MII_SR_PREAMBLE_SUPPRESS</dfn> 0x0040	/* Preamble may be suppressed */</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/MII_SR_EXTENDED_STATUS" data-ref="_M/MII_SR_EXTENDED_STATUS">MII_SR_EXTENDED_STATUS</dfn>   0x0100	/* Ext. status info in Reg 0x0F */</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100T2_HD_CAPS" data-ref="_M/MII_SR_100T2_HD_CAPS">MII_SR_100T2_HD_CAPS</dfn>     0x0200	/* 100T2 Half Duplex Capable */</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100T2_FD_CAPS" data-ref="_M/MII_SR_100T2_FD_CAPS">MII_SR_100T2_FD_CAPS</dfn>     0x0400	/* 100T2 Full Duplex Capable */</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/MII_SR_10T_HD_CAPS" data-ref="_M/MII_SR_10T_HD_CAPS">MII_SR_10T_HD_CAPS</dfn>       0x0800	/* 10T   Half Duplex Capable */</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/MII_SR_10T_FD_CAPS" data-ref="_M/MII_SR_10T_FD_CAPS">MII_SR_10T_FD_CAPS</dfn>       0x1000	/* 10T   Full Duplex Capable */</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100X_HD_CAPS" data-ref="_M/MII_SR_100X_HD_CAPS">MII_SR_100X_HD_CAPS</dfn>      0x2000	/* 100X  Half Duplex Capable */</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100X_FD_CAPS" data-ref="_M/MII_SR_100X_FD_CAPS">MII_SR_100X_FD_CAPS</dfn>      0x4000	/* 100X  Full Duplex Capable */</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100T4_CAPS" data-ref="_M/MII_SR_100T4_CAPS">MII_SR_100T4_CAPS</dfn>        0x8000	/* 100T4 Capable */</u></td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><i>/* PHY Link Partner Ability Register */</i></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/MII_LPAR_LPACK" data-ref="_M/MII_LPAR_LPACK">MII_LPAR_LPACK</dfn>           0x4000 /* Acked by link partner */</u></td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><i>/* Interrupt Cause Read */</i></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXDW" data-ref="_M/E1000_ICR_TXDW">E1000_ICR_TXDW</dfn>          0x00000001 /* Transmit desc written back */</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXQE" data-ref="_M/E1000_ICR_TXQE">E1000_ICR_TXQE</dfn>          0x00000002 /* Transmit Queue empty */</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_LSC" data-ref="_M/E1000_ICR_LSC">E1000_ICR_LSC</dfn>           0x00000004 /* Link Status Change */</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXSEQ" data-ref="_M/E1000_ICR_RXSEQ">E1000_ICR_RXSEQ</dfn>         0x00000008 /* rx sequence error */</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXDMT0" data-ref="_M/E1000_ICR_RXDMT0">E1000_ICR_RXDMT0</dfn>        0x00000010 /* rx desc min. threshold (0) */</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXO" data-ref="_M/E1000_ICR_RXO">E1000_ICR_RXO</dfn>           0x00000040 /* rx overrun */</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXT0" data-ref="_M/E1000_ICR_RXT0">E1000_ICR_RXT0</dfn>          0x00000080 /* rx timer intr (ring 0) */</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_MDAC" data-ref="_M/E1000_ICR_MDAC">E1000_ICR_MDAC</dfn>          0x00000200 /* MDIO access complete */</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXCFG" data-ref="_M/E1000_ICR_RXCFG">E1000_ICR_RXCFG</dfn>         0x00000400 /* RX /c/ ordered set */</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_GPI_EN0" data-ref="_M/E1000_ICR_GPI_EN0">E1000_ICR_GPI_EN0</dfn>       0x00000800 /* GP Int 0 */</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_GPI_EN1" data-ref="_M/E1000_ICR_GPI_EN1">E1000_ICR_GPI_EN1</dfn>       0x00001000 /* GP Int 1 */</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_GPI_EN2" data-ref="_M/E1000_ICR_GPI_EN2">E1000_ICR_GPI_EN2</dfn>       0x00002000 /* GP Int 2 */</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_GPI_EN3" data-ref="_M/E1000_ICR_GPI_EN3">E1000_ICR_GPI_EN3</dfn>       0x00004000 /* GP Int 3 */</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXD_LOW" data-ref="_M/E1000_ICR_TXD_LOW">E1000_ICR_TXD_LOW</dfn>       0x00008000</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_SRPD" data-ref="_M/E1000_ICR_SRPD">E1000_ICR_SRPD</dfn>          0x00010000</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_ACK" data-ref="_M/E1000_ICR_ACK">E1000_ICR_ACK</dfn>           0x00020000 /* Receive Ack frame */</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_MNG" data-ref="_M/E1000_ICR_MNG">E1000_ICR_MNG</dfn>           0x00040000 /* Manageability event */</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_DOCK" data-ref="_M/E1000_ICR_DOCK">E1000_ICR_DOCK</dfn>          0x00080000 /* Dock/Undock */</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_INT_ASSERTED" data-ref="_M/E1000_ICR_INT_ASSERTED">E1000_ICR_INT_ASSERTED</dfn>  0x80000000 /* If this bit asserted, the driver should claim the interrupt */</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXD_FIFO_PAR0" data-ref="_M/E1000_ICR_RXD_FIFO_PAR0">E1000_ICR_RXD_FIFO_PAR0</dfn> 0x00100000 /* queue 0 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXD_FIFO_PAR0" data-ref="_M/E1000_ICR_TXD_FIFO_PAR0">E1000_ICR_TXD_FIFO_PAR0</dfn> 0x00200000 /* queue 0 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_HOST_ARB_PAR" data-ref="_M/E1000_ICR_HOST_ARB_PAR">E1000_ICR_HOST_ARB_PAR</dfn>  0x00400000 /* host arb read buffer parity error */</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_PB_PAR" data-ref="_M/E1000_ICR_PB_PAR">E1000_ICR_PB_PAR</dfn>        0x00800000 /* packet buffer parity error */</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXD_FIFO_PAR1" data-ref="_M/E1000_ICR_RXD_FIFO_PAR1">E1000_ICR_RXD_FIFO_PAR1</dfn> 0x01000000 /* queue 1 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXD_FIFO_PAR1" data-ref="_M/E1000_ICR_TXD_FIFO_PAR1">E1000_ICR_TXD_FIFO_PAR1</dfn> 0x02000000 /* queue 1 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_ALL_PARITY" data-ref="_M/E1000_ICR_ALL_PARITY">E1000_ICR_ALL_PARITY</dfn>    0x03F00000 /* all parity error bits */</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_DSW" data-ref="_M/E1000_ICR_DSW">E1000_ICR_DSW</dfn>           0x00000020 /* FW changed the status of DISSW bit in the FWSM */</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_PHYINT" data-ref="_M/E1000_ICR_PHYINT">E1000_ICR_PHYINT</dfn>        0x00001000 /* LAN connected device generates an interrupt */</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_EPRST" data-ref="_M/E1000_ICR_EPRST">E1000_ICR_EPRST</dfn>         0x00100000 /* ME handware reset occurs */</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXQ0" data-ref="_M/E1000_ICR_RXQ0">E1000_ICR_RXQ0</dfn>          0x00100000 /* Rx Queue 0 Interrupt */</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXQ1" data-ref="_M/E1000_ICR_RXQ1">E1000_ICR_RXQ1</dfn>          0x00200000 /* Rx Queue 1 Interrupt */</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXQ0" data-ref="_M/E1000_ICR_TXQ0">E1000_ICR_TXQ0</dfn>          0x00400000 /* Tx Queue 0 Interrupt */</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXQ1" data-ref="_M/E1000_ICR_TXQ1">E1000_ICR_TXQ1</dfn>          0x00800000 /* Tx Queue 1 Interrupt */</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_OTHER" data-ref="_M/E1000_ICR_OTHER">E1000_ICR_OTHER</dfn>         0x01000000 /* Other Interrupts */</u></td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_OTHER_CAUSES" data-ref="_M/E1000_ICR_OTHER_CAUSES">E1000_ICR_OTHER_CAUSES</dfn> (E1000_ICR_LSC  | \</u></td></tr>
<tr><th id="611">611</th><td><u>                                E1000_ICR_RXO  | \</u></td></tr>
<tr><th id="612">612</th><td><u>                                E1000_ICR_MDAC | \</u></td></tr>
<tr><th id="613">613</th><td><u>                                E1000_ICR_SRPD | \</u></td></tr>
<tr><th id="614">614</th><td><u>                                E1000_ICR_ACK  | \</u></td></tr>
<tr><th id="615">615</th><td><u>                                E1000_ICR_MNG)</u></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><i>/* Interrupt Cause Set */</i></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_TXDW" data-ref="_M/E1000_ICS_TXDW">E1000_ICS_TXDW</dfn>      E1000_ICR_TXDW      /* Transmit desc written back */</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_TXQE" data-ref="_M/E1000_ICS_TXQE">E1000_ICS_TXQE</dfn>      E1000_ICR_TXQE      /* Transmit Queue empty */</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_LSC" data-ref="_M/E1000_ICS_LSC">E1000_ICS_LSC</dfn>       E1000_ICR_LSC       /* Link Status Change */</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXSEQ" data-ref="_M/E1000_ICS_RXSEQ">E1000_ICS_RXSEQ</dfn>     E1000_ICR_RXSEQ     /* rx sequence error */</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXDMT0" data-ref="_M/E1000_ICS_RXDMT0">E1000_ICS_RXDMT0</dfn>    E1000_ICR_RXDMT0    /* rx desc min. threshold */</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXO" data-ref="_M/E1000_ICS_RXO">E1000_ICS_RXO</dfn>       E1000_ICR_RXO       /* rx overrun */</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXT0" data-ref="_M/E1000_ICS_RXT0">E1000_ICS_RXT0</dfn>      E1000_ICR_RXT0      /* rx timer intr */</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_MDAC" data-ref="_M/E1000_ICS_MDAC">E1000_ICS_MDAC</dfn>      E1000_ICR_MDAC      /* MDIO access complete */</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXCFG" data-ref="_M/E1000_ICS_RXCFG">E1000_ICS_RXCFG</dfn>     E1000_ICR_RXCFG     /* RX /c/ ordered set */</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_GPI_EN0" data-ref="_M/E1000_ICS_GPI_EN0">E1000_ICS_GPI_EN0</dfn>   E1000_ICR_GPI_EN0   /* GP Int 0 */</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_GPI_EN1" data-ref="_M/E1000_ICS_GPI_EN1">E1000_ICS_GPI_EN1</dfn>   E1000_ICR_GPI_EN1   /* GP Int 1 */</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_GPI_EN2" data-ref="_M/E1000_ICS_GPI_EN2">E1000_ICS_GPI_EN2</dfn>   E1000_ICR_GPI_EN2   /* GP Int 2 */</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_GPI_EN3" data-ref="_M/E1000_ICS_GPI_EN3">E1000_ICS_GPI_EN3</dfn>   E1000_ICR_GPI_EN3   /* GP Int 3 */</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_TXD_LOW" data-ref="_M/E1000_ICS_TXD_LOW">E1000_ICS_TXD_LOW</dfn>   E1000_ICR_TXD_LOW</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_SRPD" data-ref="_M/E1000_ICS_SRPD">E1000_ICS_SRPD</dfn>      E1000_ICR_SRPD</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_ACK" data-ref="_M/E1000_ICS_ACK">E1000_ICS_ACK</dfn>       E1000_ICR_ACK       /* Receive Ack frame */</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_MNG" data-ref="_M/E1000_ICS_MNG">E1000_ICS_MNG</dfn>       E1000_ICR_MNG       /* Manageability event */</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_DOCK" data-ref="_M/E1000_ICS_DOCK">E1000_ICS_DOCK</dfn>      E1000_ICR_DOCK      /* Dock/Undock */</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXD_FIFO_PAR0" data-ref="_M/E1000_ICS_RXD_FIFO_PAR0">E1000_ICS_RXD_FIFO_PAR0</dfn> E1000_ICR_RXD_FIFO_PAR0 /* queue 0 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_TXD_FIFO_PAR0" data-ref="_M/E1000_ICS_TXD_FIFO_PAR0">E1000_ICS_TXD_FIFO_PAR0</dfn> E1000_ICR_TXD_FIFO_PAR0 /* queue 0 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_HOST_ARB_PAR" data-ref="_M/E1000_ICS_HOST_ARB_PAR">E1000_ICS_HOST_ARB_PAR</dfn>  E1000_ICR_HOST_ARB_PAR  /* host arb read buffer parity error */</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_PB_PAR" data-ref="_M/E1000_ICS_PB_PAR">E1000_ICS_PB_PAR</dfn>        E1000_ICR_PB_PAR        /* packet buffer parity error */</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXD_FIFO_PAR1" data-ref="_M/E1000_ICS_RXD_FIFO_PAR1">E1000_ICS_RXD_FIFO_PAR1</dfn> E1000_ICR_RXD_FIFO_PAR1 /* queue 1 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_TXD_FIFO_PAR1" data-ref="_M/E1000_ICS_TXD_FIFO_PAR1">E1000_ICS_TXD_FIFO_PAR1</dfn> E1000_ICR_TXD_FIFO_PAR1 /* queue 1 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_DSW" data-ref="_M/E1000_ICS_DSW">E1000_ICS_DSW</dfn>       E1000_ICR_DSW</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_PHYINT" data-ref="_M/E1000_ICS_PHYINT">E1000_ICS_PHYINT</dfn>    E1000_ICR_PHYINT</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_EPRST" data-ref="_M/E1000_ICS_EPRST">E1000_ICS_EPRST</dfn>     E1000_ICR_EPRST</u></td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td><i>/* Interrupt Mask Set */</i></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXDW" data-ref="_M/E1000_IMS_TXDW">E1000_IMS_TXDW</dfn>      E1000_ICR_TXDW      /* Transmit desc written back */</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXQE" data-ref="_M/E1000_IMS_TXQE">E1000_IMS_TXQE</dfn>      E1000_ICR_TXQE      /* Transmit Queue empty */</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_LSC" data-ref="_M/E1000_IMS_LSC">E1000_IMS_LSC</dfn>       E1000_ICR_LSC       /* Link Status Change */</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXSEQ" data-ref="_M/E1000_IMS_RXSEQ">E1000_IMS_RXSEQ</dfn>     E1000_ICR_RXSEQ     /* rx sequence error */</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXDMT0" data-ref="_M/E1000_IMS_RXDMT0">E1000_IMS_RXDMT0</dfn>    E1000_ICR_RXDMT0    /* rx desc min. threshold */</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXO" data-ref="_M/E1000_IMS_RXO">E1000_IMS_RXO</dfn>       E1000_ICR_RXO       /* rx overrun */</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXT0" data-ref="_M/E1000_IMS_RXT0">E1000_IMS_RXT0</dfn>      E1000_ICR_RXT0      /* rx timer intr */</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_MDAC" data-ref="_M/E1000_IMS_MDAC">E1000_IMS_MDAC</dfn>      E1000_ICR_MDAC      /* MDIO access complete */</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXCFG" data-ref="_M/E1000_IMS_RXCFG">E1000_IMS_RXCFG</dfn>     E1000_ICR_RXCFG     /* RX /c/ ordered set */</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_GPI_EN0" data-ref="_M/E1000_IMS_GPI_EN0">E1000_IMS_GPI_EN0</dfn>   E1000_ICR_GPI_EN0   /* GP Int 0 */</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_GPI_EN1" data-ref="_M/E1000_IMS_GPI_EN1">E1000_IMS_GPI_EN1</dfn>   E1000_ICR_GPI_EN1   /* GP Int 1 */</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_GPI_EN2" data-ref="_M/E1000_IMS_GPI_EN2">E1000_IMS_GPI_EN2</dfn>   E1000_ICR_GPI_EN2   /* GP Int 2 */</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_GPI_EN3" data-ref="_M/E1000_IMS_GPI_EN3">E1000_IMS_GPI_EN3</dfn>   E1000_ICR_GPI_EN3   /* GP Int 3 */</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXD_LOW" data-ref="_M/E1000_IMS_TXD_LOW">E1000_IMS_TXD_LOW</dfn>   E1000_ICR_TXD_LOW</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_SRPD" data-ref="_M/E1000_IMS_SRPD">E1000_IMS_SRPD</dfn>      E1000_ICR_SRPD</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_ACK" data-ref="_M/E1000_IMS_ACK">E1000_IMS_ACK</dfn>       E1000_ICR_ACK       /* Receive Ack frame */</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_MNG" data-ref="_M/E1000_IMS_MNG">E1000_IMS_MNG</dfn>       E1000_ICR_MNG       /* Manageability event */</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXQ0" data-ref="_M/E1000_IMS_RXQ0">E1000_IMS_RXQ0</dfn>      E1000_ICR_RXQ0</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXQ1" data-ref="_M/E1000_IMS_RXQ1">E1000_IMS_RXQ1</dfn>      E1000_ICR_RXQ1</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXQ0" data-ref="_M/E1000_IMS_TXQ0">E1000_IMS_TXQ0</dfn>      E1000_ICR_TXQ0</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXQ1" data-ref="_M/E1000_IMS_TXQ1">E1000_IMS_TXQ1</dfn>      E1000_ICR_TXQ1</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_OTHER" data-ref="_M/E1000_IMS_OTHER">E1000_IMS_OTHER</dfn>     E1000_ICR_OTHER</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_DOCK" data-ref="_M/E1000_IMS_DOCK">E1000_IMS_DOCK</dfn>      E1000_ICR_DOCK      /* Dock/Undock */</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXD_FIFO_PAR0" data-ref="_M/E1000_IMS_RXD_FIFO_PAR0">E1000_IMS_RXD_FIFO_PAR0</dfn> E1000_ICR_RXD_FIFO_PAR0 /* queue 0 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXD_FIFO_PAR0" data-ref="_M/E1000_IMS_TXD_FIFO_PAR0">E1000_IMS_TXD_FIFO_PAR0</dfn> E1000_ICR_TXD_FIFO_PAR0 /* queue 0 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_HOST_ARB_PAR" data-ref="_M/E1000_IMS_HOST_ARB_PAR">E1000_IMS_HOST_ARB_PAR</dfn>  E1000_ICR_HOST_ARB_PAR  /* host arb read buffer parity error */</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_PB_PAR" data-ref="_M/E1000_IMS_PB_PAR">E1000_IMS_PB_PAR</dfn>        E1000_ICR_PB_PAR        /* packet buffer parity error */</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXD_FIFO_PAR1" data-ref="_M/E1000_IMS_RXD_FIFO_PAR1">E1000_IMS_RXD_FIFO_PAR1</dfn> E1000_ICR_RXD_FIFO_PAR1 /* queue 1 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXD_FIFO_PAR1" data-ref="_M/E1000_IMS_TXD_FIFO_PAR1">E1000_IMS_TXD_FIFO_PAR1</dfn> E1000_ICR_TXD_FIFO_PAR1 /* queue 1 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_DSW" data-ref="_M/E1000_IMS_DSW">E1000_IMS_DSW</dfn>       E1000_ICR_DSW</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_PHYINT" data-ref="_M/E1000_IMS_PHYINT">E1000_IMS_PHYINT</dfn>    E1000_ICR_PHYINT</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_EPRST" data-ref="_M/E1000_IMS_EPRST">E1000_IMS_EPRST</dfn>     E1000_ICR_EPRST</u></td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><i>/* Interrupt Mask Clear */</i></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_TXDW" data-ref="_M/E1000_IMC_TXDW">E1000_IMC_TXDW</dfn>      E1000_ICR_TXDW      /* Transmit desc written back */</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_TXQE" data-ref="_M/E1000_IMC_TXQE">E1000_IMC_TXQE</dfn>      E1000_ICR_TXQE      /* Transmit Queue empty */</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_LSC" data-ref="_M/E1000_IMC_LSC">E1000_IMC_LSC</dfn>       E1000_ICR_LSC       /* Link Status Change */</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_RXSEQ" data-ref="_M/E1000_IMC_RXSEQ">E1000_IMC_RXSEQ</dfn>     E1000_ICR_RXSEQ     /* rx sequence error */</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_RXDMT0" data-ref="_M/E1000_IMC_RXDMT0">E1000_IMC_RXDMT0</dfn>    E1000_ICR_RXDMT0    /* rx desc min. threshold */</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_RXO" data-ref="_M/E1000_IMC_RXO">E1000_IMC_RXO</dfn>       E1000_ICR_RXO       /* rx overrun */</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_RXT0" data-ref="_M/E1000_IMC_RXT0">E1000_IMC_RXT0</dfn>      E1000_ICR_RXT0      /* rx timer intr */</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_MDAC" data-ref="_M/E1000_IMC_MDAC">E1000_IMC_MDAC</dfn>      E1000_ICR_MDAC      /* MDIO access complete */</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_RXCFG" data-ref="_M/E1000_IMC_RXCFG">E1000_IMC_RXCFG</dfn>     E1000_ICR_RXCFG     /* RX /c/ ordered set */</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_GPI_EN0" data-ref="_M/E1000_IMC_GPI_EN0">E1000_IMC_GPI_EN0</dfn>   E1000_ICR_GPI_EN0   /* GP Int 0 */</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_GPI_EN1" data-ref="_M/E1000_IMC_GPI_EN1">E1000_IMC_GPI_EN1</dfn>   E1000_ICR_GPI_EN1   /* GP Int 1 */</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_GPI_EN2" data-ref="_M/E1000_IMC_GPI_EN2">E1000_IMC_GPI_EN2</dfn>   E1000_ICR_GPI_EN2   /* GP Int 2 */</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_GPI_EN3" data-ref="_M/E1000_IMC_GPI_EN3">E1000_IMC_GPI_EN3</dfn>   E1000_ICR_GPI_EN3   /* GP Int 3 */</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_TXD_LOW" data-ref="_M/E1000_IMC_TXD_LOW">E1000_IMC_TXD_LOW</dfn>   E1000_ICR_TXD_LOW</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_SRPD" data-ref="_M/E1000_IMC_SRPD">E1000_IMC_SRPD</dfn>      E1000_ICR_SRPD</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_ACK" data-ref="_M/E1000_IMC_ACK">E1000_IMC_ACK</dfn>       E1000_ICR_ACK       /* Receive Ack frame */</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_MNG" data-ref="_M/E1000_IMC_MNG">E1000_IMC_MNG</dfn>       E1000_ICR_MNG       /* Manageability event */</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_DOCK" data-ref="_M/E1000_IMC_DOCK">E1000_IMC_DOCK</dfn>      E1000_ICR_DOCK      /* Dock/Undock */</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_RXD_FIFO_PAR0" data-ref="_M/E1000_IMC_RXD_FIFO_PAR0">E1000_IMC_RXD_FIFO_PAR0</dfn> E1000_ICR_RXD_FIFO_PAR0 /* queue 0 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_TXD_FIFO_PAR0" data-ref="_M/E1000_IMC_TXD_FIFO_PAR0">E1000_IMC_TXD_FIFO_PAR0</dfn> E1000_ICR_TXD_FIFO_PAR0 /* queue 0 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_HOST_ARB_PAR" data-ref="_M/E1000_IMC_HOST_ARB_PAR">E1000_IMC_HOST_ARB_PAR</dfn>  E1000_ICR_HOST_ARB_PAR  /* host arb read buffer parity error */</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_PB_PAR" data-ref="_M/E1000_IMC_PB_PAR">E1000_IMC_PB_PAR</dfn>        E1000_ICR_PB_PAR        /* packet buffer parity error */</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_RXD_FIFO_PAR1" data-ref="_M/E1000_IMC_RXD_FIFO_PAR1">E1000_IMC_RXD_FIFO_PAR1</dfn> E1000_ICR_RXD_FIFO_PAR1 /* queue 1 Rx descriptor FIFO parity error */</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_TXD_FIFO_PAR1" data-ref="_M/E1000_IMC_TXD_FIFO_PAR1">E1000_IMC_TXD_FIFO_PAR1</dfn> E1000_ICR_TXD_FIFO_PAR1 /* queue 1 Tx descriptor FIFO parity error */</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_DSW" data-ref="_M/E1000_IMC_DSW">E1000_IMC_DSW</dfn>       E1000_ICR_DSW</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_PHYINT" data-ref="_M/E1000_IMC_PHYINT">E1000_IMC_PHYINT</dfn>    E1000_ICR_PHYINT</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC_EPRST" data-ref="_M/E1000_IMC_EPRST">E1000_IMC_EPRST</dfn>     E1000_ICR_EPRST</u></td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><i>/* Receive Control */</i></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RST" data-ref="_M/E1000_RCTL_RST">E1000_RCTL_RST</dfn>            0x00000001    /* Software reset */</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_EN" data-ref="_M/E1000_RCTL_EN">E1000_RCTL_EN</dfn>             0x00000002    /* enable */</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SBP" data-ref="_M/E1000_RCTL_SBP">E1000_RCTL_SBP</dfn>            0x00000004    /* store bad packet */</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_UPE" data-ref="_M/E1000_RCTL_UPE">E1000_RCTL_UPE</dfn>            0x00000008    /* unicast promiscuous enable */</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MPE" data-ref="_M/E1000_RCTL_MPE">E1000_RCTL_MPE</dfn>            0x00000010    /* multicast promiscuous enab */</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LPE" data-ref="_M/E1000_RCTL_LPE">E1000_RCTL_LPE</dfn>            0x00000020    /* long packet enable */</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_NO" data-ref="_M/E1000_RCTL_LBM_NO">E1000_RCTL_LBM_NO</dfn>         0x00000000    /* no loopback mode */</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_MAC" data-ref="_M/E1000_RCTL_LBM_MAC">E1000_RCTL_LBM_MAC</dfn>        0x00000040    /* MAC loopback mode */</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_SLP" data-ref="_M/E1000_RCTL_LBM_SLP">E1000_RCTL_LBM_SLP</dfn>        0x00000080    /* serial link loopback mode */</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_TCVR" data-ref="_M/E1000_RCTL_LBM_TCVR">E1000_RCTL_LBM_TCVR</dfn>       0x000000C0    /* tcvr loopback mode */</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_DTYP_MASK" data-ref="_M/E1000_RCTL_DTYP_MASK">E1000_RCTL_DTYP_MASK</dfn>      0x00000C00    /* Descriptor type mask */</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_DTYP_PS" data-ref="_M/E1000_RCTL_DTYP_PS">E1000_RCTL_DTYP_PS</dfn>        0x00000400    /* Packet Split descriptor */</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RDMTS_HALF" data-ref="_M/E1000_RCTL_RDMTS_HALF">E1000_RCTL_RDMTS_HALF</dfn>     0x00000000    /* rx desc min threshold size */</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RDMTS_QUAT" data-ref="_M/E1000_RCTL_RDMTS_QUAT">E1000_RCTL_RDMTS_QUAT</dfn>     0x00000100    /* rx desc min threshold size */</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RDMTS_EIGTH" data-ref="_M/E1000_RCTL_RDMTS_EIGTH">E1000_RCTL_RDMTS_EIGTH</dfn>    0x00000200    /* rx desc min threshold size */</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_SHIFT" data-ref="_M/E1000_RCTL_MO_SHIFT">E1000_RCTL_MO_SHIFT</dfn>       12            /* multicast offset shift */</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_0" data-ref="_M/E1000_RCTL_MO_0">E1000_RCTL_MO_0</dfn>           0x00000000    /* multicast offset 11:0 */</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_1" data-ref="_M/E1000_RCTL_MO_1">E1000_RCTL_MO_1</dfn>           0x00001000    /* multicast offset 12:1 */</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_2" data-ref="_M/E1000_RCTL_MO_2">E1000_RCTL_MO_2</dfn>           0x00002000    /* multicast offset 13:2 */</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_3" data-ref="_M/E1000_RCTL_MO_3">E1000_RCTL_MO_3</dfn>           0x00003000    /* multicast offset 15:4 */</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MDR" data-ref="_M/E1000_RCTL_MDR">E1000_RCTL_MDR</dfn>            0x00004000    /* multicast desc ring 0 */</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_BAM" data-ref="_M/E1000_RCTL_BAM">E1000_RCTL_BAM</dfn>            0x00008000    /* broadcast enable */</u></td></tr>
<tr><th id="732">732</th><td><i>/* these buffer sizes are valid if E1000_RCTL_BSEX is 0 */</i></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_2048" data-ref="_M/E1000_RCTL_SZ_2048">E1000_RCTL_SZ_2048</dfn>        0x00000000    /* rx buffer size 2048 */</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_1024" data-ref="_M/E1000_RCTL_SZ_1024">E1000_RCTL_SZ_1024</dfn>        0x00010000    /* rx buffer size 1024 */</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_512" data-ref="_M/E1000_RCTL_SZ_512">E1000_RCTL_SZ_512</dfn>         0x00020000    /* rx buffer size 512 */</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_256" data-ref="_M/E1000_RCTL_SZ_256">E1000_RCTL_SZ_256</dfn>         0x00030000    /* rx buffer size 256 */</u></td></tr>
<tr><th id="737">737</th><td><i>/* these buffer sizes are valid if E1000_RCTL_BSEX is 1 */</i></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_16384" data-ref="_M/E1000_RCTL_SZ_16384">E1000_RCTL_SZ_16384</dfn>       0x00010000    /* rx buffer size 16384 */</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_8192" data-ref="_M/E1000_RCTL_SZ_8192">E1000_RCTL_SZ_8192</dfn>        0x00020000    /* rx buffer size 8192 */</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_4096" data-ref="_M/E1000_RCTL_SZ_4096">E1000_RCTL_SZ_4096</dfn>        0x00030000    /* rx buffer size 4096 */</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_VFE" data-ref="_M/E1000_RCTL_VFE">E1000_RCTL_VFE</dfn>            0x00040000    /* vlan filter enable */</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_CFIEN" data-ref="_M/E1000_RCTL_CFIEN">E1000_RCTL_CFIEN</dfn>          0x00080000    /* canonical form enable */</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_CFI" data-ref="_M/E1000_RCTL_CFI">E1000_RCTL_CFI</dfn>            0x00100000    /* canonical form indicator */</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_DPF" data-ref="_M/E1000_RCTL_DPF">E1000_RCTL_DPF</dfn>            0x00400000    /* discard pause frames */</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_PMCF" data-ref="_M/E1000_RCTL_PMCF">E1000_RCTL_PMCF</dfn>           0x00800000    /* pass MAC control frames */</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_BSEX" data-ref="_M/E1000_RCTL_BSEX">E1000_RCTL_BSEX</dfn>           0x02000000    /* Buffer size extension */</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SECRC" data-ref="_M/E1000_RCTL_SECRC">E1000_RCTL_SECRC</dfn>          0x04000000    /* Strip Ethernet CRC */</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_FLXBUF_MASK" data-ref="_M/E1000_RCTL_FLXBUF_MASK">E1000_RCTL_FLXBUF_MASK</dfn>    0x78000000    /* Flexible buffer size */</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_FLXBUF_SHIFT" data-ref="_M/E1000_RCTL_FLXBUF_SHIFT">E1000_RCTL_FLXBUF_SHIFT</dfn>   27            /* Flexible buffer shift */</u></td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_SWDPIN0" data-ref="_M/E1000_EEPROM_SWDPIN0">E1000_EEPROM_SWDPIN0</dfn>   0x0001   /* SWDPIN 0 EEPROM Value */</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_LED_LOGIC" data-ref="_M/E1000_EEPROM_LED_LOGIC">E1000_EEPROM_LED_LOGIC</dfn> 0x0020   /* Led Logic Word */</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_RW_REG_DATA" data-ref="_M/E1000_EEPROM_RW_REG_DATA">E1000_EEPROM_RW_REG_DATA</dfn>   16   /* Offset to data in EEPROM read/write registers */</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_RW_REG_DONE" data-ref="_M/E1000_EEPROM_RW_REG_DONE">E1000_EEPROM_RW_REG_DONE</dfn>   0x10 /* Offset to READ/WRITE done bit */</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_RW_REG_START" data-ref="_M/E1000_EEPROM_RW_REG_START">E1000_EEPROM_RW_REG_START</dfn>  1    /* First bit for telling part to start operation */</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_RW_ADDR_SHIFT" data-ref="_M/E1000_EEPROM_RW_ADDR_SHIFT">E1000_EEPROM_RW_ADDR_SHIFT</dfn> 8    /* Shift to the address bits */</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_POLL_WRITE" data-ref="_M/E1000_EEPROM_POLL_WRITE">E1000_EEPROM_POLL_WRITE</dfn>    1    /* Flag for polling for write complete */</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_POLL_READ" data-ref="_M/E1000_EEPROM_POLL_READ">E1000_EEPROM_POLL_READ</dfn>     0    /* Flag for polling for read complete */</u></td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td><i>/* 82574 EERD/EEWR registers layout */</i></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/E1000_EERW_START" data-ref="_M/E1000_EERW_START">E1000_EERW_START</dfn>        BIT(0)</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/E1000_EERW_DONE" data-ref="_M/E1000_EERW_DONE">E1000_EERW_DONE</dfn>         BIT(1)</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/E1000_EERW_ADDR_SHIFT" data-ref="_M/E1000_EERW_ADDR_SHIFT">E1000_EERW_ADDR_SHIFT</dfn>   2</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/E1000_EERW_ADDR_MASK" data-ref="_M/E1000_EERW_ADDR_MASK">E1000_EERW_ADDR_MASK</dfn>    ((1L &lt;&lt; 14) - 1)</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/E1000_EERW_DATA_SHIFT" data-ref="_M/E1000_EERW_DATA_SHIFT">E1000_EERW_DATA_SHIFT</dfn>   16</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/E1000_EERW_DATA_MASK" data-ref="_M/E1000_EERW_DATA_MASK">E1000_EERW_DATA_MASK</dfn>   ((1L &lt;&lt; 16) - 1)</u></td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td><i>/* Register Bit Masks */</i></td></tr>
<tr><th id="770">770</th><td><i>/* Device Control */</i></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FD" data-ref="_M/E1000_CTRL_FD">E1000_CTRL_FD</dfn>       0x00000001  /* Full duplex.0=half; 1=full */</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_BEM" data-ref="_M/E1000_CTRL_BEM">E1000_CTRL_BEM</dfn>      0x00000002  /* Endian Mode.0=little,1=big */</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_PRIOR" data-ref="_M/E1000_CTRL_PRIOR">E1000_CTRL_PRIOR</dfn>    0x00000004  /* Priority on PCI. 0=rx,1=fair */</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_GIO_MASTER_DISABLE" data-ref="_M/E1000_CTRL_GIO_MASTER_DISABLE">E1000_CTRL_GIO_MASTER_DISABLE</dfn> 0x00000004 /*Blocks new Master requests */</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_LRST" data-ref="_M/E1000_CTRL_LRST">E1000_CTRL_LRST</dfn>     0x00000008  /* Link reset. 0=normal,1=reset */</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_TME" data-ref="_M/E1000_CTRL_TME">E1000_CTRL_TME</dfn>      0x00000010  /* Test mode. 0=normal,1=test */</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SLE" data-ref="_M/E1000_CTRL_SLE">E1000_CTRL_SLE</dfn>      0x00000020  /* Serial Link on 0=dis,1=en */</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_ASDE" data-ref="_M/E1000_CTRL_ASDE">E1000_CTRL_ASDE</dfn>     0x00000020  /* Auto-speed detect enable */</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SLU" data-ref="_M/E1000_CTRL_SLU">E1000_CTRL_SLU</dfn>      0x00000040  /* Set link up (Force Link) */</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_ILOS" data-ref="_M/E1000_CTRL_ILOS">E1000_CTRL_ILOS</dfn>     0x00000080  /* Invert Loss-Of Signal */</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_SEL" data-ref="_M/E1000_CTRL_SPD_SEL">E1000_CTRL_SPD_SEL</dfn>  0x00000300  /* Speed Select Mask */</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_10" data-ref="_M/E1000_CTRL_SPD_10">E1000_CTRL_SPD_10</dfn>   0x00000000  /* Force 10Mb */</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_100" data-ref="_M/E1000_CTRL_SPD_100">E1000_CTRL_SPD_100</dfn>  0x00000100  /* Force 100Mb */</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_1000" data-ref="_M/E1000_CTRL_SPD_1000">E1000_CTRL_SPD_1000</dfn> 0x00000200  /* Force 1Gb */</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_BEM32" data-ref="_M/E1000_CTRL_BEM32">E1000_CTRL_BEM32</dfn>    0x00000400  /* Big Endian 32 mode */</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FRCSPD" data-ref="_M/E1000_CTRL_FRCSPD">E1000_CTRL_FRCSPD</dfn>   0x00000800  /* Force Speed */</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FRCDPX" data-ref="_M/E1000_CTRL_FRCDPX">E1000_CTRL_FRCDPX</dfn>   0x00001000  /* Force Duplex */</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_D_UD_EN" data-ref="_M/E1000_CTRL_D_UD_EN">E1000_CTRL_D_UD_EN</dfn>  0x00002000  /* Dock/Undock enable */</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_D_UD_POLARITY" data-ref="_M/E1000_CTRL_D_UD_POLARITY">E1000_CTRL_D_UD_POLARITY</dfn> 0x00004000 /* Defined polarity of Dock/Undock indication in SDP[0] */</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FORCE_PHY_RESET" data-ref="_M/E1000_CTRL_FORCE_PHY_RESET">E1000_CTRL_FORCE_PHY_RESET</dfn> 0x00008000 /* Reset both PHY ports, through PHYRST_N pin */</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_SHIFT" data-ref="_M/E1000_CTRL_SPD_SHIFT">E1000_CTRL_SPD_SHIFT</dfn> 8          /* Speed Select Shift */</u></td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_ASDCHK" data-ref="_M/E1000_CTRL_EXT_ASDCHK">E1000_CTRL_EXT_ASDCHK</dfn>  0x00001000 /* auto speed detection check */</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_EE_RST" data-ref="_M/E1000_CTRL_EXT_EE_RST">E1000_CTRL_EXT_EE_RST</dfn>  0x00002000 /* EEPROM reset */</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_EN" data-ref="_M/E1000_CTRL_EXT_LINK_EN">E1000_CTRL_EXT_LINK_EN</dfn> 0x00010000 /* enable link status from external LINK_0 and LINK_1 pins */</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_EIAME" data-ref="_M/E1000_CTRL_EXT_EIAME">E1000_CTRL_EXT_EIAME</dfn>   0x01000000</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_IAME" data-ref="_M/E1000_CTRL_EXT_IAME">E1000_CTRL_EXT_IAME</dfn>    0x08000000 /* Int ACK Auto-mask */</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_PBA_CLR" data-ref="_M/E1000_CTRL_EXT_PBA_CLR">E1000_CTRL_EXT_PBA_CLR</dfn> 0x80000000 /* PBA Clear */</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_INT_TIMERS_CLEAR_ENA" data-ref="_M/E1000_CTRL_EXT_INT_TIMERS_CLEAR_ENA">E1000_CTRL_EXT_INT_TIMERS_CLEAR_ENA</dfn> 0x20000000</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SPD_BYPS" data-ref="_M/E1000_CTRL_EXT_SPD_BYPS">E1000_CTRL_EXT_SPD_BYPS</dfn>  0x00008000 /* Speed Select Bypass */</u></td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN0" data-ref="_M/E1000_CTRL_SWDPIN0">E1000_CTRL_SWDPIN0</dfn>  0x00040000  /* SWDPIN 0 value */</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN1" data-ref="_M/E1000_CTRL_SWDPIN1">E1000_CTRL_SWDPIN1</dfn>  0x00080000  /* SWDPIN 1 value */</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN2" data-ref="_M/E1000_CTRL_SWDPIN2">E1000_CTRL_SWDPIN2</dfn>  0x00100000  /* SWDPIN 2 value */</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN3" data-ref="_M/E1000_CTRL_SWDPIN3">E1000_CTRL_SWDPIN3</dfn>  0x00200000  /* SWDPIN 3 value */</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIO0" data-ref="_M/E1000_CTRL_SWDPIO0">E1000_CTRL_SWDPIO0</dfn>  0x00400000  /* SWDPIN 0 Input or output */</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIO1" data-ref="_M/E1000_CTRL_SWDPIO1">E1000_CTRL_SWDPIO1</dfn>  0x00800000  /* SWDPIN 1 input or output */</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIO2" data-ref="_M/E1000_CTRL_SWDPIO2">E1000_CTRL_SWDPIO2</dfn>  0x01000000  /* SWDPIN 2 input or output */</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIO3" data-ref="_M/E1000_CTRL_SWDPIO3">E1000_CTRL_SWDPIO3</dfn>  0x02000000  /* SWDPIN 3 input or output */</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_ADVD3WUC" data-ref="_M/E1000_CTRL_ADVD3WUC">E1000_CTRL_ADVD3WUC</dfn> 0x00100000  /* D3 WUC */</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_RST" data-ref="_M/E1000_CTRL_RST">E1000_CTRL_RST</dfn>      0x04000000  /* Global reset */</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_RFCE" data-ref="_M/E1000_CTRL_RFCE">E1000_CTRL_RFCE</dfn>     0x08000000  /* Receive Flow Control enable */</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_TFCE" data-ref="_M/E1000_CTRL_TFCE">E1000_CTRL_TFCE</dfn>     0x10000000  /* Transmit flow control enable */</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_RTE" data-ref="_M/E1000_CTRL_RTE">E1000_CTRL_RTE</dfn>      0x20000000  /* Routing tag enable */</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_VME" data-ref="_M/E1000_CTRL_VME">E1000_CTRL_VME</dfn>      0x40000000  /* IEEE VLAN mode enable */</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_PHY_RST" data-ref="_M/E1000_CTRL_PHY_RST">E1000_CTRL_PHY_RST</dfn>  0x80000000  /* PHY Reset */</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SW2FW_INT" data-ref="_M/E1000_CTRL_SW2FW_INT">E1000_CTRL_SW2FW_INT</dfn> 0x02000000  /* Initiate an interrupt to manageability engine */</u></td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td><i>/* Device Status */</i></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FD" data-ref="_M/E1000_STATUS_FD">E1000_STATUS_FD</dfn>         0x00000001      /* Full duplex.0=half,1=full */</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_LU" data-ref="_M/E1000_STATUS_LU">E1000_STATUS_LU</dfn>         0x00000002      /* Link up.0=no,1=link */</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_MASK" data-ref="_M/E1000_STATUS_FUNC_MASK">E1000_STATUS_FUNC_MASK</dfn>  0x0000000C      /* PCI Function Mask */</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_SHIFT" data-ref="_M/E1000_STATUS_FUNC_SHIFT">E1000_STATUS_FUNC_SHIFT</dfn> 2</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_0" data-ref="_M/E1000_STATUS_FUNC_0">E1000_STATUS_FUNC_0</dfn>     0x00000000      /* Function 0 */</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_1" data-ref="_M/E1000_STATUS_FUNC_1">E1000_STATUS_FUNC_1</dfn>     0x00000004      /* Function 1 */</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_TXOFF" data-ref="_M/E1000_STATUS_TXOFF">E1000_STATUS_TXOFF</dfn>      0x00000010      /* transmission paused */</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_TBIMODE" data-ref="_M/E1000_STATUS_TBIMODE">E1000_STATUS_TBIMODE</dfn>    0x00000020      /* TBI mode */</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_MASK" data-ref="_M/E1000_STATUS_SPEED_MASK">E1000_STATUS_SPEED_MASK</dfn> 0x000000C0</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_10" data-ref="_M/E1000_STATUS_SPEED_10">E1000_STATUS_SPEED_10</dfn>   0x00000000      /* Speed 10Mb/s */</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_100" data-ref="_M/E1000_STATUS_SPEED_100">E1000_STATUS_SPEED_100</dfn>  0x00000040      /* Speed 100Mb/s */</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_1000" data-ref="_M/E1000_STATUS_SPEED_1000">E1000_STATUS_SPEED_1000</dfn> 0x00000080      /* Speed 1000Mb/s */</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_LAN_INIT_DONE" data-ref="_M/E1000_STATUS_LAN_INIT_DONE">E1000_STATUS_LAN_INIT_DONE</dfn> 0x00000200   /* Lan Init Completion</u></td></tr>
<tr><th id="833">833</th><td><u>                                                   by EEPROM/Flash */</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_ASDV" data-ref="_M/E1000_STATUS_ASDV">E1000_STATUS_ASDV</dfn>       0x00000300      /* Auto speed detect value */</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_ASDV_10" data-ref="_M/E1000_STATUS_ASDV_10">E1000_STATUS_ASDV_10</dfn>    0x00000000      /* ASDV 10Mb */</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_ASDV_100" data-ref="_M/E1000_STATUS_ASDV_100">E1000_STATUS_ASDV_100</dfn>   0x00000100      /* ASDV 100Mb */</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_ASDV_1000" data-ref="_M/E1000_STATUS_ASDV_1000">E1000_STATUS_ASDV_1000</dfn>  0x00000200      /* ASDV 1Gb */</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_DOCK_CI" data-ref="_M/E1000_STATUS_DOCK_CI">E1000_STATUS_DOCK_CI</dfn>    0x00000800      /* Change in Dock/Undock state. Clear on write '0'. */</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_GIO_MASTER_ENABLE" data-ref="_M/E1000_STATUS_GIO_MASTER_ENABLE">E1000_STATUS_GIO_MASTER_ENABLE</dfn> 0x00080000 /* Status of Master requests. */</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_MTXCKOK" data-ref="_M/E1000_STATUS_MTXCKOK">E1000_STATUS_MTXCKOK</dfn>    0x00000400      /* MTX clock running OK */</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PHYRA" data-ref="_M/E1000_STATUS_PHYRA">E1000_STATUS_PHYRA</dfn>      0x00000400      /* PHY Reset Asserted */</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCI66" data-ref="_M/E1000_STATUS_PCI66">E1000_STATUS_PCI66</dfn>      0x00000800      /* In 66Mhz slot */</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_BUS64" data-ref="_M/E1000_STATUS_BUS64">E1000_STATUS_BUS64</dfn>      0x00001000      /* In 64 bit slot */</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCIX_MODE" data-ref="_M/E1000_STATUS_PCIX_MODE">E1000_STATUS_PCIX_MODE</dfn>  0x00002000      /* PCI-X mode */</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCIX_SPEED" data-ref="_M/E1000_STATUS_PCIX_SPEED">E1000_STATUS_PCIX_SPEED</dfn> 0x0000C000      /* PCI-X bus speed */</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_BMC_SKU_0" data-ref="_M/E1000_STATUS_BMC_SKU_0">E1000_STATUS_BMC_SKU_0</dfn>  0x00100000 /* BMC USB redirect disabled */</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_BMC_SKU_1" data-ref="_M/E1000_STATUS_BMC_SKU_1">E1000_STATUS_BMC_SKU_1</dfn>  0x00200000 /* BMC SRAM disabled */</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_BMC_SKU_2" data-ref="_M/E1000_STATUS_BMC_SKU_2">E1000_STATUS_BMC_SKU_2</dfn>  0x00400000 /* BMC SDRAM disabled */</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_BMC_CRYPTO" data-ref="_M/E1000_STATUS_BMC_CRYPTO">E1000_STATUS_BMC_CRYPTO</dfn> 0x00800000 /* BMC crypto disabled */</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_BMC_LITE" data-ref="_M/E1000_STATUS_BMC_LITE">E1000_STATUS_BMC_LITE</dfn>   0x01000000 /* BMC external code execution disabled */</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_RGMII_ENABLE" data-ref="_M/E1000_STATUS_RGMII_ENABLE">E1000_STATUS_RGMII_ENABLE</dfn> 0x02000000 /* RGMII disabled */</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUSE_8" data-ref="_M/E1000_STATUS_FUSE_8">E1000_STATUS_FUSE_8</dfn>       0x04000000</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUSE_9" data-ref="_M/E1000_STATUS_FUSE_9">E1000_STATUS_FUSE_9</dfn>       0x08000000</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SERDES0_DIS" data-ref="_M/E1000_STATUS_SERDES0_DIS">E1000_STATUS_SERDES0_DIS</dfn>  0x10000000 /* SERDES disabled on port 0 */</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SERDES1_DIS" data-ref="_M/E1000_STATUS_SERDES1_DIS">E1000_STATUS_SERDES1_DIS</dfn>  0x20000000 /* SERDES disabled on port 1 */</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_SHIFT" data-ref="_M/E1000_STATUS_SPEED_SHIFT">E1000_STATUS_SPEED_SHIFT</dfn>  6</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_ASDV_SHIFT" data-ref="_M/E1000_STATUS_ASDV_SHIFT">E1000_STATUS_ASDV_SHIFT</dfn>   8</u></td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td><i>/* EEPROM/Flash Control */</i></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SK" data-ref="_M/E1000_EECD_SK">E1000_EECD_SK</dfn>        0x00000001 /* EEPROM Clock */</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_CS" data-ref="_M/E1000_EECD_CS">E1000_EECD_CS</dfn>        0x00000002 /* EEPROM Chip Select */</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_DI" data-ref="_M/E1000_EECD_DI">E1000_EECD_DI</dfn>        0x00000004 /* EEPROM Data In */</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_DO" data-ref="_M/E1000_EECD_DO">E1000_EECD_DO</dfn>        0x00000008 /* EEPROM Data Out */</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FWE_MASK" data-ref="_M/E1000_EECD_FWE_MASK">E1000_EECD_FWE_MASK</dfn>  0x00000030</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FWE_DIS" data-ref="_M/E1000_EECD_FWE_DIS">E1000_EECD_FWE_DIS</dfn>   0x00000010 /* Disable FLASH writes */</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FWE_EN" data-ref="_M/E1000_EECD_FWE_EN">E1000_EECD_FWE_EN</dfn>    0x00000020 /* Enable FLASH writes */</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FWE_SHIFT" data-ref="_M/E1000_EECD_FWE_SHIFT">E1000_EECD_FWE_SHIFT</dfn> 4</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_REQ" data-ref="_M/E1000_EECD_REQ">E1000_EECD_REQ</dfn>       0x00000040 /* EEPROM Access Request */</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_GNT" data-ref="_M/E1000_EECD_GNT">E1000_EECD_GNT</dfn>       0x00000080 /* EEPROM Access Grant */</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_PRES" data-ref="_M/E1000_EECD_PRES">E1000_EECD_PRES</dfn>      0x00000100 /* EEPROM Present */</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SIZE" data-ref="_M/E1000_EECD_SIZE">E1000_EECD_SIZE</dfn>      0x00000200 /* EEPROM Size (0=64 word 1=256 word) */</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_ADDR_BITS" data-ref="_M/E1000_EECD_ADDR_BITS">E1000_EECD_ADDR_BITS</dfn> 0x00000400 /* EEPROM Addressing bits based on type</u></td></tr>
<tr><th id="873">873</th><td><u>                                         * (0-small, 1-large) */</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_TYPE" data-ref="_M/E1000_EECD_TYPE">E1000_EECD_TYPE</dfn>      0x00002000 /* EEPROM Type (1-SPI, 0-Microwire) */</u></td></tr>
<tr><th id="875">875</th><td><u>#<span data-ppcond="875">ifndef</span> <span class="macro" data-ref="_M/E1000_EEPROM_GRANT_ATTEMPTS">E1000_EEPROM_GRANT_ATTEMPTS</span></u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_GRANT_ATTEMPTS" data-ref="_M/E1000_EEPROM_GRANT_ATTEMPTS">E1000_EEPROM_GRANT_ATTEMPTS</dfn> 1000 /* EEPROM # attempts to gain grant */</u></td></tr>
<tr><th id="877">877</th><td><u>#<span data-ppcond="875">endif</span></u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_AUTO_RD" data-ref="_M/E1000_EECD_AUTO_RD">E1000_EECD_AUTO_RD</dfn>          0x00000200  /* EEPROM Auto Read done */</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SIZE_EX_MASK" data-ref="_M/E1000_EECD_SIZE_EX_MASK">E1000_EECD_SIZE_EX_MASK</dfn>     0x00007800  /* EEprom Size */</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SIZE_EX_SHIFT" data-ref="_M/E1000_EECD_SIZE_EX_SHIFT">E1000_EECD_SIZE_EX_SHIFT</dfn>    11</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_NVADDS" data-ref="_M/E1000_EECD_NVADDS">E1000_EECD_NVADDS</dfn>    0x00018000 /* NVM Address Size */</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SELSHAD" data-ref="_M/E1000_EECD_SELSHAD">E1000_EECD_SELSHAD</dfn>   0x00020000 /* Select Shadow RAM */</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_INITSRAM" data-ref="_M/E1000_EECD_INITSRAM">E1000_EECD_INITSRAM</dfn>  0x00040000 /* Initialize Shadow RAM */</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FLUPD" data-ref="_M/E1000_EECD_FLUPD">E1000_EECD_FLUPD</dfn>     0x00080000 /* Update FLASH */</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_AUPDEN" data-ref="_M/E1000_EECD_AUPDEN">E1000_EECD_AUPDEN</dfn>    0x00100000 /* Enable Autonomous FLASH update */</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SHADV" data-ref="_M/E1000_EECD_SHADV">E1000_EECD_SHADV</dfn>     0x00200000 /* Shadow RAM Data Valid */</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SEC1VAL" data-ref="_M/E1000_EECD_SEC1VAL">E1000_EECD_SEC1VAL</dfn>   0x00400000 /* Sector One Valid */</u></td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SECVAL_SHIFT" data-ref="_M/E1000_EECD_SECVAL_SHIFT">E1000_EECD_SECVAL_SHIFT</dfn>      22</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/E1000_STM_OPCODE" data-ref="_M/E1000_STM_OPCODE">E1000_STM_OPCODE</dfn>     0xDB00</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/E1000_HICR_FW_RESET" data-ref="_M/E1000_HICR_FW_RESET">E1000_HICR_FW_RESET</dfn>  0xC0</u></td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/E1000_SHADOW_RAM_WORDS" data-ref="_M/E1000_SHADOW_RAM_WORDS">E1000_SHADOW_RAM_WORDS</dfn>     2048</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH_NVM_SIG_WORD" data-ref="_M/E1000_ICH_NVM_SIG_WORD">E1000_ICH_NVM_SIG_WORD</dfn>     0x13</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/E1000_ICH_NVM_SIG_MASK" data-ref="_M/E1000_ICH_NVM_SIG_MASK">E1000_ICH_NVM_SIG_MASK</dfn>     0xC0</u></td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td><i>/* MDI Control */</i></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_DATA_MASK" data-ref="_M/E1000_MDIC_DATA_MASK">E1000_MDIC_DATA_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_REG_MASK" data-ref="_M/E1000_MDIC_REG_MASK">E1000_MDIC_REG_MASK</dfn>  0x001F0000</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_REG_SHIFT" data-ref="_M/E1000_MDIC_REG_SHIFT">E1000_MDIC_REG_SHIFT</dfn> 16</u></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_PHY_MASK" data-ref="_M/E1000_MDIC_PHY_MASK">E1000_MDIC_PHY_MASK</dfn>  0x03E00000</u></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_PHY_SHIFT" data-ref="_M/E1000_MDIC_PHY_SHIFT">E1000_MDIC_PHY_SHIFT</dfn> 21</u></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_OP_WRITE" data-ref="_M/E1000_MDIC_OP_WRITE">E1000_MDIC_OP_WRITE</dfn>  0x04000000</u></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_OP_READ" data-ref="_M/E1000_MDIC_OP_READ">E1000_MDIC_OP_READ</dfn>   0x08000000</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_READY" data-ref="_M/E1000_MDIC_READY">E1000_MDIC_READY</dfn>     0x10000000</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_INT_EN" data-ref="_M/E1000_MDIC_INT_EN">E1000_MDIC_INT_EN</dfn>    0x20000000</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_ERROR" data-ref="_M/E1000_MDIC_ERROR">E1000_MDIC_ERROR</dfn>     0x40000000</u></td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td><i>/* Rx Interrupt Delay Timer */</i></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/E1000_RDTR_FPD" data-ref="_M/E1000_RDTR_FPD">E1000_RDTR_FPD</dfn>       BIT(31)</u></td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td><i>/* Tx Interrupt Delay Timer */</i></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/E1000_TIDV_FPD" data-ref="_M/E1000_TIDV_FPD">E1000_TIDV_FPD</dfn>       BIT(31)</u></td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td><i>/* Delay increments in nanoseconds for delayed interrupts registers */</i></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/E1000_INTR_DELAY_NS_RES" data-ref="_M/E1000_INTR_DELAY_NS_RES">E1000_INTR_DELAY_NS_RES</dfn> (1024)</u></td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td><i>/* Delay increments in nanoseconds for interrupt throttling registers */</i></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/E1000_INTR_THROTTLING_NS_RES" data-ref="_M/E1000_INTR_THROTTLING_NS_RES">E1000_INTR_THROTTLING_NS_RES</dfn> (256)</u></td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td><i>/* EEPROM Commands - Microwire */</i></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/EEPROM_READ_OPCODE_MICROWIRE" data-ref="_M/EEPROM_READ_OPCODE_MICROWIRE">EEPROM_READ_OPCODE_MICROWIRE</dfn>  0x6  /* EEPROM read opcode */</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WRITE_OPCODE_MICROWIRE" data-ref="_M/EEPROM_WRITE_OPCODE_MICROWIRE">EEPROM_WRITE_OPCODE_MICROWIRE</dfn> 0x5  /* EEPROM write opcode */</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/EEPROM_ERASE_OPCODE_MICROWIRE" data-ref="_M/EEPROM_ERASE_OPCODE_MICROWIRE">EEPROM_ERASE_OPCODE_MICROWIRE</dfn> 0x7  /* EEPROM erase opcode */</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/EEPROM_EWEN_OPCODE_MICROWIRE" data-ref="_M/EEPROM_EWEN_OPCODE_MICROWIRE">EEPROM_EWEN_OPCODE_MICROWIRE</dfn>  0x13 /* EEPROM erase/write enable */</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/EEPROM_EWDS_OPCODE_MICROWIRE" data-ref="_M/EEPROM_EWDS_OPCODE_MICROWIRE">EEPROM_EWDS_OPCODE_MICROWIRE</dfn>  0x10 /* EEPROM erast/write disable */</u></td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><i>/* EEPROM Word Offsets */</i></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/EEPROM_COMPAT" data-ref="_M/EEPROM_COMPAT">EEPROM_COMPAT</dfn>                 0x0003</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/EEPROM_ID_LED_SETTINGS" data-ref="_M/EEPROM_ID_LED_SETTINGS">EEPROM_ID_LED_SETTINGS</dfn>        0x0004</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/EEPROM_VERSION" data-ref="_M/EEPROM_VERSION">EEPROM_VERSION</dfn>                0x0005</u></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SERDES_AMPLITUDE" data-ref="_M/EEPROM_SERDES_AMPLITUDE">EEPROM_SERDES_AMPLITUDE</dfn>       0x0006 /* For SERDES output amplitude adjustment. */</u></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/EEPROM_PHY_CLASS_WORD" data-ref="_M/EEPROM_PHY_CLASS_WORD">EEPROM_PHY_CLASS_WORD</dfn>         0x0007</u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/EEPROM_INIT_CONTROL1_REG" data-ref="_M/EEPROM_INIT_CONTROL1_REG">EEPROM_INIT_CONTROL1_REG</dfn>      0x000A</u></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/EEPROM_INIT_CONTROL2_REG" data-ref="_M/EEPROM_INIT_CONTROL2_REG">EEPROM_INIT_CONTROL2_REG</dfn>      0x000F</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SWDEF_PINS_CTRL_PORT_1" data-ref="_M/EEPROM_SWDEF_PINS_CTRL_PORT_1">EEPROM_SWDEF_PINS_CTRL_PORT_1</dfn> 0x0010</u></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/EEPROM_INIT_CONTROL3_PORT_B" data-ref="_M/EEPROM_INIT_CONTROL3_PORT_B">EEPROM_INIT_CONTROL3_PORT_B</dfn>   0x0014</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/EEPROM_INIT_3GIO_3" data-ref="_M/EEPROM_INIT_3GIO_3">EEPROM_INIT_3GIO_3</dfn>            0x001A</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SWDEF_PINS_CTRL_PORT_0" data-ref="_M/EEPROM_SWDEF_PINS_CTRL_PORT_0">EEPROM_SWDEF_PINS_CTRL_PORT_0</dfn> 0x0020</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/EEPROM_INIT_CONTROL3_PORT_A" data-ref="_M/EEPROM_INIT_CONTROL3_PORT_A">EEPROM_INIT_CONTROL3_PORT_A</dfn>   0x0024</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/EEPROM_CFG" data-ref="_M/EEPROM_CFG">EEPROM_CFG</dfn>                    0x0012</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/EEPROM_FLASH_VERSION" data-ref="_M/EEPROM_FLASH_VERSION">EEPROM_FLASH_VERSION</dfn>          0x0032</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/EEPROM_CHECKSUM_REG" data-ref="_M/EEPROM_CHECKSUM_REG">EEPROM_CHECKSUM_REG</dfn>           0x003F</u></td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_CFG_DONE" data-ref="_M/E1000_EEPROM_CFG_DONE">E1000_EEPROM_CFG_DONE</dfn>         0x00040000   /* MNG config cycle done */</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_CFG_DONE_PORT_1" data-ref="_M/E1000_EEPROM_CFG_DONE_PORT_1">E1000_EEPROM_CFG_DONE_PORT_1</dfn>  0x00080000   /* ...for second port */</u></td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td><i>/* PCI Express Control */</i></td></tr>
<tr><th id="950">950</th><td><i>/* 3GIO Control Register - GCR (0x05B00; RW) */</i></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/E1000_L0S_ADJUST" data-ref="_M/E1000_L0S_ADJUST">E1000_L0S_ADJUST</dfn>              (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/E1000_L1_ENTRY_LATENCY_MSB" data-ref="_M/E1000_L1_ENTRY_LATENCY_MSB">E1000_L1_ENTRY_LATENCY_MSB</dfn>    (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/E1000_L1_ENTRY_LATENCY_LSB" data-ref="_M/E1000_L1_ENTRY_LATENCY_LSB">E1000_L1_ENTRY_LATENCY_LSB</dfn>    (1 &lt;&lt; 25 | 1 &lt;&lt; 26)</u></td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/E1000_L0S_ADJUST" data-ref="_M/E1000_L0S_ADJUST">E1000_L0S_ADJUST</dfn>              (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/E1000_L1_ENTRY_LATENCY_MSB" data-ref="_M/E1000_L1_ENTRY_LATENCY_MSB">E1000_L1_ENTRY_LATENCY_MSB</dfn>    (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/E1000_L1_ENTRY_LATENCY_LSB" data-ref="_M/E1000_L1_ENTRY_LATENCY_LSB">E1000_L1_ENTRY_LATENCY_LSB</dfn>    (1 &lt;&lt; 25 | 1 &lt;&lt; 26)</u></td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_RO_BITS" data-ref="_M/E1000_GCR_RO_BITS">E1000_GCR_RO_BITS</dfn>             (1 &lt;&lt; 23 | 1 &lt;&lt; 25 | 1 &lt;&lt; 26)</u></td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td><i>/* MSI-X PBA Clear register */</i></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/E1000_PBACLR_VALID_MASK" data-ref="_M/E1000_PBACLR_VALID_MASK">E1000_PBACLR_VALID_MASK</dfn>       (BIT(5) - 1)</u></td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td><i>/* Transmit Descriptor */</i></td></tr>
<tr><th id="965">965</th><td><b>struct</b> <dfn class="type def" id="e1000_tx_desc" title='e1000_tx_desc' data-ref="e1000_tx_desc">e1000_tx_desc</dfn> {</td></tr>
<tr><th id="966">966</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="e1000_tx_desc::buffer_addr" title='e1000_tx_desc::buffer_addr' data-ref="e1000_tx_desc::buffer_addr">buffer_addr</dfn>;       <i>/* Address of the descriptor's data buffer */</i></td></tr>
<tr><th id="967">967</th><td>    <b>union</b> {</td></tr>
<tr><th id="968">968</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="e1000_tx_desc::(anonymous)::data" title='e1000_tx_desc::(anonymous union)::data' data-ref="e1000_tx_desc::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="969">969</th><td>        <b>struct</b> {</td></tr>
<tr><th id="970">970</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_tx_desc::(anonymousunion)::(anonymous)::length" title='e1000_tx_desc::(anonymous union)::(anonymous struct)::length' data-ref="e1000_tx_desc::(anonymousunion)::(anonymous)::length">length</dfn>;    <i>/* Data buffer length */</i></td></tr>
<tr><th id="971">971</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_tx_desc::(anonymousunion)::(anonymous)::cso" title='e1000_tx_desc::(anonymous union)::(anonymous struct)::cso' data-ref="e1000_tx_desc::(anonymousunion)::(anonymous)::cso">cso</dfn>;        <i>/* Checksum offset */</i></td></tr>
<tr><th id="972">972</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_tx_desc::(anonymousunion)::(anonymous)::cmd" title='e1000_tx_desc::(anonymous union)::(anonymous struct)::cmd' data-ref="e1000_tx_desc::(anonymousunion)::(anonymous)::cmd">cmd</dfn>;        <i>/* Descriptor control */</i></td></tr>
<tr><th id="973">973</th><td>        } <dfn class="decl" id="e1000_tx_desc::(anonymous)::flags" title='e1000_tx_desc::(anonymous union)::flags' data-ref="e1000_tx_desc::(anonymous)::flags">flags</dfn>;</td></tr>
<tr><th id="974">974</th><td>    } <dfn class="decl" id="e1000_tx_desc::lower" title='e1000_tx_desc::lower' data-ref="e1000_tx_desc::lower">lower</dfn>;</td></tr>
<tr><th id="975">975</th><td>    <b>union</b> {</td></tr>
<tr><th id="976">976</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="e1000_tx_desc::(anonymous)::data" title='e1000_tx_desc::(anonymous union)::data' data-ref="e1000_tx_desc::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="977">977</th><td>        <b>struct</b> {</td></tr>
<tr><th id="978">978</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_tx_desc::(anonymousunion)::(anonymous)::status" title='e1000_tx_desc::(anonymous union)::(anonymous struct)::status' data-ref="e1000_tx_desc::(anonymousunion)::(anonymous)::status">status</dfn>;     <i>/* Descriptor status */</i></td></tr>
<tr><th id="979">979</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_tx_desc::(anonymousunion)::(anonymous)::css" title='e1000_tx_desc::(anonymous union)::(anonymous struct)::css' data-ref="e1000_tx_desc::(anonymousunion)::(anonymous)::css">css</dfn>;        <i>/* Checksum start */</i></td></tr>
<tr><th id="980">980</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_tx_desc::(anonymousunion)::(anonymous)::special" title='e1000_tx_desc::(anonymous union)::(anonymous struct)::special' data-ref="e1000_tx_desc::(anonymousunion)::(anonymous)::special">special</dfn>;</td></tr>
<tr><th id="981">981</th><td>        } <dfn class="decl" id="e1000_tx_desc::(anonymous)::fields" title='e1000_tx_desc::(anonymous union)::fields' data-ref="e1000_tx_desc::(anonymous)::fields">fields</dfn>;</td></tr>
<tr><th id="982">982</th><td>    } <dfn class="decl" id="e1000_tx_desc::upper" title='e1000_tx_desc::upper' data-ref="e1000_tx_desc::upper">upper</dfn>;</td></tr>
<tr><th id="983">983</th><td>};</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td><i>/* Transmit Descriptor bit definitions */</i></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_DTYP_D" data-ref="_M/E1000_TXD_DTYP_D">E1000_TXD_DTYP_D</dfn>     0x00100000 /* Data Descriptor */</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_DTYP_C" data-ref="_M/E1000_TXD_DTYP_C">E1000_TXD_DTYP_C</dfn>     0x00000000 /* Context Descriptor */</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_POPTS_IXSM" data-ref="_M/E1000_TXD_POPTS_IXSM">E1000_TXD_POPTS_IXSM</dfn> 0x01       /* Insert IP checksum */</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_POPTS_TXSM" data-ref="_M/E1000_TXD_POPTS_TXSM">E1000_TXD_POPTS_TXSM</dfn> 0x02       /* Insert TCP/UDP checksum */</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_EOP" data-ref="_M/E1000_TXD_CMD_EOP">E1000_TXD_CMD_EOP</dfn>    0x01000000 /* End of Packet */</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IFCS" data-ref="_M/E1000_TXD_CMD_IFCS">E1000_TXD_CMD_IFCS</dfn>   0x02000000 /* Insert FCS (Ethernet CRC) */</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IC" data-ref="_M/E1000_TXD_CMD_IC">E1000_TXD_CMD_IC</dfn>     0x04000000 /* Insert Checksum */</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_RS" data-ref="_M/E1000_TXD_CMD_RS">E1000_TXD_CMD_RS</dfn>     0x08000000 /* Report Status */</u></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_RPS" data-ref="_M/E1000_TXD_CMD_RPS">E1000_TXD_CMD_RPS</dfn>    0x10000000 /* Report Packet Sent */</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_DEXT" data-ref="_M/E1000_TXD_CMD_DEXT">E1000_TXD_CMD_DEXT</dfn>   0x20000000 /* Descriptor extension (0 = legacy) */</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_VLE" data-ref="_M/E1000_TXD_CMD_VLE">E1000_TXD_CMD_VLE</dfn>    0x40000000 /* Add VLAN tag */</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IDE" data-ref="_M/E1000_TXD_CMD_IDE">E1000_TXD_CMD_IDE</dfn>    0x80000000 /* Enable Tidv register */</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_DD" data-ref="_M/E1000_TXD_STAT_DD">E1000_TXD_STAT_DD</dfn>    0x00000001 /* Descriptor Done */</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_EC" data-ref="_M/E1000_TXD_STAT_EC">E1000_TXD_STAT_EC</dfn>    0x00000002 /* Excess Collisions */</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_LC" data-ref="_M/E1000_TXD_STAT_LC">E1000_TXD_STAT_LC</dfn>    0x00000004 /* Late Collisions */</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_TU" data-ref="_M/E1000_TXD_STAT_TU">E1000_TXD_STAT_TU</dfn>    0x00000008 /* Transmit underrun */</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_TCP" data-ref="_M/E1000_TXD_CMD_TCP">E1000_TXD_CMD_TCP</dfn>    0x01000000 /* TCP packet */</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IP" data-ref="_M/E1000_TXD_CMD_IP">E1000_TXD_CMD_IP</dfn>     0x02000000 /* IP packet */</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_TSE" data-ref="_M/E1000_TXD_CMD_TSE">E1000_TXD_CMD_TSE</dfn>    0x04000000 /* TCP Seg enable */</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_SNAP" data-ref="_M/E1000_TXD_CMD_SNAP">E1000_TXD_CMD_SNAP</dfn>   0x40000000 /* Update SNAP header */</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_TC" data-ref="_M/E1000_TXD_STAT_TC">E1000_TXD_STAT_TC</dfn>    0x00000004 /* Tx Underrun */</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_EXTCMD_TSTAMP" data-ref="_M/E1000_TXD_EXTCMD_TSTAMP">E1000_TXD_EXTCMD_TSTAMP</dfn> 0x00000010 /* IEEE1588 Timestamp packet */</u></td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td><i>/* Transmit Control */</i></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_RST" data-ref="_M/E1000_TCTL_RST">E1000_TCTL_RST</dfn>    0x00000001    /* software reset */</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EN" data-ref="_M/E1000_TCTL_EN">E1000_TCTL_EN</dfn>     0x00000002    /* enable tx */</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_BCE" data-ref="_M/E1000_TCTL_BCE">E1000_TCTL_BCE</dfn>    0x00000004    /* busy check enable */</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_PSP" data-ref="_M/E1000_TCTL_PSP">E1000_TCTL_PSP</dfn>    0x00000008    /* pad short packets */</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_CT" data-ref="_M/E1000_TCTL_CT">E1000_TCTL_CT</dfn>     0x00000ff0    /* collision threshold */</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_COLD" data-ref="_M/E1000_TCTL_COLD">E1000_TCTL_COLD</dfn>   0x003ff000    /* collision distance */</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_SWXOFF" data-ref="_M/E1000_TCTL_SWXOFF">E1000_TCTL_SWXOFF</dfn> 0x00400000    /* SW Xoff transmission */</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_PBE" data-ref="_M/E1000_TCTL_PBE">E1000_TCTL_PBE</dfn>    0x00800000    /* Packet Burst Enable */</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_RTLC" data-ref="_M/E1000_TCTL_RTLC">E1000_TCTL_RTLC</dfn>   0x01000000    /* Re-transmit on late collision */</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_NRTU" data-ref="_M/E1000_TCTL_NRTU">E1000_TCTL_NRTU</dfn>   0x02000000    /* No Re-transmit on underrun */</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_MULR" data-ref="_M/E1000_TCTL_MULR">E1000_TCTL_MULR</dfn>   0x10000000    /* Multiple request support */</u></td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td><i>/* Legacy Receive Descriptor */</i></td></tr>
<tr><th id="1023">1023</th><td><b>struct</b> <dfn class="type def" id="e1000_rx_desc" title='e1000_rx_desc' data-ref="e1000_rx_desc">e1000_rx_desc</dfn> {</td></tr>
<tr><th id="1024">1024</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="e1000_rx_desc::buffer_addr" title='e1000_rx_desc::buffer_addr' data-ref="e1000_rx_desc::buffer_addr">buffer_addr</dfn>; <i>/* Address of the descriptor's data buffer */</i></td></tr>
<tr><th id="1025">1025</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_rx_desc::length" title='e1000_rx_desc::length' data-ref="e1000_rx_desc::length">length</dfn>;     <i>/* Length of data DMAed into data buffer */</i></td></tr>
<tr><th id="1026">1026</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_rx_desc::csum" title='e1000_rx_desc::csum' data-ref="e1000_rx_desc::csum">csum</dfn>;       <i>/* Packet checksum */</i></td></tr>
<tr><th id="1027">1027</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_rx_desc::status" title='e1000_rx_desc::status' data-ref="e1000_rx_desc::status">status</dfn>;      <i>/* Descriptor status */</i></td></tr>
<tr><th id="1028">1028</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_rx_desc::errors" title='e1000_rx_desc::errors' data-ref="e1000_rx_desc::errors">errors</dfn>;      <i>/* Descriptor Errors */</i></td></tr>
<tr><th id="1029">1029</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_rx_desc::special" title='e1000_rx_desc::special' data-ref="e1000_rx_desc::special">special</dfn>;</td></tr>
<tr><th id="1030">1030</th><td>};</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td><i>/* Extended Receive Descriptor */</i></td></tr>
<tr><th id="1033">1033</th><td><b>union</b> <dfn class="type def" id="e1000_rx_desc_extended" title='e1000_rx_desc_extended' data-ref="e1000_rx_desc_extended">e1000_rx_desc_extended</dfn> {</td></tr>
<tr><th id="1034">1034</th><td>    <b>struct</b> {</td></tr>
<tr><th id="1035">1035</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="e1000_rx_desc_extended::(anonymous)::buffer_addr" title='e1000_rx_desc_extended::(anonymous struct)::buffer_addr' data-ref="e1000_rx_desc_extended::(anonymous)::buffer_addr">buffer_addr</dfn>;</td></tr>
<tr><th id="1036">1036</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="e1000_rx_desc_extended::(anonymous)::reserved" title='e1000_rx_desc_extended::(anonymous struct)::reserved' data-ref="e1000_rx_desc_extended::(anonymous)::reserved">reserved</dfn>;</td></tr>
<tr><th id="1037">1037</th><td>    } <dfn class="decl" id="e1000_rx_desc_extended::read" title='e1000_rx_desc_extended::read' data-ref="e1000_rx_desc_extended::read">read</dfn>;</td></tr>
<tr><th id="1038">1038</th><td>    <b>struct</b> {</td></tr>
<tr><th id="1039">1039</th><td>        <b>struct</b> {</td></tr>
<tr><th id="1040">1040</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::mrq" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::mrq' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::mrq">mrq</dfn>;           <i>/* Multiple Rx Queues */</i></td></tr>
<tr><th id="1041">1041</th><td>            <b>union</b> {</td></tr>
<tr><th id="1042">1042</th><td>                <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::(anonymous union)::rss' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss">rss</dfn>;       <i>/* RSS Hash */</i></td></tr>
<tr><th id="1043">1043</th><td>                <b>struct</b> {</td></tr>
<tr><th id="1044">1044</th><td>                    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::ip_id' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id">ip_id</dfn>; <i>/* IP id */</i></td></tr>
<tr><th id="1045">1045</th><td>                    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::csum' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum">csum</dfn>;  <i>/* Packet Checksum */</i></td></tr>
<tr><th id="1046">1046</th><td>                } <dfn class="decl" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::(anonymous union)::csum_ip' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip">csum_ip</dfn>;</td></tr>
<tr><th id="1047">1047</th><td>            } <dfn class="decl" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::hi_dword" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::hi_dword' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::hi_dword">hi_dword</dfn>;</td></tr>
<tr><th id="1048">1048</th><td>        } <dfn class="decl" id="e1000_rx_desc_extended::(anonymous)::lower" title='e1000_rx_desc_extended::(anonymous struct)::lower' data-ref="e1000_rx_desc_extended::(anonymous)::lower">lower</dfn>;</td></tr>
<tr><th id="1049">1049</th><td>        <b>struct</b> {</td></tr>
<tr><th id="1050">1050</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::status_error" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::status_error' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::status_error">status_error</dfn>;  <i>/* ext status/error */</i></td></tr>
<tr><th id="1051">1051</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::length" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::length' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::length">length</dfn>;</td></tr>
<tr><th id="1052">1052</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::vlan" title='e1000_rx_desc_extended::(anonymous struct)::(anonymous struct)::vlan' data-ref="e1000_rx_desc_extended::(anonymousstruct)::(anonymous)::vlan">vlan</dfn>;          <i>/* VLAN tag */</i></td></tr>
<tr><th id="1053">1053</th><td>        } <dfn class="decl" id="e1000_rx_desc_extended::(anonymous)::upper" title='e1000_rx_desc_extended::(anonymous struct)::upper' data-ref="e1000_rx_desc_extended::(anonymous)::upper">upper</dfn>;</td></tr>
<tr><th id="1054">1054</th><td>    } <dfn class="decl" id="e1000_rx_desc_extended::wb" title='e1000_rx_desc_extended::wb' data-ref="e1000_rx_desc_extended::wb">wb</dfn>;                           <i>/* writeback */</i></td></tr>
<tr><th id="1055">1055</th><td>};</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/MAX_PS_BUFFERS" data-ref="_M/MAX_PS_BUFFERS">MAX_PS_BUFFERS</dfn> 4</u></td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td><i>/* Number of packet split data buffers (not including the header buffer) */</i></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/PS_PAGE_BUFFERS" data-ref="_M/PS_PAGE_BUFFERS">PS_PAGE_BUFFERS</dfn>    (MAX_PS_BUFFERS - 1)</u></td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td><i>/* Receive Descriptor - Packet Split */</i></td></tr>
<tr><th id="1063">1063</th><td><b>union</b> <dfn class="type def" id="e1000_rx_desc_packet_split" title='e1000_rx_desc_packet_split' data-ref="e1000_rx_desc_packet_split">e1000_rx_desc_packet_split</dfn> {</td></tr>
<tr><th id="1064">1064</th><td>    <b>struct</b> {</td></tr>
<tr><th id="1065">1065</th><td>        <i>/* one buffer for protocol header(s), three data buffers */</i></td></tr>
<tr><th id="1066">1066</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymous)::buffer_addr" title='e1000_rx_desc_packet_split::(anonymous struct)::buffer_addr' data-ref="e1000_rx_desc_packet_split::(anonymous)::buffer_addr">buffer_addr</dfn>[<a class="macro" href="#1057" title="4" data-ref="_M/MAX_PS_BUFFERS">MAX_PS_BUFFERS</a>];</td></tr>
<tr><th id="1067">1067</th><td>    } <dfn class="decl" id="e1000_rx_desc_packet_split::read" title='e1000_rx_desc_packet_split::read' data-ref="e1000_rx_desc_packet_split::read">read</dfn>;</td></tr>
<tr><th id="1068">1068</th><td>    <b>struct</b> {</td></tr>
<tr><th id="1069">1069</th><td>        <b>struct</b> {</td></tr>
<tr><th id="1070">1070</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::mrq" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::mrq' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::mrq">mrq</dfn>;          <i>/* Multiple Rx Queues */</i></td></tr>
<tr><th id="1071">1071</th><td>            <b>union</b> {</td></tr>
<tr><th id="1072">1072</th><td>                <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::(anonymous union)::rss' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss">rss</dfn>;          <i>/* RSS Hash */</i></td></tr>
<tr><th id="1073">1073</th><td>                <b>struct</b> {</td></tr>
<tr><th id="1074">1074</th><td>                    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::ip_id' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id">ip_id</dfn>;    <i>/* IP id */</i></td></tr>
<tr><th id="1075">1075</th><td>                    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::csum' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum">csum</dfn>;     <i>/* Packet Checksum */</i></td></tr>
<tr><th id="1076">1076</th><td>                } <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::(anonymous union)::csum_ip' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip">csum_ip</dfn>;</td></tr>
<tr><th id="1077">1077</th><td>            } <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::hi_dword" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::hi_dword' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::hi_dword">hi_dword</dfn>;</td></tr>
<tr><th id="1078">1078</th><td>        } <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymous)::lower" title='e1000_rx_desc_packet_split::(anonymous struct)::lower' data-ref="e1000_rx_desc_packet_split::(anonymous)::lower">lower</dfn>;</td></tr>
<tr><th id="1079">1079</th><td>        <b>struct</b> {</td></tr>
<tr><th id="1080">1080</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::status_error" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::status_error' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::status_error">status_error</dfn>;     <i>/* ext status/error */</i></td></tr>
<tr><th id="1081">1081</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::length0" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::length0' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::length0">length0</dfn>;      <i>/* length of buffer 0 */</i></td></tr>
<tr><th id="1082">1082</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::vlan" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::vlan' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::vlan">vlan</dfn>;         <i>/* VLAN tag */</i></td></tr>
<tr><th id="1083">1083</th><td>        } <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymous)::middle" title='e1000_rx_desc_packet_split::(anonymous struct)::middle' data-ref="e1000_rx_desc_packet_split::(anonymous)::middle">middle</dfn>;</td></tr>
<tr><th id="1084">1084</th><td>        <b>struct</b> {</td></tr>
<tr><th id="1085">1085</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::header_status" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::header_status' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::header_status">header_status</dfn>;</td></tr>
<tr><th id="1086">1086</th><td>            <i>/* length of buffers 1-3 */</i></td></tr>
<tr><th id="1087">1087</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::length" title='e1000_rx_desc_packet_split::(anonymous struct)::(anonymous struct)::length' data-ref="e1000_rx_desc_packet_split::(anonymousstruct)::(anonymous)::length">length</dfn>[<a class="macro" href="#1060" title="(4 - 1)" data-ref="_M/PS_PAGE_BUFFERS">PS_PAGE_BUFFERS</a>];</td></tr>
<tr><th id="1088">1088</th><td>        } <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymous)::upper" title='e1000_rx_desc_packet_split::(anonymous struct)::upper' data-ref="e1000_rx_desc_packet_split::(anonymous)::upper">upper</dfn>;</td></tr>
<tr><th id="1089">1089</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="e1000_rx_desc_packet_split::(anonymous)::reserved" title='e1000_rx_desc_packet_split::(anonymous struct)::reserved' data-ref="e1000_rx_desc_packet_split::(anonymous)::reserved">reserved</dfn>;</td></tr>
<tr><th id="1090">1090</th><td>    } <dfn class="decl" id="e1000_rx_desc_packet_split::wb" title='e1000_rx_desc_packet_split::wb' data-ref="e1000_rx_desc_packet_split::wb">wb</dfn>; <i>/* writeback */</i></td></tr>
<tr><th id="1091">1091</th><td>};</td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td><i>/* Receive Checksum Control bits */</i></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_IPOFLD" data-ref="_M/E1000_RXCSUM_IPOFLD">E1000_RXCSUM_IPOFLD</dfn>     0x100   /* IP Checksum Offload Enable */</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_TUOFLD" data-ref="_M/E1000_RXCSUM_TUOFLD">E1000_RXCSUM_TUOFLD</dfn>     0x200   /* TCP/UDP Checksum Offload Enable */</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_PCSD" data-ref="_M/E1000_RXCSUM_PCSD">E1000_RXCSUM_PCSD</dfn>       0x2000  /* Packet Checksum Disable */</u></td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td><u>#define <dfn class="macro" id="_M/E1000_RING_DESC_LEN" data-ref="_M/E1000_RING_DESC_LEN">E1000_RING_DESC_LEN</dfn>       (16)</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/E1000_RING_DESC_LEN_SHIFT" data-ref="_M/E1000_RING_DESC_LEN_SHIFT">E1000_RING_DESC_LEN_SHIFT</dfn> (4)</u></td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><u>#define <dfn class="macro" id="_M/E1000_MIN_RX_DESC_LEN" data-ref="_M/E1000_MIN_RX_DESC_LEN">E1000_MIN_RX_DESC_LEN</dfn>   E1000_RING_DESC_LEN</u></td></tr>
<tr><th id="1102">1102</th><td><u>#define <dfn class="macro" id="_M/E1000_MAX_RX_DESC_LEN" data-ref="_M/E1000_MAX_RX_DESC_LEN">E1000_MAX_RX_DESC_LEN</dfn>   (sizeof(union e1000_rx_desc_packet_split))</u></td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td><i>/* Receive Descriptor bit definitions */</i></td></tr>
<tr><th id="1105">1105</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_DD" data-ref="_M/E1000_RXD_STAT_DD">E1000_RXD_STAT_DD</dfn>       0x01    /* Descriptor Done */</u></td></tr>
<tr><th id="1106">1106</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_EOP" data-ref="_M/E1000_RXD_STAT_EOP">E1000_RXD_STAT_EOP</dfn>      0x02    /* End of Packet */</u></td></tr>
<tr><th id="1107">1107</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_IXSM" data-ref="_M/E1000_RXD_STAT_IXSM">E1000_RXD_STAT_IXSM</dfn>     0x04    /* Ignore checksum */</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_VP" data-ref="_M/E1000_RXD_STAT_VP">E1000_RXD_STAT_VP</dfn>       0x08    /* IEEE VLAN Packet */</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_UDPCS" data-ref="_M/E1000_RXD_STAT_UDPCS">E1000_RXD_STAT_UDPCS</dfn>    0x10    /* UDP xsum caculated */</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_TCPCS" data-ref="_M/E1000_RXD_STAT_TCPCS">E1000_RXD_STAT_TCPCS</dfn>    0x20    /* TCP xsum calculated */</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_IPCS" data-ref="_M/E1000_RXD_STAT_IPCS">E1000_RXD_STAT_IPCS</dfn>     0x40    /* IP xsum calculated */</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_PIF" data-ref="_M/E1000_RXD_STAT_PIF">E1000_RXD_STAT_PIF</dfn>      0x80    /* passed in-exact filter */</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_IPIDV" data-ref="_M/E1000_RXD_STAT_IPIDV">E1000_RXD_STAT_IPIDV</dfn>    0x200   /* IP identification valid */</u></td></tr>
<tr><th id="1114">1114</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_UDPV" data-ref="_M/E1000_RXD_STAT_UDPV">E1000_RXD_STAT_UDPV</dfn>     0x400   /* Valid UDP checksum */</u></td></tr>
<tr><th id="1115">1115</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_ACK" data-ref="_M/E1000_RXD_STAT_ACK">E1000_RXD_STAT_ACK</dfn>      0x8000  /* ACK Packet indication */</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_CE" data-ref="_M/E1000_RXD_ERR_CE">E1000_RXD_ERR_CE</dfn>        0x01    /* CRC Error */</u></td></tr>
<tr><th id="1117">1117</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_SE" data-ref="_M/E1000_RXD_ERR_SE">E1000_RXD_ERR_SE</dfn>        0x02    /* Symbol Error */</u></td></tr>
<tr><th id="1118">1118</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_SEQ" data-ref="_M/E1000_RXD_ERR_SEQ">E1000_RXD_ERR_SEQ</dfn>       0x04    /* Sequence Error */</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_CXE" data-ref="_M/E1000_RXD_ERR_CXE">E1000_RXD_ERR_CXE</dfn>       0x10    /* Carrier Extension Error */</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_TCPE" data-ref="_M/E1000_RXD_ERR_TCPE">E1000_RXD_ERR_TCPE</dfn>      0x20    /* TCP/UDP Checksum Error */</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_IPE" data-ref="_M/E1000_RXD_ERR_IPE">E1000_RXD_ERR_IPE</dfn>       0x40    /* IP Checksum Error */</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_RXE" data-ref="_M/E1000_RXD_ERR_RXE">E1000_RXD_ERR_RXE</dfn>       0x80    /* Rx Data Error */</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_SPC_VLAN_MASK" data-ref="_M/E1000_RXD_SPC_VLAN_MASK">E1000_RXD_SPC_VLAN_MASK</dfn> 0x0FFF  /* VLAN ID is in lower 12 bits */</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_SPC_PRI_MASK" data-ref="_M/E1000_RXD_SPC_PRI_MASK">E1000_RXD_SPC_PRI_MASK</dfn>  0xE000  /* Priority is in upper 3 bits */</u></td></tr>
<tr><th id="1125">1125</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_SPC_PRI_SHIFT" data-ref="_M/E1000_RXD_SPC_PRI_SHIFT">E1000_RXD_SPC_PRI_SHIFT</dfn> 13</u></td></tr>
<tr><th id="1126">1126</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_SPC_CFI_MASK" data-ref="_M/E1000_RXD_SPC_CFI_MASK">E1000_RXD_SPC_CFI_MASK</dfn>  0x1000  /* CFI is bit 12 */</u></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_SPC_CFI_SHIFT" data-ref="_M/E1000_RXD_SPC_CFI_SHIFT">E1000_RXD_SPC_CFI_SHIFT</dfn> 12</u></td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td><i>/* RX packet types */</i></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_PKT_MAC" data-ref="_M/E1000_RXD_PKT_MAC">E1000_RXD_PKT_MAC</dfn>       (0)</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_PKT_IP4" data-ref="_M/E1000_RXD_PKT_IP4">E1000_RXD_PKT_IP4</dfn>       (1)</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_PKT_IP4_XDP" data-ref="_M/E1000_RXD_PKT_IP4_XDP">E1000_RXD_PKT_IP4_XDP</dfn>   (2)</u></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_PKT_IP6" data-ref="_M/E1000_RXD_PKT_IP6">E1000_RXD_PKT_IP6</dfn>       (5)</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_PKT_IP6_XDP" data-ref="_M/E1000_RXD_PKT_IP6_XDP">E1000_RXD_PKT_IP6_XDP</dfn>   (6)</u></td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_PKT_TYPE" data-ref="_M/E1000_RXD_PKT_TYPE">E1000_RXD_PKT_TYPE</dfn>(t) ((t) &lt;&lt; 16)</u></td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_CE" data-ref="_M/E1000_RXDEXT_STATERR_CE">E1000_RXDEXT_STATERR_CE</dfn>    0x01000000</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_SE" data-ref="_M/E1000_RXDEXT_STATERR_SE">E1000_RXDEXT_STATERR_SE</dfn>    0x02000000</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_SEQ" data-ref="_M/E1000_RXDEXT_STATERR_SEQ">E1000_RXDEXT_STATERR_SEQ</dfn>   0x04000000</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_CXE" data-ref="_M/E1000_RXDEXT_STATERR_CXE">E1000_RXDEXT_STATERR_CXE</dfn>   0x10000000</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_TCPE" data-ref="_M/E1000_RXDEXT_STATERR_TCPE">E1000_RXDEXT_STATERR_TCPE</dfn>  0x20000000</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_IPE" data-ref="_M/E1000_RXDEXT_STATERR_IPE">E1000_RXDEXT_STATERR_IPE</dfn>   0x40000000</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_RXE" data-ref="_M/E1000_RXDEXT_STATERR_RXE">E1000_RXDEXT_STATERR_RXE</dfn>   0x80000000</u></td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDPS_HDRSTAT_HDRSP" data-ref="_M/E1000_RXDPS_HDRSTAT_HDRSP">E1000_RXDPS_HDRSTAT_HDRSP</dfn>        0x00008000</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDPS_HDRSTAT_HDRLEN_MASK" data-ref="_M/E1000_RXDPS_HDRSTAT_HDRLEN_MASK">E1000_RXDPS_HDRSTAT_HDRLEN_MASK</dfn>  0x000003FF</u></td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td><i>/* Receive Address */</i></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH_AV" data-ref="_M/E1000_RAH_AV">E1000_RAH_AV</dfn>  0x80000000        /* Receive descriptor valid */</u></td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td><i>/* Offload Context Descriptor */</i></td></tr>
<tr><th id="1153">1153</th><td><b>struct</b> <dfn class="type def" id="e1000_context_desc" title='e1000_context_desc' data-ref="e1000_context_desc">e1000_context_desc</dfn> {</td></tr>
<tr><th id="1154">1154</th><td>    <b>union</b> {</td></tr>
<tr><th id="1155">1155</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="e1000_context_desc::(anonymous)::ip_config" title='e1000_context_desc::(anonymous union)::ip_config' data-ref="e1000_context_desc::(anonymous)::ip_config">ip_config</dfn>;</td></tr>
<tr><th id="1156">1156</th><td>        <b>struct</b> {</td></tr>
<tr><th id="1157">1157</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_context_desc::(anonymousunion)::(anonymous)::ipcss" title='e1000_context_desc::(anonymous union)::(anonymous struct)::ipcss' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::ipcss">ipcss</dfn>;      <i>/* IP checksum start */</i></td></tr>
<tr><th id="1158">1158</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_context_desc::(anonymousunion)::(anonymous)::ipcso" title='e1000_context_desc::(anonymous union)::(anonymous struct)::ipcso' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::ipcso">ipcso</dfn>;      <i>/* IP checksum offset */</i></td></tr>
<tr><th id="1159">1159</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_context_desc::(anonymousunion)::(anonymous)::ipcse" title='e1000_context_desc::(anonymous union)::(anonymous struct)::ipcse' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::ipcse">ipcse</dfn>;     <i>/* IP checksum end */</i></td></tr>
<tr><th id="1160">1160</th><td>        } <dfn class="decl" id="e1000_context_desc::(anonymous)::ip_fields" title='e1000_context_desc::(anonymous union)::ip_fields' data-ref="e1000_context_desc::(anonymous)::ip_fields">ip_fields</dfn>;</td></tr>
<tr><th id="1161">1161</th><td>    } <dfn class="decl" id="e1000_context_desc::lower_setup" title='e1000_context_desc::lower_setup' data-ref="e1000_context_desc::lower_setup">lower_setup</dfn>;</td></tr>
<tr><th id="1162">1162</th><td>    <b>union</b> {</td></tr>
<tr><th id="1163">1163</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="e1000_context_desc::(anonymous)::tcp_config" title='e1000_context_desc::(anonymous union)::tcp_config' data-ref="e1000_context_desc::(anonymous)::tcp_config">tcp_config</dfn>;</td></tr>
<tr><th id="1164">1164</th><td>        <b>struct</b> {</td></tr>
<tr><th id="1165">1165</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_context_desc::(anonymousunion)::(anonymous)::tucss" title='e1000_context_desc::(anonymous union)::(anonymous struct)::tucss' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::tucss">tucss</dfn>;      <i>/* TCP checksum start */</i></td></tr>
<tr><th id="1166">1166</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_context_desc::(anonymousunion)::(anonymous)::tucso" title='e1000_context_desc::(anonymous union)::(anonymous struct)::tucso' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::tucso">tucso</dfn>;      <i>/* TCP checksum offset */</i></td></tr>
<tr><th id="1167">1167</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_context_desc::(anonymousunion)::(anonymous)::tucse" title='e1000_context_desc::(anonymous union)::(anonymous struct)::tucse' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::tucse">tucse</dfn>;     <i>/* TCP checksum end */</i></td></tr>
<tr><th id="1168">1168</th><td>        } <dfn class="decl" id="e1000_context_desc::(anonymous)::tcp_fields" title='e1000_context_desc::(anonymous union)::tcp_fields' data-ref="e1000_context_desc::(anonymous)::tcp_fields">tcp_fields</dfn>;</td></tr>
<tr><th id="1169">1169</th><td>    } <dfn class="decl" id="e1000_context_desc::upper_setup" title='e1000_context_desc::upper_setup' data-ref="e1000_context_desc::upper_setup">upper_setup</dfn>;</td></tr>
<tr><th id="1170">1170</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="e1000_context_desc::cmd_and_length" title='e1000_context_desc::cmd_and_length' data-ref="e1000_context_desc::cmd_and_length">cmd_and_length</dfn>;    <i>/* */</i></td></tr>
<tr><th id="1171">1171</th><td>    <b>union</b> {</td></tr>
<tr><th id="1172">1172</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="e1000_context_desc::(anonymous)::data" title='e1000_context_desc::(anonymous union)::data' data-ref="e1000_context_desc::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="1173">1173</th><td>        <b>struct</b> {</td></tr>
<tr><th id="1174">1174</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_context_desc::(anonymousunion)::(anonymous)::status" title='e1000_context_desc::(anonymous union)::(anonymous struct)::status' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::status">status</dfn>;     <i>/* Descriptor status */</i></td></tr>
<tr><th id="1175">1175</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_context_desc::(anonymousunion)::(anonymous)::hdr_len" title='e1000_context_desc::(anonymous union)::(anonymous struct)::hdr_len' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::hdr_len">hdr_len</dfn>;    <i>/* Header length */</i></td></tr>
<tr><th id="1176">1176</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_context_desc::(anonymousunion)::(anonymous)::mss" title='e1000_context_desc::(anonymous union)::(anonymous struct)::mss' data-ref="e1000_context_desc::(anonymousunion)::(anonymous)::mss">mss</dfn>;       <i>/* Maximum segment size */</i></td></tr>
<tr><th id="1177">1177</th><td>        } <dfn class="decl" id="e1000_context_desc::(anonymous)::fields" title='e1000_context_desc::(anonymous union)::fields' data-ref="e1000_context_desc::(anonymous)::fields">fields</dfn>;</td></tr>
<tr><th id="1178">1178</th><td>    } <dfn class="decl" id="e1000_context_desc::tcp_seg_setup" title='e1000_context_desc::tcp_seg_setup' data-ref="e1000_context_desc::tcp_seg_setup">tcp_seg_setup</dfn>;</td></tr>
<tr><th id="1179">1179</th><td>};</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td><i>/* Offload data descriptor */</i></td></tr>
<tr><th id="1182">1182</th><td><b>struct</b> <dfn class="type def" id="e1000_data_desc" title='e1000_data_desc' data-ref="e1000_data_desc">e1000_data_desc</dfn> {</td></tr>
<tr><th id="1183">1183</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="e1000_data_desc::buffer_addr" title='e1000_data_desc::buffer_addr' data-ref="e1000_data_desc::buffer_addr">buffer_addr</dfn>;       <i>/* Address of the descriptor's buffer address */</i></td></tr>
<tr><th id="1184">1184</th><td>    <b>union</b> {</td></tr>
<tr><th id="1185">1185</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="e1000_data_desc::(anonymous)::data" title='e1000_data_desc::(anonymous union)::data' data-ref="e1000_data_desc::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="1186">1186</th><td>        <b>struct</b> {</td></tr>
<tr><th id="1187">1187</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_data_desc::(anonymousunion)::(anonymous)::length" title='e1000_data_desc::(anonymous union)::(anonymous struct)::length' data-ref="e1000_data_desc::(anonymousunion)::(anonymous)::length">length</dfn>;    <i>/* Data buffer length */</i></td></tr>
<tr><th id="1188">1188</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_data_desc::(anonymousunion)::(anonymous)::typ_len_ext" title='e1000_data_desc::(anonymous union)::(anonymous struct)::typ_len_ext' data-ref="e1000_data_desc::(anonymousunion)::(anonymous)::typ_len_ext">typ_len_ext</dfn>;        <i>/* */</i></td></tr>
<tr><th id="1189">1189</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_data_desc::(anonymousunion)::(anonymous)::cmd" title='e1000_data_desc::(anonymous union)::(anonymous struct)::cmd' data-ref="e1000_data_desc::(anonymousunion)::(anonymous)::cmd">cmd</dfn>;        <i>/* */</i></td></tr>
<tr><th id="1190">1190</th><td>        } <dfn class="decl" id="e1000_data_desc::(anonymous)::flags" title='e1000_data_desc::(anonymous union)::flags' data-ref="e1000_data_desc::(anonymous)::flags">flags</dfn>;</td></tr>
<tr><th id="1191">1191</th><td>    } <dfn class="decl" id="e1000_data_desc::lower" title='e1000_data_desc::lower' data-ref="e1000_data_desc::lower">lower</dfn>;</td></tr>
<tr><th id="1192">1192</th><td>    <b>union</b> {</td></tr>
<tr><th id="1193">1193</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="e1000_data_desc::(anonymous)::data" title='e1000_data_desc::(anonymous union)::data' data-ref="e1000_data_desc::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="1194">1194</th><td>        <b>struct</b> {</td></tr>
<tr><th id="1195">1195</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_data_desc::(anonymousunion)::(anonymous)::status" title='e1000_data_desc::(anonymous union)::(anonymous struct)::status' data-ref="e1000_data_desc::(anonymousunion)::(anonymous)::status">status</dfn>;     <i>/* Descriptor status */</i></td></tr>
<tr><th id="1196">1196</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="e1000_data_desc::(anonymousunion)::(anonymous)::popts" title='e1000_data_desc::(anonymous union)::(anonymous struct)::popts' data-ref="e1000_data_desc::(anonymousunion)::(anonymous)::popts">popts</dfn>;      <i>/* Packet Options */</i></td></tr>
<tr><th id="1197">1197</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="e1000_data_desc::(anonymousunion)::(anonymous)::special" title='e1000_data_desc::(anonymous union)::(anonymous struct)::special' data-ref="e1000_data_desc::(anonymousunion)::(anonymous)::special">special</dfn>;   <i>/* */</i></td></tr>
<tr><th id="1198">1198</th><td>        } <dfn class="decl" id="e1000_data_desc::(anonymous)::fields" title='e1000_data_desc::(anonymous union)::fields' data-ref="e1000_data_desc::(anonymous)::fields">fields</dfn>;</td></tr>
<tr><th id="1199">1199</th><td>    } <dfn class="decl" id="e1000_data_desc::upper" title='e1000_data_desc::upper' data-ref="e1000_data_desc::upper">upper</dfn>;</td></tr>
<tr><th id="1200">1200</th><td>};</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td><i>/* Management Control */</i></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMBUS_EN" data-ref="_M/E1000_MANC_SMBUS_EN">E1000_MANC_SMBUS_EN</dfn>      0x00000001 /* SMBus Enabled - RO */</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_ASF_EN" data-ref="_M/E1000_MANC_ASF_EN">E1000_MANC_ASF_EN</dfn>        0x00000002 /* ASF Enabled - RO */</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_R_ON_FORCE" data-ref="_M/E1000_MANC_R_ON_FORCE">E1000_MANC_R_ON_FORCE</dfn>    0x00000004 /* Reset on Force TCO - RO */</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_RMCP_EN" data-ref="_M/E1000_MANC_RMCP_EN">E1000_MANC_RMCP_EN</dfn>       0x00000100 /* Enable RCMP 026Fh Filtering */</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_0298_EN" data-ref="_M/E1000_MANC_0298_EN">E1000_MANC_0298_EN</dfn>       0x00000200 /* Enable RCMP 0298h Filtering */</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_IPV4_EN" data-ref="_M/E1000_MANC_IPV4_EN">E1000_MANC_IPV4_EN</dfn>       0x00000400 /* Enable IPv4 */</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_IPV6_EN" data-ref="_M/E1000_MANC_IPV6_EN">E1000_MANC_IPV6_EN</dfn>       0x00000800 /* Enable IPv6 */</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SNAP_EN" data-ref="_M/E1000_MANC_SNAP_EN">E1000_MANC_SNAP_EN</dfn>       0x00001000 /* Accept LLC/SNAP */</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_ARP_EN" data-ref="_M/E1000_MANC_ARP_EN">E1000_MANC_ARP_EN</dfn>        0x00002000 /* Enable ARP Request Filtering */</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_NEIGHBOR_EN" data-ref="_M/E1000_MANC_NEIGHBOR_EN">E1000_MANC_NEIGHBOR_EN</dfn>   0x00004000 /* Enable Neighbor Discovery</u></td></tr>
<tr><th id="1213">1213</th><td><u>                                             * Filtering */</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_ARP_RES_EN" data-ref="_M/E1000_MANC_ARP_RES_EN">E1000_MANC_ARP_RES_EN</dfn>    0x00008000 /* Enable ARP response Filtering */</u></td></tr>
<tr><th id="1215">1215</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_DIS_IP_CHK_ARP" data-ref="_M/E1000_MANC_DIS_IP_CHK_ARP">E1000_MANC_DIS_IP_CHK_ARP</dfn>  0x10000000 /* Disable IP address chacking */</u></td></tr>
<tr><th id="1216">1216</th><td>                                              <i>/*for ARP packets - in 82574 */</i></td></tr>
<tr><th id="1217">1217</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_TCO_RESET" data-ref="_M/E1000_MANC_TCO_RESET">E1000_MANC_TCO_RESET</dfn>     0x00010000 /* TCO Reset Occurred */</u></td></tr>
<tr><th id="1218">1218</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_RCV_TCO_EN" data-ref="_M/E1000_MANC_RCV_TCO_EN">E1000_MANC_RCV_TCO_EN</dfn>    0x00020000 /* Receive TCO Packets Enabled */</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_REPORT_STATUS" data-ref="_M/E1000_MANC_REPORT_STATUS">E1000_MANC_REPORT_STATUS</dfn> 0x00040000 /* Status Reporting Enabled */</u></td></tr>
<tr><th id="1220">1220</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_RCV_ALL" data-ref="_M/E1000_MANC_RCV_ALL">E1000_MANC_RCV_ALL</dfn>       0x00080000 /* Receive All Enabled */</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_BLK_PHY_RST_ON_IDE" data-ref="_M/E1000_MANC_BLK_PHY_RST_ON_IDE">E1000_MANC_BLK_PHY_RST_ON_IDE</dfn>   0x00040000 /* Block phy resets */</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_EN_MAC_ADDR_FILTER" data-ref="_M/E1000_MANC_EN_MAC_ADDR_FILTER">E1000_MANC_EN_MAC_ADDR_FILTER</dfn>   0x00100000 /* Enable MAC address</u></td></tr>
<tr><th id="1223">1223</th><td><u>                                                    * filtering */</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_EN_MNG2HOST" data-ref="_M/E1000_MANC_EN_MNG2HOST">E1000_MANC_EN_MNG2HOST</dfn>   0x00200000 /* Enable MNG packets to host</u></td></tr>
<tr><th id="1225">1225</th><td><u>                                             * memory */</u></td></tr>
<tr><th id="1226">1226</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_EN_IP_ADDR_FILTER" data-ref="_M/E1000_MANC_EN_IP_ADDR_FILTER">E1000_MANC_EN_IP_ADDR_FILTER</dfn>    0x00400000 /* Enable IP address</u></td></tr>
<tr><th id="1227">1227</th><td><u>                                                    * filtering */</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_EN_XSUM_FILTER" data-ref="_M/E1000_MANC_EN_XSUM_FILTER">E1000_MANC_EN_XSUM_FILTER</dfn>   0x00800000 /* Enable checksum filtering */</u></td></tr>
<tr><th id="1229">1229</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_BR_EN" data-ref="_M/E1000_MANC_BR_EN">E1000_MANC_BR_EN</dfn>         0x01000000 /* Enable broadcast filtering */</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_REQ" data-ref="_M/E1000_MANC_SMB_REQ">E1000_MANC_SMB_REQ</dfn>       0x01000000 /* SMBus Request */</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_GNT" data-ref="_M/E1000_MANC_SMB_GNT">E1000_MANC_SMB_GNT</dfn>       0x02000000 /* SMBus Grant */</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_CLK_IN" data-ref="_M/E1000_MANC_SMB_CLK_IN">E1000_MANC_SMB_CLK_IN</dfn>    0x04000000 /* SMBus Clock In */</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_DATA_IN" data-ref="_M/E1000_MANC_SMB_DATA_IN">E1000_MANC_SMB_DATA_IN</dfn>   0x08000000 /* SMBus Data In */</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_DATA_OUT" data-ref="_M/E1000_MANC_SMB_DATA_OUT">E1000_MANC_SMB_DATA_OUT</dfn>  0x10000000 /* SMBus Data Out */</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_CLK_OUT" data-ref="_M/E1000_MANC_SMB_CLK_OUT">E1000_MANC_SMB_CLK_OUT</dfn>   0x20000000 /* SMBus Clock Out */</u></td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_DATA_OUT_SHIFT" data-ref="_M/E1000_MANC_SMB_DATA_OUT_SHIFT">E1000_MANC_SMB_DATA_OUT_SHIFT</dfn>  28 /* SMBus Data Out Shift */</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMB_CLK_OUT_SHIFT" data-ref="_M/E1000_MANC_SMB_CLK_OUT_SHIFT">E1000_MANC_SMB_CLK_OUT_SHIFT</dfn>   29 /* SMBus Clock Out Shift */</u></td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td><i>/* FACTPS Control */</i></td></tr>
<tr><th id="1241">1241</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS_LAN0_ON" data-ref="_M/E1000_FACTPS_LAN0_ON">E1000_FACTPS_LAN0_ON</dfn>     0x00000004 /* Lan 0 enable */</u></td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td><i>/* For checksumming, the sum of all words in the EEPROM should equal 0xBABA. */</i></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SUM" data-ref="_M/EEPROM_SUM">EEPROM_SUM</dfn> 0xBABA</u></td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td><i>/* I/O-Mapped Access to Internal Registers, Memories, and Flash */</i></td></tr>
<tr><th id="1247">1247</th><td><u>#define <dfn class="macro" id="_M/E1000_IOADDR" data-ref="_M/E1000_IOADDR">E1000_IOADDR</dfn> 0x00</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/E1000_IODATA" data-ref="_M/E1000_IODATA">E1000_IODATA</dfn> 0x04</u></td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td><u>#<span data-ppcond="32">endif</span> /* HW_E1000_REGS_H */</u></td></tr>
<tr><th id="1251">1251</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='e1000.c.html'>codebrowser/hw/net/e1000.c</a><br/>Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
