# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TX_TX_tb_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Henrique/Desktop/Tb\ TX_RX/ATV2-Henrique/RX {C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX/SIPO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:36 on Jan 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX" C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX/SIPO.v 
# -- Compiling module SIPO
# 
# Top level modules:
# 	SIPO
# End time: 17:31:36 on Jan 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Henrique/Desktop/Tb\ TX_RX/ATV2-Henrique/RX {C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX/RX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:36 on Jan 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX" C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX/RX.v 
# -- Compiling module RX
# 
# Top level modules:
# 	RX
# End time: 17:31:36 on Jan 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Henrique/Desktop/Tb\ TX_RX/ATV2-Henrique/RX {C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX/FFJK.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:36 on Jan 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX" C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX/FFJK.v 
# -- Compiling module FFJK
# 
# Top level modules:
# 	FFJK
# End time: 17:31:36 on Jan 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Henrique/Desktop/Tb\ TX_RX/ATV2-Henrique/RX {C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX/FFD.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:36 on Jan 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX" C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX/FFD.v 
# -- Compiling module FFD
# 
# Top level modules:
# 	FFD
# End time: 17:31:36 on Jan 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Henrique/Desktop/Tb\ TX_RX/ATV2-Henrique/RX {C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX/demutex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:36 on Jan 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX" C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX/demutex.v 
# -- Compiling module demutex
# 
# Top level modules:
# 	demutex
# End time: 17:31:36 on Jan 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Henrique/Desktop/Tb\ TX_RX/ATV2-Henrique/RX {C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX/contador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:36 on Jan 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX" C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/RX/contador.v 
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 17:31:36 on Jan 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Henrique/Desktop/Tb\ TX_RX/ATV2-Henrique/TX {C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/TX/TX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:36 on Jan 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/TX" C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/TX/TX.v 
# -- Compiling module TX
# 
# Top level modules:
# 	TX
# End time: 17:31:37 on Jan 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Henrique/Desktop/Tb\ TX_RX/ATV2-Henrique/TX {C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/TX/RegParSer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:37 on Jan 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/TX" C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/TX/RegParSer.v 
# -- Compiling module RegParSer
# 
# Top level modules:
# 	RegParSer
# End time: 17:31:37 on Jan 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Henrique/Desktop/Tb\ TX_RX/ATV2-Henrique/TX {C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/TX/mutex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:37 on Jan 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/TX" C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/TX/mutex.v 
# -- Compiling module mutex
# 
# Top level modules:
# 	mutex
# End time: 17:31:37 on Jan 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Henrique/Desktop/Tb\ TX_RX/ATV2-Henrique/TX_RX {C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/TX_RX/TX_RX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:37 on Jan 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/TX_RX" C:/Users/Henrique/Desktop/Tb TX_RX/ATV2-Henrique/TX_RX/TX_RX.v 
# -- Compiling module TX_RX
# 
# Top level modules:
# 	TX_RX
# End time: 17:31:37 on Jan 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Henrique/Desktop/Tb\ TX_RX {C:/Users/Henrique/Desktop/Tb TX_RX/RX_TX_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:37 on Jan 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Henrique/Desktop/Tb TX_RX" C:/Users/Henrique/Desktop/Tb TX_RX/RX_TX_tb.v 
# -- Compiling module RX_TX_tb
# 
# Top level modules:
# 	RX_TX_tb
# End time: 17:31:37 on Jan 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  RX_TX_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" RX_TX_tb 
# Start time: 17:31:37 on Jan 04,2022
# Loading work.RX_TX_tb
# Loading work.TX_RX
# Loading work.TX
# Loading work.RegParSer
# Loading work.FFD
# Loading work.contador
# Loading work.FFJK
# Loading work.mutex
# Loading work.RX
# Loading work.SIPO
# Loading work.demutex
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1500 ns
# End time: 17:40:12 on Jan 04,2022, Elapsed time: 0:08:35
# Errors: 0, Warnings: 0
