-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_1d_cl_array_array_ap_fixed_16u_config2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    data_V_data_V_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_V_TVALID : IN STD_LOGIC;
    data_V_data_V_TREADY : OUT STD_LOGIC;
    res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_0_V_full_n : IN STD_LOGIC;
    res_V_data_0_V_write : OUT STD_LOGIC;
    res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_1_V_full_n : IN STD_LOGIC;
    res_V_data_1_V_write : OUT STD_LOGIC;
    res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_2_V_full_n : IN STD_LOGIC;
    res_V_data_2_V_write : OUT STD_LOGIC;
    res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_3_V_full_n : IN STD_LOGIC;
    res_V_data_3_V_write : OUT STD_LOGIC;
    res_V_data_4_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_4_V_full_n : IN STD_LOGIC;
    res_V_data_4_V_write : OUT STD_LOGIC;
    res_V_data_5_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_5_V_full_n : IN STD_LOGIC;
    res_V_data_5_V_write : OUT STD_LOGIC;
    res_V_data_6_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_6_V_full_n : IN STD_LOGIC;
    res_V_data_6_V_write : OUT STD_LOGIC;
    res_V_data_7_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_7_V_full_n : IN STD_LOGIC;
    res_V_data_7_V_write : OUT STD_LOGIC;
    res_V_data_8_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_8_V_full_n : IN STD_LOGIC;
    res_V_data_8_V_write : OUT STD_LOGIC;
    res_V_data_9_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_9_V_full_n : IN STD_LOGIC;
    res_V_data_9_V_write : OUT STD_LOGIC;
    res_V_data_10_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_10_V_full_n : IN STD_LOGIC;
    res_V_data_10_V_write : OUT STD_LOGIC;
    res_V_data_11_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_11_V_full_n : IN STD_LOGIC;
    res_V_data_11_V_write : OUT STD_LOGIC;
    res_V_data_12_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_12_V_full_n : IN STD_LOGIC;
    res_V_data_12_V_write : OUT STD_LOGIC;
    res_V_data_13_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_13_V_full_n : IN STD_LOGIC;
    res_V_data_13_V_write : OUT STD_LOGIC;
    res_V_data_14_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_14_V_full_n : IN STD_LOGIC;
    res_V_data_14_V_write : OUT STD_LOGIC;
    res_V_data_15_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_15_V_full_n : IN STD_LOGIC;
    res_V_data_15_V_write : OUT STD_LOGIC );
end;


architecture behav of conv_1d_cl_array_array_ap_fixed_16u_config2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_D : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001101";
    constant ap_const_lv16_FFB6 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110110";
    constant ap_const_lv16_79 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001111001";
    constant ap_const_lv16_58 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001011000";
    constant ap_const_lv16_74 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001110100";
    constant ap_const_lv16_FFB5 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110101";
    constant ap_const_lv16_7F : STD_LOGIC_VECTOR (15 downto 0) := "0000000001111111";
    constant ap_const_lv16_FFD2 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111010010";
    constant ap_const_lv16_80 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_const_lv16_93 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010010011";
    constant ap_const_lv16_87 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000111";
    constant ap_const_lv16_FFC2 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111000010";
    constant ap_const_lv16_FF5A : STD_LOGIC_VECTOR (15 downto 0) := "1111111101011010";
    constant ap_const_lv16_FFC7 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111000111";
    constant ap_const_lv16_FFD1 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111010001";
    constant ap_const_lv16_66 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001100110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_C6 : STD_LOGIC_VECTOR (7 downto 0) := "11000110";
    constant ap_const_lv8_C7 : STD_LOGIC_VECTOR (7 downto 0) := "11000111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal outidx_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal outidx_ce0 : STD_LOGIC;
    signal outidx_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal w2_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal w2_V_ce0 : STD_LOGIC;
    signal w2_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal data_V_data_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal res_V_data_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal p_Result_s_reg_2016 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_V_data_1_V_blk_n : STD_LOGIC;
    signal res_V_data_2_V_blk_n : STD_LOGIC;
    signal res_V_data_3_V_blk_n : STD_LOGIC;
    signal res_V_data_4_V_blk_n : STD_LOGIC;
    signal res_V_data_5_V_blk_n : STD_LOGIC;
    signal res_V_data_6_V_blk_n : STD_LOGIC;
    signal res_V_data_7_V_blk_n : STD_LOGIC;
    signal res_V_data_8_V_blk_n : STD_LOGIC;
    signal res_V_data_9_V_blk_n : STD_LOGIC;
    signal res_V_data_10_V_blk_n : STD_LOGIC;
    signal res_V_data_11_V_blk_n : STD_LOGIC;
    signal res_V_data_12_V_blk_n : STD_LOGIC;
    signal res_V_data_13_V_blk_n : STD_LOGIC;
    signal res_V_data_14_V_blk_n : STD_LOGIC;
    signal res_V_data_15_V_blk_n : STD_LOGIC;
    signal w_index50_reg_586 : STD_LOGIC_VECTOR (5 downto 0);
    signal in_index_0_i_i_i_i_i49_reg_597 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_0_V_1148_reg_609 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_1_V_846_reg_620 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_2_V_844_reg_631 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_3_V_842_reg_642 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_4_V_840_reg_653 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_5_V_838_reg_664 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_6_V_836_reg_675 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_7_V_834_reg_686 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_8_V_832_reg_697 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_9_V_830_reg_708 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_10_V_828_reg_719 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_11_V_826_reg_730 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_12_V_824_reg_741 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_13_V_822_reg_752 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_14_V_820_reg_763 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_15_V_818_reg_774 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_15_V_reg_785 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_14_V_reg_840 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_13_V_reg_895 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_12_V_reg_950 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_11_V_reg_1005 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_10_V_reg_1060 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_9_V_reg_1115 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_8_V_reg_1170 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_7_V_reg_1225 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_6_V_reg_1280 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_5_V_reg_1335 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_4_V_reg_1390 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_3_V_reg_1445 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_2_V_reg_1500 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_1_V_reg_1555 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_0_V_reg_1610 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln20_fu_1669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_reg_1986 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln26_fu_1675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_1992 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln31_fu_1739_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln31_reg_1997 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_iw_fu_1803_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_iw_reg_2005 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_window_0_V_V_full_n : STD_LOGIC;
    signal data_window_0_V_V_write : STD_LOGIC;
    signal trunc_ln13_fu_1799_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_window_1_V_V_full_n : STD_LOGIC;
    signal data_window_1_V_V_write : STD_LOGIC;
    signal tmp_455_fu_1809_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_window_2_V_V_full_n : STD_LOGIC;
    signal data_window_2_V_V_write : STD_LOGIC;
    signal tmp_456_fu_1817_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal p_Result_s_fu_1825_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_2020 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal data_window_0_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_0_V_V_empty_n : STD_LOGIC;
    signal data_window_0_V_V_read : STD_LOGIC;
    signal data_window_1_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_1_V_V_empty_n : STD_LOGIC;
    signal data_window_1_V_V_read : STD_LOGIC;
    signal data_window_2_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_2_V_V_empty_n : STD_LOGIC;
    signal data_window_2_V_V_read : STD_LOGIC;
    signal ap_block_state4 : BOOLEAN;
    signal tmp_V_1024_reg_2025 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_V_1025_reg_2030 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal w_index_fu_1839_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_index_reg_2045 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal in_index_fu_1845_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_index_reg_2050 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln168_fu_1851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_reg_2055 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_fu_1857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_2060 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_2060_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_2060_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_2060_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_2060_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_index_reg_2064 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_index_reg_2064_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal out_index_reg_2064_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal out_index_reg_2064_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_385_fu_1867_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_385_reg_2069 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_V_load_reg_2074 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln168_fu_1876_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal grp_fu_1962_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_reg_2094 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal wp_idx51_reg_574 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal io_acc_block_signal_op163 : STD_LOGIC;
    signal ap_block_state11 : BOOLEAN;
    signal icmp_ln49_fu_1956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_w_index50_phi_fu_590_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_601_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_data_0_V_phi_fu_1615_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_1_V_phi_fu_1560_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_2_V_phi_fu_1505_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_3_V_phi_fu_1450_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_4_V_phi_fu_1395_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_5_V_phi_fu_1340_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_6_V_phi_fu_1285_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_7_V_phi_fu_1230_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_8_V_phi_fu_1175_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_9_V_phi_fu_1120_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_10_V_phi_fu_1065_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_11_V_phi_fu_1010_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_12_V_phi_fu_955_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_13_V_phi_fu_900_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_14_V_phi_fu_845_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_tmp_data_15_V_phi_fu_790_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_0_V_fu_1934_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_785 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_840 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_895 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_950 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_1005 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_1060 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_1115 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_1170 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_1225 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_1280 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_1335 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_1390 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_1445 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_1500 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_1555 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_1610 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln155_fu_1833_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_fu_1681_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_454_fu_1687_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln49_fu_1665_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_fu_1715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_fu_1697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln26_fu_1721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln32_fu_1703_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln31_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln31_fu_1733_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln35_fu_1707_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln20_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln321_fu_1765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_fu_1757_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_s_fu_1777_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_s_fu_1777_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_385_fu_1867_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_386_fu_1897_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln9_fu_1888_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_data_V_data_V_U_apdone_blk : STD_LOGIC;
    signal data_V_data_V_TDATA_int : STD_LOGIC_VECTOR (15 downto 0);
    signal data_V_data_V_TVALID_int : STD_LOGIC;
    signal data_V_data_V_TREADY_int : STD_LOGIC;
    signal regslice_both_data_V_data_V_U_ack_in : STD_LOGIC;

    component myproject_mux_83_3_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (2 downto 0);
        din3 : IN STD_LOGIC_VECTOR (2 downto 0);
        din4 : IN STD_LOGIC_VECTOR (2 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component myproject_mux_32_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mux_164_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mul_mul_10s_16s_26_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component fifo_w16_d99_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    outidx_U : component conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx
    generic map (
        DataWidth => 4,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => outidx_address0,
        ce0 => outidx_ce0,
        q0 => outidx_q0);

    w2_V_U : component conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V
    generic map (
        DataWidth => 10,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w2_V_address0,
        ce0 => w2_V_ce0,
        q0 => w2_V_q0);

    myproject_mux_83_3_1_1_U3 : component myproject_mux_83_3_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 3,
        din2_WIDTH => 3,
        din3_WIDTH => 3,
        din4_WIDTH => 3,
        din5_WIDTH => 3,
        din6_WIDTH => 3,
        din7_WIDTH => 3,
        din8_WIDTH => 3,
        dout_WIDTH => 3)
    port map (
        din0 => ap_const_lv3_1,
        din1 => ap_const_lv3_2,
        din2 => ap_const_lv3_5,
        din3 => ap_const_lv3_2,
        din4 => ap_const_lv3_4,
        din5 => ap_const_lv3_0,
        din6 => ap_const_lv3_0,
        din7 => ap_const_lv3_0,
        din8 => p_Val2_s_fu_1777_p9,
        dout => p_Val2_s_fu_1777_p10);

    myproject_mux_32_16_1_1_U4 : component myproject_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_V_reg_2020,
        din1 => tmp_V_1024_reg_2025,
        din2 => tmp_V_1025_reg_2030,
        din3 => tmp_385_fu_1867_p4,
        dout => tmp_385_fu_1867_p5);

    myproject_mux_164_16_1_1_U5 : component myproject_mux_164_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_data_0_V_1148_reg_609,
        din1 => tmp_data_1_V_846_reg_620,
        din2 => tmp_data_2_V_844_reg_631,
        din3 => tmp_data_3_V_842_reg_642,
        din4 => tmp_data_4_V_840_reg_653,
        din5 => tmp_data_5_V_838_reg_664,
        din6 => tmp_data_6_V_836_reg_675,
        din7 => tmp_data_7_V_834_reg_686,
        din8 => tmp_data_8_V_832_reg_697,
        din9 => tmp_data_9_V_830_reg_708,
        din10 => tmp_data_10_V_828_reg_719,
        din11 => tmp_data_11_V_826_reg_730,
        din12 => tmp_data_12_V_824_reg_741,
        din13 => tmp_data_13_V_822_reg_752,
        din14 => tmp_data_14_V_820_reg_763,
        din15 => tmp_data_15_V_818_reg_774,
        din16 => out_index_reg_2064_pp0_iter4_reg,
        dout => tmp_386_fu_1897_p18);

    myproject_mul_mul_10s_16s_26_3_1_U6 : component myproject_mul_mul_10s_16s_26_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => w2_V_load_reg_2074,
        din1 => tmp_385_reg_2069,
        ce => ap_const_logic_1,
        dout => grp_fu_1962_p2);

    data_window_0_V_V_fifo_U : component fifo_w16_d99_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_V_TDATA_int,
        if_full_n => data_window_0_V_V_full_n,
        if_write => data_window_0_V_V_write,
        if_dout => data_window_0_V_V_dout,
        if_empty_n => data_window_0_V_V_empty_n,
        if_read => data_window_0_V_V_read);

    data_window_1_V_V_fifo_U : component fifo_w16_d99_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_V_TDATA_int,
        if_full_n => data_window_1_V_V_full_n,
        if_write => data_window_1_V_V_write,
        if_dout => data_window_1_V_V_dout,
        if_empty_n => data_window_1_V_V_empty_n,
        if_read => data_window_1_V_V_read);

    data_window_2_V_V_fifo_U : component fifo_w16_d99_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_V_TDATA_int,
        if_full_n => data_window_2_V_V_full_n,
        if_write => data_window_2_V_V_write,
        if_dout => data_window_2_V_V_dout,
        if_empty_n => data_window_2_V_V_empty_n,
        if_read => data_window_2_V_V_read);

    regslice_both_data_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => data_V_data_V_TDATA,
        vld_in => data_V_data_V_TVALID,
        ack_in => regslice_both_data_V_data_V_U_ack_in,
        data_out => data_V_data_V_TDATA_int,
        vld_out => data_V_data_V_TVALID_int,
        ack_out => data_V_data_V_TREADY_int,
        apdone_blk => regslice_both_data_V_data_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln49_fu_1956_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln151_fu_1857_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    in_index_0_i_i_i_i_i49_reg_597_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                in_index_0_i_i_i_i_i49_reg_597 <= select_ln168_fu_1876_p3;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                in_index_0_i_i_i_i_i49_reg_597 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_data_0_V_1148_reg_609_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_0_V_1148_reg_609 <= ap_phi_mux_tmp_data_0_V_phi_fu_1615_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_0_V_1148_reg_609 <= ap_const_lv16_D;
            end if; 
        end if;
    end process;

    tmp_data_0_V_reg_1610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_0_V_reg_1610 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_0_V_reg_1610 <= tmp_data_0_V_1148_reg_609;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_0_V_reg_1610 <= ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_1610;
            end if; 
        end if;
    end process;

    tmp_data_10_V_828_reg_719_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_10_V_828_reg_719 <= ap_phi_mux_tmp_data_10_V_phi_fu_1065_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_10_V_828_reg_719 <= ap_const_lv16_87;
            end if; 
        end if;
    end process;

    tmp_data_10_V_reg_1060_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_10_V_reg_1060 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_10_V_reg_1060 <= tmp_data_10_V_828_reg_719;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_10_V_reg_1060 <= ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_1060;
            end if; 
        end if;
    end process;

    tmp_data_11_V_826_reg_730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_11_V_826_reg_730 <= ap_phi_mux_tmp_data_11_V_phi_fu_1010_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_11_V_826_reg_730 <= ap_const_lv16_FFC2;
            end if; 
        end if;
    end process;

    tmp_data_11_V_reg_1005_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_11_V_reg_1005 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_11_V_reg_1005 <= tmp_data_11_V_826_reg_730;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_11_V_reg_1005 <= ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_1005;
            end if; 
        end if;
    end process;

    tmp_data_12_V_824_reg_741_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_12_V_824_reg_741 <= ap_phi_mux_tmp_data_12_V_phi_fu_955_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_12_V_824_reg_741 <= ap_const_lv16_FF5A;
            end if; 
        end if;
    end process;

    tmp_data_12_V_reg_950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_12_V_reg_950 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_12_V_reg_950 <= tmp_data_12_V_824_reg_741;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_12_V_reg_950 <= ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_950;
            end if; 
        end if;
    end process;

    tmp_data_13_V_822_reg_752_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_13_V_822_reg_752 <= ap_phi_mux_tmp_data_13_V_phi_fu_900_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_13_V_822_reg_752 <= ap_const_lv16_FFC7;
            end if; 
        end if;
    end process;

    tmp_data_13_V_reg_895_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_13_V_reg_895 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_13_V_reg_895 <= tmp_data_13_V_822_reg_752;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_13_V_reg_895 <= ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_895;
            end if; 
        end if;
    end process;

    tmp_data_14_V_820_reg_763_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_14_V_820_reg_763 <= ap_phi_mux_tmp_data_14_V_phi_fu_845_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_14_V_820_reg_763 <= ap_const_lv16_FFD1;
            end if; 
        end if;
    end process;

    tmp_data_14_V_reg_840_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_14_V_reg_840 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_14_V_reg_840 <= tmp_data_14_V_820_reg_763;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_14_V_reg_840 <= ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_840;
            end if; 
        end if;
    end process;

    tmp_data_15_V_818_reg_774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_15_V_818_reg_774 <= ap_phi_mux_tmp_data_15_V_phi_fu_790_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_15_V_818_reg_774 <= ap_const_lv16_66;
            end if; 
        end if;
    end process;

    tmp_data_15_V_reg_785_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_15_V_reg_785 <= tmp_data_15_V_818_reg_774;
            elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_15_V_reg_785 <= acc_0_V_fu_1934_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_15_V_reg_785 <= ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_785;
            end if; 
        end if;
    end process;

    tmp_data_1_V_846_reg_620_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_1_V_846_reg_620 <= ap_phi_mux_tmp_data_1_V_phi_fu_1560_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_1_V_846_reg_620 <= ap_const_lv16_FFB6;
            end if; 
        end if;
    end process;

    tmp_data_1_V_reg_1555_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_1_V_reg_1555 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_1_V_reg_1555 <= tmp_data_1_V_846_reg_620;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_1_V_reg_1555 <= ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_1555;
            end if; 
        end if;
    end process;

    tmp_data_2_V_844_reg_631_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_2_V_844_reg_631 <= ap_phi_mux_tmp_data_2_V_phi_fu_1505_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_2_V_844_reg_631 <= ap_const_lv16_79;
            end if; 
        end if;
    end process;

    tmp_data_2_V_reg_1500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_2_V_reg_1500 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_2_V_reg_1500 <= tmp_data_2_V_844_reg_631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_2_V_reg_1500 <= ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_1500;
            end if; 
        end if;
    end process;

    tmp_data_3_V_842_reg_642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_3_V_842_reg_642 <= ap_phi_mux_tmp_data_3_V_phi_fu_1450_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_3_V_842_reg_642 <= ap_const_lv16_58;
            end if; 
        end if;
    end process;

    tmp_data_3_V_reg_1445_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_3_V_reg_1445 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_3_V_reg_1445 <= tmp_data_3_V_842_reg_642;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_3_V_reg_1445 <= ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_1445;
            end if; 
        end if;
    end process;

    tmp_data_4_V_840_reg_653_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_4_V_840_reg_653 <= ap_phi_mux_tmp_data_4_V_phi_fu_1395_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_4_V_840_reg_653 <= ap_const_lv16_74;
            end if; 
        end if;
    end process;

    tmp_data_4_V_reg_1390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_4_V_reg_1390 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_4_V_reg_1390 <= tmp_data_4_V_840_reg_653;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_4_V_reg_1390 <= ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_1390;
            end if; 
        end if;
    end process;

    tmp_data_5_V_838_reg_664_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_5_V_838_reg_664 <= ap_phi_mux_tmp_data_5_V_phi_fu_1340_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_5_V_838_reg_664 <= ap_const_lv16_FFB5;
            end if; 
        end if;
    end process;

    tmp_data_5_V_reg_1335_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_5_V_reg_1335 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_5_V_reg_1335 <= tmp_data_5_V_838_reg_664;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_5_V_reg_1335 <= ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_1335;
            end if; 
        end if;
    end process;

    tmp_data_6_V_836_reg_675_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_6_V_836_reg_675 <= ap_phi_mux_tmp_data_6_V_phi_fu_1285_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_6_V_836_reg_675 <= ap_const_lv16_7F;
            end if; 
        end if;
    end process;

    tmp_data_6_V_reg_1280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_6_V_reg_1280 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_6_V_reg_1280 <= tmp_data_6_V_836_reg_675;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_6_V_reg_1280 <= ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_1280;
            end if; 
        end if;
    end process;

    tmp_data_7_V_834_reg_686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_7_V_834_reg_686 <= ap_phi_mux_tmp_data_7_V_phi_fu_1230_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_7_V_834_reg_686 <= ap_const_lv16_FFD2;
            end if; 
        end if;
    end process;

    tmp_data_7_V_reg_1225_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_7_V_reg_1225 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_7_V_reg_1225 <= tmp_data_7_V_834_reg_686;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_7_V_reg_1225 <= ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_1225;
            end if; 
        end if;
    end process;

    tmp_data_8_V_832_reg_697_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_8_V_832_reg_697 <= ap_phi_mux_tmp_data_8_V_phi_fu_1175_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_8_V_832_reg_697 <= ap_const_lv16_80;
            end if; 
        end if;
    end process;

    tmp_data_8_V_reg_1170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_8_V_reg_1170 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_8_V_reg_1170 <= tmp_data_8_V_832_reg_697;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_8_V_reg_1170 <= ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_1170;
            end if; 
        end if;
    end process;

    tmp_data_9_V_830_reg_708_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_9_V_830_reg_708 <= ap_phi_mux_tmp_data_9_V_phi_fu_1120_p32;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_9_V_830_reg_708 <= ap_const_lv16_93;
            end if; 
        end if;
    end process;

    tmp_data_9_V_reg_1115_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_9_V_reg_1115 <= acc_0_V_fu_1934_p2;
            elsif ((((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                tmp_data_9_V_reg_1115 <= tmp_data_9_V_830_reg_708;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                tmp_data_9_V_reg_1115 <= ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_1115;
            end if; 
        end if;
    end process;

    w_index50_reg_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_2060 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                w_index50_reg_586 <= w_index_reg_2045;
            elsif ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                w_index50_reg_586 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    wp_idx51_reg_574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (icmp_ln49_fu_1956_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                wp_idx51_reg_574 <= i_iw_reg_2005;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                wp_idx51_reg_574 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_456_fu_1817_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_455_fu_1809_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1799_p1 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                i_iw_reg_2005 <= i_iw_fu_1803_p2;
                p_Result_s_reg_2016 <= p_Val2_s_fu_1777_p10(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln151_reg_2060 <= icmp_ln151_fu_1857_p2;
                icmp_ln151_reg_2060_pp0_iter1_reg <= icmp_ln151_reg_2060;
                icmp_ln168_reg_2055 <= icmp_ln168_fu_1851_p2;
                in_index_reg_2050 <= in_index_fu_1845_p2;
                out_index_reg_2064 <= outidx_q0;
                tmp_385_reg_2069 <= tmp_385_fu_1867_p5;
                w2_V_load_reg_2074 <= w2_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln151_reg_2060_pp0_iter2_reg <= icmp_ln151_reg_2060_pp0_iter1_reg;
                icmp_ln151_reg_2060_pp0_iter3_reg <= icmp_ln151_reg_2060_pp0_iter2_reg;
                icmp_ln151_reg_2060_pp0_iter4_reg <= icmp_ln151_reg_2060_pp0_iter3_reg;
                out_index_reg_2064_pp0_iter2_reg <= out_index_reg_2064;
                out_index_reg_2064_pp0_iter3_reg <= out_index_reg_2064_pp0_iter2_reg;
                out_index_reg_2064_pp0_iter4_reg <= out_index_reg_2064_pp0_iter3_reg;
                r_V_reg_2094 <= grp_fu_1962_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln20_reg_1986 <= icmp_ln20_fu_1669_p2;
                icmp_ln26_reg_1992 <= icmp_ln26_fu_1675_p2;
                select_ln31_reg_1997 <= select_ln31_fu_1739_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_V_1024_reg_2025 <= data_window_1_V_V_dout;
                tmp_V_1025_reg_2030 <= data_window_2_V_V_dout;
                tmp_V_reg_2020 <= data_window_0_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                w_index_reg_2045 <= w_index_fu_1839_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state11, p_Result_s_reg_2016, data_window_0_V_V_full_n, trunc_ln13_fu_1799_p1, data_window_1_V_V_full_n, tmp_455_fu_1809_p3, data_window_2_V_V_full_n, tmp_456_fu_1817_p3, p_Result_s_fu_1825_p3, ap_CS_fsm_state4, data_window_0_V_V_empty_n, data_window_1_V_V_empty_n, data_window_2_V_V_empty_n, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, io_acc_block_signal_op163, icmp_ln49_fu_1956_p2, data_V_data_V_TVALID_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if ((not(((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_456_fu_1817_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_455_fu_1809_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1799_p1 = ap_const_lv1_1)))) and (p_Result_s_fu_1825_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif ((not(((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_456_fu_1817_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_455_fu_1809_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1799_p1 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (p_Result_s_fu_1825_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state11 => 
                if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln49_fu_1956_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (icmp_ln49_fu_1956_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    acc_0_V_fu_1934_p2 <= std_logic_vector(unsigned(tmp_386_fu_1897_p18) + unsigned(trunc_ln9_fu_1888_p4));
    and_ln26_fu_1752_p2 <= (xor_ln20_fu_1747_p2 and icmp_ln26_reg_1992);
    and_ln31_fu_1727_p2 <= (xor_ln26_fu_1721_p2 and icmp_ln31_fu_1697_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(5);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_assign_proc : process(p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
                ap_block_state11 <= ((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1));
    end process;


    ap_block_state3_assign_proc : process(data_window_0_V_V_full_n, trunc_ln13_fu_1799_p1, data_window_1_V_V_full_n, tmp_455_fu_1809_p3, data_window_2_V_V_full_n, tmp_456_fu_1817_p3, data_V_data_V_TVALID_int)
    begin
                ap_block_state3 <= ((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_456_fu_1817_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_455_fu_1809_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1799_p1 = ap_const_lv1_1)));
    end process;


    ap_block_state4_assign_proc : process(data_window_0_V_V_empty_n, data_window_1_V_V_empty_n, data_window_2_V_V_empty_n)
    begin
                ap_block_state4 <= ((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163, icmp_ln49_fu_1956_p2)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln49_fu_1956_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_601_p4_assign_proc : process(in_index_0_i_i_i_i_i49_reg_597, ap_CS_fsm_pp0_stage0, icmp_ln151_reg_2060, select_ln168_fu_1876_p3, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln151_reg_2060 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_601_p4 <= select_ln168_fu_1876_p3;
        else 
            ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_601_p4 <= in_index_0_i_i_i_i_i49_reg_597;
        end if; 
    end process;


    ap_phi_mux_tmp_data_0_V_phi_fu_1615_p32_assign_proc : process(tmp_data_0_V_1148_reg_609, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_1610)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0)) then 
            ap_phi_mux_tmp_data_0_V_phi_fu_1615_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_0_V_phi_fu_1615_p32 <= tmp_data_0_V_1148_reg_609;
        else 
            ap_phi_mux_tmp_data_0_V_phi_fu_1615_p32 <= ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_1610;
        end if; 
    end process;


    ap_phi_mux_tmp_data_10_V_phi_fu_1065_p32_assign_proc : process(tmp_data_10_V_828_reg_719, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_1060)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A)) then 
            ap_phi_mux_tmp_data_10_V_phi_fu_1065_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_10_V_phi_fu_1065_p32 <= tmp_data_10_V_828_reg_719;
        else 
            ap_phi_mux_tmp_data_10_V_phi_fu_1065_p32 <= ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_1060;
        end if; 
    end process;


    ap_phi_mux_tmp_data_11_V_phi_fu_1010_p32_assign_proc : process(tmp_data_11_V_826_reg_730, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_1005)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B)) then 
            ap_phi_mux_tmp_data_11_V_phi_fu_1010_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_11_V_phi_fu_1010_p32 <= tmp_data_11_V_826_reg_730;
        else 
            ap_phi_mux_tmp_data_11_V_phi_fu_1010_p32 <= ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_1005;
        end if; 
    end process;


    ap_phi_mux_tmp_data_12_V_phi_fu_955_p32_assign_proc : process(tmp_data_12_V_824_reg_741, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_950)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C)) then 
            ap_phi_mux_tmp_data_12_V_phi_fu_955_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_12_V_phi_fu_955_p32 <= tmp_data_12_V_824_reg_741;
        else 
            ap_phi_mux_tmp_data_12_V_phi_fu_955_p32 <= ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_950;
        end if; 
    end process;


    ap_phi_mux_tmp_data_13_V_phi_fu_900_p32_assign_proc : process(tmp_data_13_V_822_reg_752, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_895)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D)) then 
            ap_phi_mux_tmp_data_13_V_phi_fu_900_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_13_V_phi_fu_900_p32 <= tmp_data_13_V_822_reg_752;
        else 
            ap_phi_mux_tmp_data_13_V_phi_fu_900_p32 <= ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_895;
        end if; 
    end process;


    ap_phi_mux_tmp_data_14_V_phi_fu_845_p32_assign_proc : process(tmp_data_14_V_820_reg_763, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_840)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E)) then 
            ap_phi_mux_tmp_data_14_V_phi_fu_845_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_14_V_phi_fu_845_p32 <= tmp_data_14_V_820_reg_763;
        else 
            ap_phi_mux_tmp_data_14_V_phi_fu_845_p32 <= ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_840;
        end if; 
    end process;


    ap_phi_mux_tmp_data_15_V_phi_fu_790_p32_assign_proc : process(tmp_data_15_V_818_reg_774, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_785)
    begin
        if (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E))) then 
            ap_phi_mux_tmp_data_15_V_phi_fu_790_p32 <= tmp_data_15_V_818_reg_774;
        elsif ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F)) then 
            ap_phi_mux_tmp_data_15_V_phi_fu_790_p32 <= acc_0_V_fu_1934_p2;
        else 
            ap_phi_mux_tmp_data_15_V_phi_fu_790_p32 <= ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_785;
        end if; 
    end process;


    ap_phi_mux_tmp_data_1_V_phi_fu_1560_p32_assign_proc : process(tmp_data_1_V_846_reg_620, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_1555)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1)) then 
            ap_phi_mux_tmp_data_1_V_phi_fu_1560_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_1_V_phi_fu_1560_p32 <= tmp_data_1_V_846_reg_620;
        else 
            ap_phi_mux_tmp_data_1_V_phi_fu_1560_p32 <= ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_1555;
        end if; 
    end process;


    ap_phi_mux_tmp_data_2_V_phi_fu_1505_p32_assign_proc : process(tmp_data_2_V_844_reg_631, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_1500)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2)) then 
            ap_phi_mux_tmp_data_2_V_phi_fu_1505_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_2_V_phi_fu_1505_p32 <= tmp_data_2_V_844_reg_631;
        else 
            ap_phi_mux_tmp_data_2_V_phi_fu_1505_p32 <= ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_1500;
        end if; 
    end process;


    ap_phi_mux_tmp_data_3_V_phi_fu_1450_p32_assign_proc : process(tmp_data_3_V_842_reg_642, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_1445)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3)) then 
            ap_phi_mux_tmp_data_3_V_phi_fu_1450_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_3_V_phi_fu_1450_p32 <= tmp_data_3_V_842_reg_642;
        else 
            ap_phi_mux_tmp_data_3_V_phi_fu_1450_p32 <= ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_1445;
        end if; 
    end process;


    ap_phi_mux_tmp_data_4_V_phi_fu_1395_p32_assign_proc : process(tmp_data_4_V_840_reg_653, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_1390)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4)) then 
            ap_phi_mux_tmp_data_4_V_phi_fu_1395_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_4_V_phi_fu_1395_p32 <= tmp_data_4_V_840_reg_653;
        else 
            ap_phi_mux_tmp_data_4_V_phi_fu_1395_p32 <= ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_1390;
        end if; 
    end process;


    ap_phi_mux_tmp_data_5_V_phi_fu_1340_p32_assign_proc : process(tmp_data_5_V_838_reg_664, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_1335)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5)) then 
            ap_phi_mux_tmp_data_5_V_phi_fu_1340_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_5_V_phi_fu_1340_p32 <= tmp_data_5_V_838_reg_664;
        else 
            ap_phi_mux_tmp_data_5_V_phi_fu_1340_p32 <= ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_1335;
        end if; 
    end process;


    ap_phi_mux_tmp_data_6_V_phi_fu_1285_p32_assign_proc : process(tmp_data_6_V_836_reg_675, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_1280)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6)) then 
            ap_phi_mux_tmp_data_6_V_phi_fu_1285_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_6_V_phi_fu_1285_p32 <= tmp_data_6_V_836_reg_675;
        else 
            ap_phi_mux_tmp_data_6_V_phi_fu_1285_p32 <= ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_1280;
        end if; 
    end process;


    ap_phi_mux_tmp_data_7_V_phi_fu_1230_p32_assign_proc : process(tmp_data_7_V_834_reg_686, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_1225)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7)) then 
            ap_phi_mux_tmp_data_7_V_phi_fu_1230_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_7_V_phi_fu_1230_p32 <= tmp_data_7_V_834_reg_686;
        else 
            ap_phi_mux_tmp_data_7_V_phi_fu_1230_p32 <= ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_1225;
        end if; 
    end process;


    ap_phi_mux_tmp_data_8_V_phi_fu_1175_p32_assign_proc : process(tmp_data_8_V_832_reg_697, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_1170)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8)) then 
            ap_phi_mux_tmp_data_8_V_phi_fu_1175_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_8_V_phi_fu_1175_p32 <= tmp_data_8_V_832_reg_697;
        else 
            ap_phi_mux_tmp_data_8_V_phi_fu_1175_p32 <= ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_1170;
        end if; 
    end process;


    ap_phi_mux_tmp_data_9_V_phi_fu_1120_p32_assign_proc : process(tmp_data_9_V_830_reg_708, out_index_reg_2064_pp0_iter4_reg, acc_0_V_fu_1934_p2, ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_1115)
    begin
        if ((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_9)) then 
            ap_phi_mux_tmp_data_9_V_phi_fu_1120_p32 <= acc_0_V_fu_1934_p2;
        elsif (((out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_0) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_1) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_2) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_3) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_4) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_5) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_6) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_7) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_8) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_A) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_B) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_C) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_D) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_E) or (out_index_reg_2064_pp0_iter4_reg = ap_const_lv4_F))) then 
            ap_phi_mux_tmp_data_9_V_phi_fu_1120_p32 <= tmp_data_9_V_830_reg_708;
        else 
            ap_phi_mux_tmp_data_9_V_phi_fu_1120_p32 <= ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_1115;
        end if; 
    end process;


    ap_phi_mux_w_index50_phi_fu_590_p4_assign_proc : process(w_index50_reg_586, ap_CS_fsm_pp0_stage0, w_index_reg_2045, icmp_ln151_reg_2060, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln151_reg_2060 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_w_index50_phi_fu_590_p4 <= w_index_reg_2045;
        else 
            ap_phi_mux_w_index50_phi_fu_590_p4 <= w_index50_reg_586;
        end if; 
    end process;

    ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_1610 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_1060 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_1005 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_950 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_895 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_840 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_785 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_1555 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_1500 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_1445 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_1390 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_1335 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_1280 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_1225 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_1170 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_1115 <= "XXXXXXXXXXXXXXXX";
    ap_ready <= internal_ap_ready;

    data_V_data_V_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state3, data_V_data_V_TVALID_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_V_data_V_TDATA_blk_n <= data_V_data_V_TVALID_int;
        else 
            data_V_data_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_V_TREADY_assign_proc : process(data_V_data_V_TVALID, regslice_both_data_V_data_V_U_ack_in)
    begin
        if (((data_V_data_V_TVALID = ap_const_logic_1) and (regslice_both_data_V_data_V_U_ack_in = ap_const_logic_1))) then 
            data_V_data_V_TREADY <= ap_const_logic_1;
        else 
            data_V_data_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_V_TREADY_int_assign_proc : process(ap_CS_fsm_state3, data_window_0_V_V_full_n, trunc_ln13_fu_1799_p1, data_window_1_V_V_full_n, tmp_455_fu_1809_p3, data_window_2_V_V_full_n, tmp_456_fu_1817_p3, data_V_data_V_TVALID_int)
    begin
        if ((not(((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_456_fu_1817_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_455_fu_1809_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1799_p1 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_V_data_V_TREADY_int <= ap_const_logic_1;
        else 
            data_V_data_V_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    data_window_0_V_V_read_assign_proc : process(ap_CS_fsm_state4, data_window_0_V_V_empty_n, data_window_1_V_V_empty_n, data_window_2_V_V_empty_n)
    begin
        if ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            data_window_0_V_V_read <= ap_const_logic_1;
        else 
            data_window_0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_0_V_V_write_assign_proc : process(ap_CS_fsm_state3, data_window_0_V_V_full_n, trunc_ln13_fu_1799_p1, data_window_1_V_V_full_n, tmp_455_fu_1809_p3, data_window_2_V_V_full_n, tmp_456_fu_1817_p3, data_V_data_V_TVALID_int)
    begin
        if ((not(((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_456_fu_1817_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_455_fu_1809_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1799_p1 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln13_fu_1799_p1 = ap_const_lv1_1))) then 
            data_window_0_V_V_write <= ap_const_logic_1;
        else 
            data_window_0_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_1_V_V_read_assign_proc : process(ap_CS_fsm_state4, data_window_0_V_V_empty_n, data_window_1_V_V_empty_n, data_window_2_V_V_empty_n)
    begin
        if ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            data_window_1_V_V_read <= ap_const_logic_1;
        else 
            data_window_1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_1_V_V_write_assign_proc : process(ap_CS_fsm_state3, data_window_0_V_V_full_n, trunc_ln13_fu_1799_p1, data_window_1_V_V_full_n, tmp_455_fu_1809_p3, data_window_2_V_V_full_n, tmp_456_fu_1817_p3, data_V_data_V_TVALID_int)
    begin
        if ((not(((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_456_fu_1817_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_455_fu_1809_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1799_p1 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_455_fu_1809_p3 = ap_const_lv1_1))) then 
            data_window_1_V_V_write <= ap_const_logic_1;
        else 
            data_window_1_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_2_V_V_read_assign_proc : process(ap_CS_fsm_state4, data_window_0_V_V_empty_n, data_window_1_V_V_empty_n, data_window_2_V_V_empty_n)
    begin
        if ((not(((data_window_2_V_V_empty_n = ap_const_logic_0) or (data_window_1_V_V_empty_n = ap_const_logic_0) or (data_window_0_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            data_window_2_V_V_read <= ap_const_logic_1;
        else 
            data_window_2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_2_V_V_write_assign_proc : process(ap_CS_fsm_state3, data_window_0_V_V_full_n, trunc_ln13_fu_1799_p1, data_window_1_V_V_full_n, tmp_455_fu_1809_p3, data_window_2_V_V_full_n, tmp_456_fu_1817_p3, data_V_data_V_TVALID_int)
    begin
        if ((not(((data_V_data_V_TVALID_int = ap_const_logic_0) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (tmp_456_fu_1817_p3 = ap_const_lv1_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (tmp_455_fu_1809_p3 = ap_const_lv1_1)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (trunc_ln13_fu_1799_p1 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_456_fu_1817_p3 = ap_const_lv1_1))) then 
            data_window_2_V_V_write <= ap_const_logic_1;
        else 
            data_window_2_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    i_iw_fu_1803_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(wp_idx51_reg_574));
    icmp_ln151_fu_1857_p2 <= "1" when (ap_phi_mux_w_index50_phi_fu_590_p4 = ap_const_lv6_2F) else "0";
    icmp_ln168_fu_1851_p2 <= "1" when (signed(in_index_fu_1845_p2) > signed(ap_const_lv32_2)) else "0";
    icmp_ln20_fu_1669_p2 <= "1" when (wp_idx51_reg_574 = ap_const_lv8_0) else "0";
    icmp_ln26_fu_1675_p2 <= "1" when (unsigned(wp_idx51_reg_574) > unsigned(ap_const_lv8_C6)) else "0";
    icmp_ln31_fu_1697_p2 <= "1" when (tmp_454_fu_1687_p4 = ap_const_lv7_0) else "0";
    icmp_ln49_fu_1956_p2 <= "1" when (wp_idx51_reg_574 = ap_const_lv8_C7) else "0";
    in_index_fu_1845_p2 <= std_logic_vector(unsigned(ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_601_p4) + unsigned(ap_const_lv32_1));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163, icmp_ln49_fu_1956_p2)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln49_fu_1956_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op163 <= (res_V_data_9_V_full_n and res_V_data_8_V_full_n and res_V_data_7_V_full_n and res_V_data_6_V_full_n and res_V_data_5_V_full_n and res_V_data_4_V_full_n and res_V_data_3_V_full_n and res_V_data_2_V_full_n and res_V_data_1_V_full_n and res_V_data_15_V_full_n and res_V_data_14_V_full_n and res_V_data_13_V_full_n and res_V_data_12_V_full_n and res_V_data_11_V_full_n and res_V_data_10_V_full_n and res_V_data_0_V_full_n);
    or_ln26_fu_1715_p2 <= (icmp_ln26_fu_1675_p2 or icmp_ln20_fu_1669_p2);
    or_ln321_fu_1765_p2 <= (icmp_ln20_reg_1986 or and_ln26_fu_1752_p2);
    outidx_address0 <= zext_ln155_fu_1833_p1(6 - 1 downto 0);

    outidx_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outidx_ce0 <= ap_const_logic_1;
        else 
            outidx_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_s_fu_1825_p3 <= p_Val2_s_fu_1777_p10(2 downto 2);
    p_Val2_s_fu_1777_p9 <= 
        select_ln321_fu_1757_p3 when (or_ln321_fu_1765_p2(0) = '1') else 
        select_ln31_reg_1997;
    r_fu_1681_p2 <= std_logic_vector(signed(ap_const_lv8_C7) - signed(wp_idx51_reg_574));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    res_V_data_0_V_blk_n_assign_proc : process(res_V_data_0_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_0_V_blk_n <= res_V_data_0_V_full_n;
        else 
            res_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_0_V_din <= tmp_data_0_V_reg_1610;

    res_V_data_0_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_0_V_write <= ap_const_logic_1;
        else 
            res_V_data_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_10_V_blk_n_assign_proc : process(res_V_data_10_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_10_V_blk_n <= res_V_data_10_V_full_n;
        else 
            res_V_data_10_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_10_V_din <= tmp_data_10_V_reg_1060;

    res_V_data_10_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_10_V_write <= ap_const_logic_1;
        else 
            res_V_data_10_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_11_V_blk_n_assign_proc : process(res_V_data_11_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_11_V_blk_n <= res_V_data_11_V_full_n;
        else 
            res_V_data_11_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_11_V_din <= tmp_data_11_V_reg_1005;

    res_V_data_11_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_11_V_write <= ap_const_logic_1;
        else 
            res_V_data_11_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_12_V_blk_n_assign_proc : process(res_V_data_12_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_12_V_blk_n <= res_V_data_12_V_full_n;
        else 
            res_V_data_12_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_12_V_din <= tmp_data_12_V_reg_950;

    res_V_data_12_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_12_V_write <= ap_const_logic_1;
        else 
            res_V_data_12_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_13_V_blk_n_assign_proc : process(res_V_data_13_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_13_V_blk_n <= res_V_data_13_V_full_n;
        else 
            res_V_data_13_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_13_V_din <= tmp_data_13_V_reg_895;

    res_V_data_13_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_13_V_write <= ap_const_logic_1;
        else 
            res_V_data_13_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_14_V_blk_n_assign_proc : process(res_V_data_14_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_14_V_blk_n <= res_V_data_14_V_full_n;
        else 
            res_V_data_14_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_14_V_din <= tmp_data_14_V_reg_840;

    res_V_data_14_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_14_V_write <= ap_const_logic_1;
        else 
            res_V_data_14_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_15_V_blk_n_assign_proc : process(res_V_data_15_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_15_V_blk_n <= res_V_data_15_V_full_n;
        else 
            res_V_data_15_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_15_V_din <= tmp_data_15_V_reg_785;

    res_V_data_15_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_15_V_write <= ap_const_logic_1;
        else 
            res_V_data_15_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_1_V_blk_n_assign_proc : process(res_V_data_1_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_1_V_blk_n <= res_V_data_1_V_full_n;
        else 
            res_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_1_V_din <= tmp_data_1_V_reg_1555;

    res_V_data_1_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_1_V_write <= ap_const_logic_1;
        else 
            res_V_data_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_2_V_blk_n_assign_proc : process(res_V_data_2_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_2_V_blk_n <= res_V_data_2_V_full_n;
        else 
            res_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_2_V_din <= tmp_data_2_V_reg_1500;

    res_V_data_2_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_2_V_write <= ap_const_logic_1;
        else 
            res_V_data_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_3_V_blk_n_assign_proc : process(res_V_data_3_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_3_V_blk_n <= res_V_data_3_V_full_n;
        else 
            res_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_3_V_din <= tmp_data_3_V_reg_1445;

    res_V_data_3_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_3_V_write <= ap_const_logic_1;
        else 
            res_V_data_3_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_4_V_blk_n_assign_proc : process(res_V_data_4_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_4_V_blk_n <= res_V_data_4_V_full_n;
        else 
            res_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_4_V_din <= tmp_data_4_V_reg_1390;

    res_V_data_4_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_4_V_write <= ap_const_logic_1;
        else 
            res_V_data_4_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_5_V_blk_n_assign_proc : process(res_V_data_5_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_5_V_blk_n <= res_V_data_5_V_full_n;
        else 
            res_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_5_V_din <= tmp_data_5_V_reg_1335;

    res_V_data_5_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_5_V_write <= ap_const_logic_1;
        else 
            res_V_data_5_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_6_V_blk_n_assign_proc : process(res_V_data_6_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_6_V_blk_n <= res_V_data_6_V_full_n;
        else 
            res_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_6_V_din <= tmp_data_6_V_reg_1280;

    res_V_data_6_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_6_V_write <= ap_const_logic_1;
        else 
            res_V_data_6_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_7_V_blk_n_assign_proc : process(res_V_data_7_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_7_V_blk_n <= res_V_data_7_V_full_n;
        else 
            res_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_7_V_din <= tmp_data_7_V_reg_1225;

    res_V_data_7_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_7_V_write <= ap_const_logic_1;
        else 
            res_V_data_7_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_8_V_blk_n_assign_proc : process(res_V_data_8_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_8_V_blk_n <= res_V_data_8_V_full_n;
        else 
            res_V_data_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_8_V_din <= tmp_data_8_V_reg_1170;

    res_V_data_8_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_8_V_write <= ap_const_logic_1;
        else 
            res_V_data_8_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_9_V_blk_n_assign_proc : process(res_V_data_9_V_full_n, ap_CS_fsm_state11, p_Result_s_reg_2016)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_9_V_blk_n <= res_V_data_9_V_full_n;
        else 
            res_V_data_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_9_V_din <= tmp_data_9_V_reg_1115;

    res_V_data_9_V_write_assign_proc : process(ap_CS_fsm_state11, p_Result_s_reg_2016, io_acc_block_signal_op163)
    begin
        if ((not(((io_acc_block_signal_op163 = ap_const_logic_0) and (p_Result_s_reg_2016 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (p_Result_s_reg_2016 = ap_const_lv1_1))) then 
            res_V_data_9_V_write <= ap_const_logic_1;
        else 
            res_V_data_9_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln168_fu_1876_p3 <= 
        ap_const_lv32_0 when (icmp_ln168_reg_2055(0) = '1') else 
        in_index_reg_2050;
    select_ln31_fu_1739_p3 <= 
        sub_ln31_fu_1733_p2 when (and_ln31_fu_1727_p2(0) = '1') else 
        select_ln35_fu_1707_p3;
    select_ln321_fu_1757_p3 <= 
        ap_const_lv3_5 when (and_ln26_fu_1752_p2(0) = '1') else 
        ap_const_lv3_0;
    select_ln35_fu_1707_p3 <= 
        ap_const_lv3_1 when (trunc_ln49_fu_1665_p1(0) = '1') else 
        ap_const_lv3_2;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln31_fu_1733_p2 <= std_logic_vector(signed(ap_const_lv3_5) - signed(trunc_ln32_fu_1703_p1));
    tmp_385_fu_1867_p4 <= in_index_0_i_i_i_i_i49_reg_597(2 - 1 downto 0);
    tmp_454_fu_1687_p4 <= r_fu_1681_p2(7 downto 1);
    tmp_455_fu_1809_p3 <= p_Val2_s_fu_1777_p10(1 downto 1);
    tmp_456_fu_1817_p3 <= p_Val2_s_fu_1777_p10(2 downto 2);
    trunc_ln13_fu_1799_p1 <= p_Val2_s_fu_1777_p10(1 - 1 downto 0);
    trunc_ln32_fu_1703_p1 <= r_fu_1681_p2(3 - 1 downto 0);
    trunc_ln49_fu_1665_p1 <= wp_idx51_reg_574(1 - 1 downto 0);
    trunc_ln9_fu_1888_p4 <= r_V_reg_2094(25 downto 10);
    w2_V_address0 <= zext_ln155_fu_1833_p1(6 - 1 downto 0);

    w2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w2_V_ce0 <= ap_const_logic_1;
        else 
            w2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    w_index_fu_1839_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(ap_phi_mux_w_index50_phi_fu_590_p4));
    xor_ln20_fu_1747_p2 <= (icmp_ln20_reg_1986 xor ap_const_lv1_1);
    xor_ln26_fu_1721_p2 <= (or_ln26_fu_1715_p2 xor ap_const_lv1_1);
    zext_ln155_fu_1833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_w_index50_phi_fu_590_p4),64));
end behav;
