E:\Programs\Iscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt00\impl1   -part LCMXO3LF_6900C  -package BG256C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt00\impl1\synlog\report\Blatt00_impl1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  ex00_top  -implementation  impl1  -flow mapping  -multisrs  -oedif  C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt00\impl1\Blatt00_impl1.edi   -freq 100.000   C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt00\impl1\synwork\Blatt00_impl1_prem.srd  -devicelib  E:\Programs\Iscc\diamond\3.13\synpbase\lib\lucent\machxo3lf.v  -devicelib  E:\Programs\Iscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt00\impl1\syntmp\Blatt00_impl1.plg  -osyn  C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt00\impl1\Blatt00_impl1.srm  -prjdir  C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt00\impl1\  -prjname  proj_1  -log  C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt00\impl1\synlog\Blatt00_impl1_fpga_mapper.srr  -sn  2023.03  -jobname  "fpga_mapper" 
relcom:E:\Programs\Iscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LCMXO3LF_6900C -package BG256C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\Blatt00_impl1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module ex00_top -implementation impl1 -flow mapping -multisrs -oedif ..\Blatt00_impl1.edi -freq 100.000 ..\synwork\Blatt00_impl1_prem.srd -devicelib E:\Programs\Iscc\diamond\3.13\synpbase\lib\lucent\machxo3lf.v -devicelib E:\Programs\Iscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v -ologparam Blatt00_impl1.plg -osyn ..\Blatt00_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\Blatt00_impl1_fpga_mapper.srr -sn 2023.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:8
file:..\blatt00_impl1.edi|io:o|time:1716117641|size:35227|exec:0|csum:
file:..\synwork\blatt00_impl1_prem.srd|io:i|time:1716117634|size:4153|exec:0|csum:2D4C76BCA3B705428EEE766C9CE4AC83
file:e:\programs\iscc\diamond\3.13\synpbase\lib\lucent\machxo3lf.v|io:i|time:1691661402|size:53334|exec:0|csum:BEFB982BE483587B26B156E884C15512
file:e:\programs\iscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v|io:i|time:1691661402|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:blatt00_impl1.plg|io:o|time:1716117643|size:344|exec:0|csum:
file:..\blatt00_impl1.srm|io:o|time:1716117640|size:9266|exec:0|csum:
file:..\synlog\blatt00_impl1_fpga_mapper.srr|io:o|time:1716117643|size:15890|exec:0|csum:
file:e:\programs\iscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe|io:i|time:1693474890|size:46102016|exec:1|csum:39C6CE25C68DC18FC7D36829B768C215
