Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Fri Feb 17 21:36:18 2023
| Host             : wo_axuexi running 64-bit major release  (build 9200)
| Command          : report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
| Design           : top_module
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 9.501        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 9.304        |
| Device Static (W)        | 0.197        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 41.6         |
| Junction Temperature (C) | 68.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     2.194 |    13348 |       --- |             --- |
|   LUT as Logic          |     1.936 |     6656 |     63400 |           10.50 |
|   CARRY4                |     0.198 |     1839 |     15850 |           11.60 |
|   Register              |     0.055 |      964 |    126800 |            0.76 |
|   BUFG                  |     0.006 |        5 |        32 |           15.63 |
|   Others                |     0.000 |      281 |       --- |             --- |
|   LUT as Shift Register |     0.000 |       12 |     19000 |            0.06 |
|   F7/F8 Muxes           |     0.000 |       49 |     63400 |            0.08 |
| Signals                 |     3.355 |     6898 |       --- |             --- |
| Block RAM               |     0.671 |      113 |       135 |           83.70 |
| DSPs                    |     1.518 |       21 |       240 |            8.75 |
| I/O                     |     1.566 |       46 |       210 |           21.90 |
| Static Power            |     0.197 |          |           |                 |
| Total                   |     9.501 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     7.813 |       7.723 |      0.090 |
| Vccaux    |       1.800 |     0.082 |       0.056 |      0.026 |
| Vcco33    |       3.300 |     0.436 |       0.432 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.065 |       0.055 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| top_module             |     9.304 |
|   QA_reg               |     0.003 |
|   QB_reg               |     0.007 |
|   display_music        |     0.480 |
|   during_game          |     1.446 |
|     show_bg_image      |     0.042 |
|       get_bg_image     |     0.005 |
|     total_vga          |     1.133 |
|   end_game             |     1.229 |
|     game_cover         |     1.145 |
|     get_end_image      |     0.084 |
|       U0               |     0.084 |
|   ps2_control_inst     |     0.046 |
|   set_dig_clk          |     0.511 |
|   set_mp3_clk          |     0.293 |
|   set_vga_clk          |     0.284 |
|   start_game           |     2.195 |
|     game_cover         |     2.019 |
|     get_start_image    |     0.175 |
|       U0               |     0.175 |
|   start_music          |     1.099 |
|     U0                 |     1.099 |
|       inst_blk_mem_gen |     1.099 |
+------------------------+-----------+


