<p class="xmsonormal">Aria in general</p><p class="xmsonormal"><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Aria" rel="nofollow">https://confluence.arteris.com/display/ENGR/Aria</a></p><p class="xmsonormal">Generation of synthesis scripts</p><p class="xmsonormal"><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Maestro+logic+synthesis+flow" rel="nofollow">https://confluence.arteris.com/display/ENGR/Maestro+logic+synthesis+flow</a></p><p><br/></p><p><strong>Using Maestro to generate RTL in $WORK_TOP/output directory</strong></p><p>cd $WORK_TOP</p><p>source $WORK_TOP/../SOURCEME.csh</p><p>run_maestro -t $WORK_TOP/../test_projects/ncore_v3.0_configs/fsys_config/hw_config_10_synthesis/hw_config_10.tcl -g -ndj --sym_debug_json -sdj -utd --gen_rtl -hwn $WORK_TOP -hws $WORK_TOP/../hw-sym -hwl $WORK_TOP/../hw-lib -hwc $WORK_TOP/../hw-ccp</p><p><br/></p><p><strong>Creating synthesis directory, synthesis script, and running synthesis</strong></p><p>cp -r /home/boon/hw_config_10_synthesis16_QoS/memories .</p><p>cp -r /home/boon/hw_config_10_synthesis16_QoS/dc_scripts .</p><p>cd dc_scripts</p><p>#For zero-wire-load synthesis, edit aria_ioaiu_top_0.js to set &quot;topoMode: false&quot;, &quot;clockUncertainty&quot;:0.21</p><p>node aria_ioaiu_top_0.js</p><p>cd dc_scripts_ioaiu_top_0</p><p>#vi dc_config.json</p><p>/engr/dev/tools/synopsys/syn_vO-2018.06-SP3/syn/O-2018.06-SP3/bin/dc_shell-t -64bit -f dc.tcl | tee dc.log</p><p><br/></p><p><strong>Example of Aria script for synthesis script generation</strong></p><p>genDcSynScript({<br/>topDesign:'ioaiu_top_a',<br/>genScriptDir: 'dc_scripts_ioaiu_top_0',<br/>cprInterfaceDirs: '../output/assets/interface',<br/>rtlJson: '../output/debug/<a class="external-link" href="http://top.level.rtl.gw/" rel="nofollow">top.level.rtl.gw</a>.csr.json',<br/>rtlDir: '../output/rtl/design',<br/>rtlWrapperDir: '../memories',<br/>techNode: 'tsmc7',<br/>topoMode: true,<br/>checkOnly: false,<br/>keepInteractiveSession: false,<br/>bottomUpSynthesis: false,<br/>incrementalOpt: true,<br/>ungroupStartLevel: 2,<br/>clockUncertainty: 0.15,<br/>excludeVerilogModules: &quot;eval getObjs({type:'instance'}).filter(o=&gt;(o.module==='external_mem' &amp;&amp; ((o.params.depth * o.params.width) &gt;= 1024))).map(o=&gt;o.params.verilogModule)&quot;,<br/>hardMacroDbs: ['../memories/libraries_ssgn/*_lib.db'],<br/>maxPaths: 10000<br/>});<br/>exit();</p><p><br/></p><p><strong>Notes</strong></p><p>For zero-wire load synthesis, set the JSON parameter <strong>topoMode</strong> in the Aria script to false. Also, the JSON parameter <strong>clockUncertainty</strong> in the Aria script can be modified accordingly. </p><p><br/></p>