0.6
2018.3
Mar 26 2019
04:21:55
/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.sim/sim_1/impl/func/xsim/Conv_1_Channel_TB_func_impl.v,1615770655,verilog,,,,Conv_1_BRAM;Conv_1_BRAM_HD58;Conv_1_BRAM_blk_mem_gen_generic_cstr;Conv_1_BRAM_blk_mem_gen_prim_width;Conv_1_BRAM_blk_mem_gen_prim_wrapper_init;Conv_1_BRAM_blk_mem_gen_top;Conv_1_BRAM_blk_mem_gen_v8_4_2;Conv_1_BRAM_blk_mem_gen_v8_4_2_HD59;Conv_1_BRAM_blk_mem_gen_v8_4_2_synth;Conv_1_Frame_Buffer__xdcDup__1;MNIST_Solver;Mult_Add_Pipelined_COL;Mult_Add_Pipelined_COL_HD15;Mult_Add_Pipelined_COL_HD22;Mult_Add_Pipelined_COL_HD29;Mult_Add_Pipelined_COL_HD36;Mult_Add_Pipelined_COL_HD43;Mult_Add_Pipelined_COL_HD50;Mult_Add_Pipelined_COL_HD8;Mult_Add_Pipelined_COL_multadd_dsp;Mult_Add_Pipelined_COL_multadd_dsp_HD11;Mult_Add_Pipelined_COL_multadd_dsp_HD18;Mult_Add_Pipelined_COL_multadd_dsp_HD25;Mult_Add_Pipelined_COL_multadd_dsp_HD32;Mult_Add_Pipelined_COL_multadd_dsp_HD39;Mult_Add_Pipelined_COL_multadd_dsp_HD46;Mult_Add_Pipelined_COL_multadd_dsp_HD53;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth_HD13;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth_HD20;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth_HD27;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth_HD34;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth_HD41;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth_HD48;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth_HD55;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv_HD12;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv_HD19;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv_HD26;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv_HD33;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv_HD40;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv_HD47;Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv_HD54;Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0;Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0_HD14;Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0_HD21;Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0_HD28;Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0_HD35;Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0_HD42;Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0_HD49;Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0_HD56;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_HD16;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_HD23;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_HD30;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_HD37;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_HD44;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_HD51;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_HD9;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv_HD10;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv_HD17;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv_HD24;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv_HD31;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv_HD38;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv_HD45;Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv_HD52;Mult_Add_Pipelined_NC;Mult_Add_Pipelined_NC_multadd_dsp;Mult_Add_Pipelined_NC_xbip_dsp48_multadd_synth;Mult_Add_Pipelined_NC_xbip_dsp48_multadd_v3_0_5_viv;Mult_Add_Pipelined_NC_xbip_dsp48e1_wrapper_v3_0;Mult_Add_Pipelined_NC_xbip_multadd_v3_0_13;Mult_Add_Pipelined_NC_xbip_multadd_v3_0_13_viv;glbl,,,,,,,,
/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_1_Channel_TB.sv,1615769604,systemVerilog,,,,Conv_1_Channel_TB,,,,,,,,
/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv,1615754990,systemVerilog,,/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv,,Conv_Kernel_3by3,,,,,,,,
/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv,1614042623,systemVerilog,,/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv,,FP_Round,,,,,,,,
/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv,1615515820,systemVerilog,,/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_1_Channel_TB.sv,,ReLU,,,,,,,,
/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv,1615759152,systemVerilog,,/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_1_Channel.sv,,Conv_1_Frame_Buffer,,,,,,,,
/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_1_Channel.sv,1615770461,systemVerilog,,/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv,,Conv_1_Channel,,,,,,,,
