
*** Running vivado
    with args -log game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source game.tcl -notrace
Command: synth_design -top game -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 823.707 ; gain = 179.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'game' [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:21]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/clkdiv.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (1#1) [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/clkdiv.v:7]
INFO: [Synth 8-6157] synthesizing module 'MyMP3' [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/MyMP3.v:8]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter PRE_CMD bound to: 2 - type: integer 
	Parameter WRITE_CMD bound to: 3 - type: integer 
	Parameter PRE_DATA bound to: 4 - type: integer 
	Parameter WRITE_DATA bound to: 5 - type: integer 
	Parameter DELAY_TIME bound to: 500000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Divider' [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/Divider.v:1]
	Parameter num bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Divider' (2#1) [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/Divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/NL/projects/2048Diu/2048Diu.runs/synth_1/.Xil/Vivado-21680-Hyoungs/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (3#1) [E:/NL/projects/2048Diu/2048Diu.runs/synth_1/.Xil/Vivado-21680-Hyoungs/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MyMP3' (4#1) [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/MyMP3.v:8]
INFO: [Synth 8-6157] synthesizing module 'shake' [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/shake.v:7]
WARNING: [Synth 8-567] referenced signal 'dout' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/shake.v:17]
INFO: [Synth 8-6155] done synthesizing module 'shake' (5#1) [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/shake.v:7]
INFO: [Synth 8-6157] synthesizing module 'move' [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/move.v:6]
INFO: [Synth 8-226] default block is never used [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/move.v:17]
INFO: [Synth 8-6155] done synthesizing module 'move' (6#1) [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/move.v:6]
INFO: [Synth 8-6157] synthesizing module 'gen' [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/gen.v:6]
INFO: [Synth 8-6157] synthesizing module 'random' [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/random.v:6]
INFO: [Synth 8-6155] done synthesizing module 'random' (7#1) [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/random.v:6]
INFO: [Synth 8-226] default block is never used [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/gen.v:24]
WARNING: [Synth 8-567] referenced signal 'ran4' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/gen.v:23]
WARNING: [Synth 8-567] referenced signal 'ran3' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/gen.v:23]
WARNING: [Synth 8-567] referenced signal 'ran2' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gen' (8#1) [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/gen.v:6]
INFO: [Synth 8-6157] synthesizing module 'score' [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/score.v:8]
	Parameter PLAYING bound to: 2'b00 
	Parameter END bound to: 2'b01 
	Parameter WIN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'BCDseg' [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/toBCD.v:8]
INFO: [Synth 8-6157] synthesizing module 'bcdto8segment_dataflow' [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/BCDto8seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bcdto8segment_dataflow' (9#1) [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/BCDto8seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCDseg' (10#1) [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/toBCD.v:8]
INFO: [Synth 8-6155] done synthesizing module 'score' (11#1) [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/score.v:8]
INFO: [Synth 8-226] default block is never used [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:120]
INFO: [Synth 8-6157] synthesizing module 'seg' [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/seg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seg' (12#1) [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/seg.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga' [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/vga.v:6]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/vga.v:37]
INFO: [Synth 8-6155] done synthesizing module 'vga' (13#1) [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/vga.v:6]
WARNING: [Synth 8-567] referenced signal 'calcy' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e15' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's15' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e14' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's14' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e13' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's13' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e12' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's12' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e11' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's11' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e10' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's10' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e9' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's9' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e8' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's8' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e7' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's7' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e6' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's6' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e5' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's5' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e4' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's4' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e3' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's3' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e2' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's2' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e1' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's1' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'e0' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 's0' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'status' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'faceu' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-567] referenced signal 'faced' should be on the sensitivity list [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:207]
WARNING: [Synth 8-6014] Unused sequential element step_reg was removed.  [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:117]
WARNING: [Synth 8-6014] Unused sequential element score1_reg was removed.  [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:117]
INFO: [Synth 8-6155] done synthesizing module 'game' (14#1) [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v:21]
WARNING: [Synth 8-3917] design game has port vgaRed[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaRed[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaRed[0] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[0] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 890.582 ; gain = 246.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 890.582 ; gain = 246.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 890.582 ; gain = 246.293
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/NL/projects/2048Diu/2048Diu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'mp3_inst/music_0'
Finished Parsing XDC File [e:/NL/projects/2048Diu/2048Diu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'mp3_inst/music_0'
Parsing XDC File [E:/NL/projects/2048Diu/2048Diu.srcs/constrs_1/new/2048Diu.xdc]
WARNING: [Vivado 12-584] No ports matched 'start'. [E:/NL/projects/2048Diu/2048Diu.srcs/constrs_1/new/2048Diu.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'over'. [E:/NL/projects/2048Diu/2048Diu.srcs/constrs_1/new/2048Diu.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'start'. [E:/NL/projects/2048Diu/2048Diu.srcs/constrs_1/new/2048Diu.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'over'. [E:/NL/projects/2048Diu/2048Diu.srcs/constrs_1/new/2048Diu.xdc:49]
Finished Parsing XDC File [E:/NL/projects/2048Diu/2048Diu.srcs/constrs_1/new/2048Diu.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/NL/projects/2048Diu/2048Diu.srcs/constrs_1/new/2048Diu.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/game_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/NL/projects/2048Diu/2048Diu.srcs/constrs_1/new/2048Diu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1027.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.992 ; gain = 383.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.992 ; gain = 383.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mp3_inst/music_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.992 ; gain = 383.703
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'condition_reg' in module 'MyMP3'
INFO: [Synth 8-5544] ROM "faceu" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "faced" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                             0000
                   DELAY |                           000010 |                             0001
                 PRE_CMD |                           000100 |                             0010
                PRE_DATA |                           001000 |                             0100
              WRITE_DATA |                           010000 |                             0101
               WRITE_CMD |                           100000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'condition_reg' using encoding 'one-hot' in module 'MyMP3'
WARNING: [Synth 8-327] inferring latch for variable 'dout_reg' [E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/shake.v:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.992 ; gain = 383.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |game__GB0     |           1|     29832|
|2     |game__GB1     |           1|     20738|
|3     |game__GB2     |           1|     30438|
|4     |game__GB3     |           1|     30185|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	  16 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 48    
+---XORs : 
	   2 Input      3 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 32    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input    102 Bit        Muxes := 1     
	   4 Input     77 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 19    
	   6 Input     32 Bit        Muxes := 2     
	   9 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 8     
	   9 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 640   
	   8 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 32    
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input    102 Bit        Muxes := 1     
	   4 Input     77 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   6 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 8     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module BCDseg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   9 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module score 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module random__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module gen__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 3     
Module random__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module gen__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 3     
Module random__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module gen__3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 3     
Module random 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module gen 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 3     
Module move__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module shake__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module shake__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module shake__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module shake 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module MyMP3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design game has port vgaRed[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaRed[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaRed[0] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[0] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'i_3/sumScore_reg[31]' (FD) to 'i_3/sumScore_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_3/sumScore_reg[27]' (FD) to 'i_3/sumScore_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_3/sumScore_reg[29]' (FD) to 'i_3/sumScore_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_3/sumScore_reg[28]' (FD) to 'i_3/sumScore_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_3/sumScore_reg[30]' (FD) to 'i_3/sumScore_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_3/sumScore_reg[23]' (FD) to 'i_3/sumScore_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_3/sumScore_reg[25]' (FD) to 'i_3/sumScore_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_3/sumScore_reg[24]' (FD) to 'i_3/sumScore_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_3/sumScore_reg[26]' (FD) to 'i_3/sumScore_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_3/sumScore_reg[22]' (FD) to 'i_3/sumScore_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\sumScore_reg[21] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_condition_reg[0]) is unused and will be removed from module MyMP3.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/score_inst/nolabel_line45/\seg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\sumScore_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 1159.750 ; gain = 515.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |game__GB0     |           1|      2717|
|2     |game__GB1     |           1|      2228|
|3     |game__GB2     |           1|      3061|
|4     |game__GB3     |           1|     16975|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 1159.750 ; gain = 515.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 1159.750 ; gain = 515.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |game__GB0     |           1|      2717|
|2     |game__GB1     |           1|      2228|
|3     |game__GB2     |           1|      3061|
|4     |game__GB3     |           1|     16975|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 1290.422 ; gain = 646.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 1290.422 ; gain = 646.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 1290.422 ; gain = 646.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:01:47 . Memory (MB): peak = 1290.422 ; gain = 646.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:01:47 . Memory (MB): peak = 1290.422 ; gain = 646.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:41 ; elapsed = 00:01:47 . Memory (MB): peak = 1290.422 ; gain = 646.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:41 ; elapsed = 00:01:47 . Memory (MB): peak = 1290.422 ; gain = 646.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|game        | mp3_inst/cmd_reg[63] | 64     | 1     | NO           | NO                 | YES               | 0      | 2       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     5|
|3     |CARRY4        |   487|
|4     |LUT1          |    84|
|5     |LUT2          |   662|
|6     |LUT3          |   733|
|7     |LUT4          |  1124|
|8     |LUT5          |   844|
|9     |LUT6          |  2509|
|10    |MUXF7         |   153|
|11    |MUXF8         |    31|
|12    |SRLC32E       |     2|
|13    |FDCE          |   438|
|14    |FDPE          |    16|
|15    |FDRE          |   303|
|16    |FDSE          |     5|
|17    |LDC           |     4|
|18    |IBUF          |     7|
|19    |OBUF          |    35|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------+--------------------------+------+
|      |Instance           |Module                    |Cells |
+------+-------------------+--------------------------+------+
|1     |top                |                          |  7458|
|2     |  clkdiv1          |clkdiv                    |    21|
|3     |  gd               |gen                       |    73|
|4     |    ran            |random_24                 |    73|
|5     |  gl               |gen_0                     |    70|
|6     |    ran            |random_23                 |    70|
|7     |  gr               |gen_1                     |    80|
|8     |    ran            |random_22                 |    80|
|9     |  gu               |gen_2                     |    65|
|10    |    ran            |random                    |    65|
|11    |  mp3_inst         |MyMP3                     |   403|
|12    |    clk_mp3        |Divider                   |   170|
|13    |  score_inst       |score                     |  1592|
|14    |    nolabel_line45 |BCDseg                    |   493|
|15    |      T2           |bcdto8segment_dataflow    |     1|
|16    |      T3           |bcdto8segment_dataflow_21 |     2|
|17    |  seg0             |seg                       |     1|
|18    |  seg1             |seg_3                     |     1|
|19    |  seg10            |seg_4                     |     2|
|20    |  seg11            |seg_5                     |     1|
|21    |  seg12            |seg_6                     |     7|
|22    |  seg13            |seg_7                     |     1|
|23    |  seg14            |seg_8                     |     2|
|24    |  seg15            |seg_9                     |     2|
|25    |  seg2             |seg_10                    |     2|
|26    |  seg3             |seg_11                    |     1|
|27    |  seg4             |seg_12                    |     2|
|28    |  seg5             |seg_13                    |     1|
|29    |  seg6             |seg_14                    |     2|
|30    |  seg7             |seg_15                    |     2|
|31    |  seg8             |seg_16                    |     1|
|32    |  seg9             |seg_17                    |     1|
|33    |  shake_0          |shake                     |    91|
|34    |  shake_1          |shake_18                  |    87|
|35    |  shake_2          |shake_19                  |    87|
|36    |  shake_3          |shake_20                  |   104|
|37    |  vga_0            |vga                       |  1369|
+------+-------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:41 ; elapsed = 00:01:47 . Memory (MB): peak = 1290.422 ; gain = 646.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 1290.422 ; gain = 508.723
Synthesis Optimization Complete : Time (s): cpu = 00:01:41 ; elapsed = 00:01:47 . Memory (MB): peak = 1290.422 ; gain = 646.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 675 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1290.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 1290.422 ; gain = 901.883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1290.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/NL/projects/2048Diu/2048Diu.runs/synth_1/game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_utilization_synth.rpt -pb game_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 13:58:25 2024...
