{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 05:46:22 2018 " "Info: Processing started: Tue Oct 16 05:46:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pci_com_lpt_usb_eth -c pci_com_lpt_usb_eth " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pci_com_lpt_usb_eth -c pci_com_lpt_usb_eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "com_controller:b2v_inst\|Equal0~9 " "Info: Detected gated clock \"com_controller:b2v_inst\|Equal0~9\" as buffer" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 168 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|Equal0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "com_controller:b2v_inst\|Equal0~6 " "Info: Detected gated clock \"com_controller:b2v_inst\|Equal0~6\" as buffer" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 168 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|IER_COM1\[1\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|IER_COM1\[1\]\" as buffer" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 775 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|IER_COM1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "I_CLK_DEV register com_controller:b2v_inst\|TSR_COM1\[6\] register com_controller:b2v_inst\|TSR_COM1\[9\] 1.533 ns " "Info: Slack time is 1.533 ns for clock \"I_CLK_DEV\" between source register \"com_controller:b2v_inst\|TSR_COM1\[6\]\" and destination register \"com_controller:b2v_inst\|TSR_COM1\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "51.81 MHz 19.3 ns " "Info: Fmax is 51.81 MHz (period= 19.3 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.333 ns + Largest register register " "Info: + Largest register to register requirement is 19.333 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.833 ns + " "Info: + Setup relationship between source and destination is 20.833 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination I_CLK_DEV 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"I_CLK_DEV\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source I_CLK_DEV 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"I_CLK_DEV\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_DEV destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"I_CLK_DEV\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK_DEV 1 CLK PIN_91 219 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 219; CLK Node = 'I_CLK_DEV'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_DEV } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|TSR_COM1\[9\] 2 REG LC6_L30 2 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC6_L30; Fanout = 2; REG Node = 'com_controller:b2v_inst\|TSR_COM1\[9\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[9] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_DEV source 2.800 ns - Longest register " "Info: - Longest clock path from clock \"I_CLK_DEV\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK_DEV 1 CLK PIN_91 219 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 219; CLK Node = 'I_CLK_DEV'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_DEV } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|TSR_COM1\[6\] 2 REG LC7_L29 2 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC7_L29; Fanout = 2; REG Node = 'com_controller:b2v_inst\|TSR_COM1\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[6] } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[6] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[9] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[6] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 492 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns - " "Info: - Micro setup delay of destination is 0.700 ns" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 492 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[9] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[6] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.800 ns - Longest register register " "Info: - Longest register to register delay is 17.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns com_controller:b2v_inst\|TSR_COM1\[6\] 1 REG LC7_L29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_L29; Fanout = 2; REG Node = 'com_controller:b2v_inst\|TSR_COM1\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|TSR_COM1[6] } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 2.200 ns com_controller:b2v_inst\|Equal2~4 2 COMB LC1_L29 1 " "Info: 2: + IC(0.200 ns) + CELL(2.000 ns) = 2.200 ns; Loc. = LC1_L29; Fanout = 1; COMB Node = 'com_controller:b2v_inst\|Equal2~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { com_controller:b2v_inst|TSR_COM1[6] com_controller:b2v_inst|Equal2~4 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.200 ns) 5.000 ns com_controller:b2v_inst\|Equal2~11 3 COMB LC1_L30 1 " "Info: 3: + IC(1.600 ns) + CELL(1.200 ns) = 5.000 ns; Loc. = LC1_L30; Fanout = 1; COMB Node = 'com_controller:b2v_inst\|Equal2~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { com_controller:b2v_inst|Equal2~4 com_controller:b2v_inst|Equal2~11 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.000 ns com_controller:b2v_inst\|Equal2~7 4 COMB LC2_L30 6 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 7.000 ns; Loc. = LC2_L30; Fanout = 6; COMB Node = 'com_controller:b2v_inst\|Equal2~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { com_controller:b2v_inst|Equal2~11 com_controller:b2v_inst|Equal2~7 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.000 ns) 10.600 ns com_controller:b2v_inst\|always18~0 5 COMB LC4_L32 5 " "Info: 5: + IC(1.600 ns) + CELL(2.000 ns) = 10.600 ns; Loc. = LC4_L32; Fanout = 5; COMB Node = 'com_controller:b2v_inst\|always18~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { com_controller:b2v_inst|Equal2~7 com_controller:b2v_inst|always18~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 12.800 ns com_controller:b2v_inst\|TSR_COM1~53 6 COMB LC7_L32 2 " "Info: 6: + IC(0.200 ns) + CELL(2.000 ns) = 12.800 ns; Loc. = LC7_L32; Fanout = 2; COMB Node = 'com_controller:b2v_inst\|TSR_COM1~53'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { com_controller:b2v_inst|always18~0 com_controller:b2v_inst|TSR_COM1~53 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.000 ns) 16.400 ns com_controller:b2v_inst\|TSR_COM1~57 7 COMB LC8_L30 1 " "Info: 7: + IC(1.600 ns) + CELL(2.000 ns) = 16.400 ns; Loc. = LC8_L30; Fanout = 1; COMB Node = 'com_controller:b2v_inst\|TSR_COM1~57'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { com_controller:b2v_inst|TSR_COM1~53 com_controller:b2v_inst|TSR_COM1~57 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 17.800 ns com_controller:b2v_inst\|TSR_COM1\[9\] 8 REG LC6_L30 2 " "Info: 8: + IC(0.200 ns) + CELL(1.200 ns) = 17.800 ns; Loc. = LC6_L30; Fanout = 2; REG Node = 'com_controller:b2v_inst\|TSR_COM1\[9\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { com_controller:b2v_inst|TSR_COM1~57 com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.400 ns ( 69.66 % ) " "Info: Total cell delay = 12.400 ns ( 69.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.400 ns ( 30.34 % ) " "Info: Total interconnect delay = 5.400 ns ( 30.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { com_controller:b2v_inst|TSR_COM1[6] com_controller:b2v_inst|Equal2~4 com_controller:b2v_inst|Equal2~11 com_controller:b2v_inst|Equal2~7 com_controller:b2v_inst|always18~0 com_controller:b2v_inst|TSR_COM1~53 com_controller:b2v_inst|TSR_COM1~57 com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { com_controller:b2v_inst|TSR_COM1[6] {} com_controller:b2v_inst|Equal2~4 {} com_controller:b2v_inst|Equal2~11 {} com_controller:b2v_inst|Equal2~7 {} com_controller:b2v_inst|always18~0 {} com_controller:b2v_inst|TSR_COM1~53 {} com_controller:b2v_inst|TSR_COM1~57 {} com_controller:b2v_inst|TSR_COM1[9] {} } { 0.000ns 0.200ns 1.600ns 0.000ns 1.600ns 0.200ns 1.600ns 0.200ns } { 0.000ns 2.000ns 1.200ns 2.000ns 2.000ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[9] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[6] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { com_controller:b2v_inst|TSR_COM1[6] com_controller:b2v_inst|Equal2~4 com_controller:b2v_inst|Equal2~11 com_controller:b2v_inst|Equal2~7 com_controller:b2v_inst|always18~0 com_controller:b2v_inst|TSR_COM1~53 com_controller:b2v_inst|TSR_COM1~57 com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { com_controller:b2v_inst|TSR_COM1[6] {} com_controller:b2v_inst|Equal2~4 {} com_controller:b2v_inst|Equal2~11 {} com_controller:b2v_inst|Equal2~7 {} com_controller:b2v_inst|always18~0 {} com_controller:b2v_inst|TSR_COM1~53 {} com_controller:b2v_inst|TSR_COM1~57 {} com_controller:b2v_inst|TSR_COM1[9] {} } { 0.000ns 0.200ns 1.600ns 0.000ns 1.600ns 0.200ns 1.600ns 0.200ns } { 0.000ns 2.000ns 1.200ns 2.000ns 2.000ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "I_CLK register pci_controller:b2v_inst1\|ST.ST_READCS register pci_controller:b2v_inst1\|ST.ST_IDLE 4.103 ns " "Info: Slack time is 4.103 ns for clock \"I_CLK\" between source register \"pci_controller:b2v_inst1\|ST.ST_READCS\" and destination register \"pci_controller:b2v_inst1\|ST.ST_IDLE\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "38.17 MHz 26.2 ns " "Info: Fmax is 38.17 MHz (period= 26.2 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "28.803 ns + Largest register register " "Info: + Largest register to register requirement is 28.803 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "30.303 ns + " "Info: + Setup relationship between source and destination is 30.303 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.303 ns " "Info: + Latch edge is 30.303 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination I_CLK 30.303 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"I_CLK\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source I_CLK 30.303 ns 0.000 ns  50 " "Info: Clock period of Source clock \"I_CLK\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"I_CLK\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns pci_controller:b2v_inst1\|ST.ST_IDLE 2 REG LC8_O27 3 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC8_O27; Fanout = 3; REG Node = 'pci_controller:b2v_inst1\|ST.ST_IDLE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK source 2.800 ns - Longest register " "Info: - Longest clock path from clock \"I_CLK\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns pci_controller:b2v_inst1\|ST.ST_READCS 2 REG LC2_O32 249 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC2_O32; Fanout = 249; REG Node = 'pci_controller:b2v_inst1\|ST.ST_READCS'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_READCS {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_READCS {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns - " "Info: - Micro setup delay of destination is 0.700 ns" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_READCS {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.700 ns - Longest register register " "Info: - Longest register to register delay is 24.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pci_controller:b2v_inst1\|ST.ST_READCS 1 REG LC2_O32 249 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_O32; Fanout = 249; REG Node = 'pci_controller:b2v_inst1\|ST.ST_READCS'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(2.000 ns) 7.200 ns pci_controller:b2v_inst1\|Equal11~2 2 COMB LC8_O8 1 " "Info: 2: + IC(5.200 ns) + CELL(2.000 ns) = 7.200 ns; Loc. = LC8_O8; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|Equal11~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { pci_controller:b2v_inst1|ST.ST_READCS pci_controller:b2v_inst1|Equal11~2 } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.000 ns) 11.500 ns pci_controller:b2v_inst1\|always3~41 3 COMB LC2_O21 1 " "Info: 3: + IC(2.300 ns) + CELL(2.000 ns) = 11.500 ns; Loc. = LC2_O21; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~41'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { pci_controller:b2v_inst1|Equal11~2 pci_controller:b2v_inst1|always3~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 13.700 ns pci_controller:b2v_inst1\|always3~42 4 COMB LC8_O21 1 " "Info: 4: + IC(0.200 ns) + CELL(2.000 ns) = 13.700 ns; Loc. = LC8_O21; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~42'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { pci_controller:b2v_inst1|always3~41 pci_controller:b2v_inst1|always3~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.200 ns) 17.800 ns pci_controller:b2v_inst1\|always3~184 5 COMB LC1_O30 1 " "Info: 5: + IC(2.900 ns) + CELL(1.200 ns) = 17.800 ns; Loc. = LC1_O30; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~184'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { pci_controller:b2v_inst1|always3~42 pci_controller:b2v_inst1|always3~184 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 19.800 ns pci_controller:b2v_inst1\|always3~134 6 COMB LC2_O30 2 " "Info: 6: + IC(0.000 ns) + CELL(2.000 ns) = 19.800 ns; Loc. = LC2_O30; Fanout = 2; COMB Node = 'pci_controller:b2v_inst1\|always3~134'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { pci_controller:b2v_inst1|always3~184 pci_controller:b2v_inst1|always3~134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.000 ns) 23.300 ns pci_controller:b2v_inst1\|Selector32~6 7 COMB LC3_O27 1 " "Info: 7: + IC(1.500 ns) + CELL(2.000 ns) = 23.300 ns; Loc. = LC3_O27; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|Selector32~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { pci_controller:b2v_inst1|always3~134 pci_controller:b2v_inst1|Selector32~6 } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 24.700 ns pci_controller:b2v_inst1\|ST.ST_IDLE 8 REG LC8_O27 3 " "Info: 8: + IC(0.200 ns) + CELL(1.200 ns) = 24.700 ns; Loc. = LC8_O27; Fanout = 3; REG Node = 'pci_controller:b2v_inst1\|ST.ST_IDLE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.400 ns ( 50.20 % ) " "Info: Total cell delay = 12.400 ns ( 50.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.300 ns ( 49.80 % ) " "Info: Total interconnect delay = 12.300 ns ( 49.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "24.700 ns" { pci_controller:b2v_inst1|ST.ST_READCS pci_controller:b2v_inst1|Equal11~2 pci_controller:b2v_inst1|always3~41 pci_controller:b2v_inst1|always3~42 pci_controller:b2v_inst1|always3~184 pci_controller:b2v_inst1|always3~134 pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "24.700 ns" { pci_controller:b2v_inst1|ST.ST_READCS {} pci_controller:b2v_inst1|Equal11~2 {} pci_controller:b2v_inst1|always3~41 {} pci_controller:b2v_inst1|always3~42 {} pci_controller:b2v_inst1|always3~184 {} pci_controller:b2v_inst1|always3~134 {} pci_controller:b2v_inst1|Selector32~6 {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 5.200ns 2.300ns 0.200ns 2.900ns 0.000ns 1.500ns 0.200ns } { 0.000ns 2.000ns 2.000ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_READCS {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "24.700 ns" { pci_controller:b2v_inst1|ST.ST_READCS pci_controller:b2v_inst1|Equal11~2 pci_controller:b2v_inst1|always3~41 pci_controller:b2v_inst1|always3~42 pci_controller:b2v_inst1|always3~184 pci_controller:b2v_inst1|always3~134 pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "24.700 ns" { pci_controller:b2v_inst1|ST.ST_READCS {} pci_controller:b2v_inst1|Equal11~2 {} pci_controller:b2v_inst1|always3~41 {} pci_controller:b2v_inst1|always3~42 {} pci_controller:b2v_inst1|always3~184 {} pci_controller:b2v_inst1|always3~134 {} pci_controller:b2v_inst1|Selector32~6 {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 5.200ns 2.300ns 0.200ns 2.900ns 0.000ns 1.500ns 0.200ns } { 0.000ns 2.000ns 2.000ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "I_CLK_DEV register com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] register com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 200 ps " "Info: Minimum slack time is 200 ps for clock \"I_CLK_DEV\" between source register \"com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" and destination register \"com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.900 ns + Shortest register register " "Info: + Shortest register to register delay is 0.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 1 REG LC3_J11 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_J11; Fanout = 20; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 0.900 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 2 REG LC3_J11 20 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 0.900 ns; Loc. = LC3_J11; Fanout = 20; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.900 ns ( 100.00 % ) " "Info: Total cell delay = 0.900 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns } { 0.000ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.700 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.700 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination I_CLK_DEV 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"I_CLK_DEV\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source I_CLK_DEV 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"I_CLK_DEV\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_DEV destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK_DEV\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK_DEV 1 CLK PIN_91 219 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 219; CLK Node = 'I_CLK_DEV'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_DEV } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 2 REG LC3_J11 20 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC3_J11; Fanout = 20; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_DEV source 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"I_CLK_DEV\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK_DEV 1 CLK PIN_91 219 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 219; CLK Node = 'I_CLK_DEV'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_DEV } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 2 REG LC3_J11 20 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC3_J11; Fanout = 20; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.500 ns + " "Info: + Micro hold delay of destination is 1.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns } { 0.000ns 0.900ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "I_CLK register com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] register com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 200 ps " "Info: Minimum slack time is 200 ps for clock \"I_CLK\" between source register \"com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.900 ns + Shortest register register " "Info: + Shortest register to register delay is 0.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC1_W12 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_W12; Fanout = 34; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 0.900 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC1_W12 34 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 0.900 ns; Loc. = LC1_W12; Fanout = 34; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.900 ns ( 100.00 % ) " "Info: Total cell delay = 0.900 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns } { 0.000ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.700 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.700 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination I_CLK 30.303 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"I_CLK\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source I_CLK 30.303 ns 0.000 ns  50 " "Info: Clock period of Source clock \"I_CLK\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC1_W12 34 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC1_W12; Fanout = 34; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK source 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"I_CLK\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC1_W12 34 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC1_W12; Fanout = 34; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.500 ns + " "Info: + Micro hold delay of destination is 1.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns } { 0.000ns 0.900ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pci_controller:b2v_inst1\|ST.ST_IDLE IO_AD\[23\] I_CLK 31.600 ns register " "Info: tsu for register \"pci_controller:b2v_inst1\|ST.ST_IDLE\" (data pin = \"IO_AD\[23\]\", clock pin = \"I_CLK\") is 31.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.700 ns + Longest pin register " "Info: + Longest pin to register delay is 33.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_AD\[23\] 1 PIN PIN_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_6; Fanout = 1; PIN Node = 'IO_AD\[23\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_AD[23] } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns IO_AD\[23\]~8 2 COMB IOC_6 10 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = IOC_6; Fanout = 10; COMB Node = 'IO_AD\[23\]~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { IO_AD[23] IO_AD[23]~8 } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.700 ns) + CELL(2.000 ns) 15.600 ns pci_controller:b2v_inst1\|Equal9~8 3 COMB LC7_O26 1 " "Info: 3: + IC(10.700 ns) + CELL(2.000 ns) = 15.600 ns; Loc. = LC7_O26; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|Equal9~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.700 ns" { IO_AD[23]~8 pci_controller:b2v_inst1|Equal9~8 } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 318 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.200 ns) 18.600 ns pci_controller:b2v_inst1\|always3~232 4 COMB LC6_O24 1 " "Info: 4: + IC(1.800 ns) + CELL(1.200 ns) = 18.600 ns; Loc. = LC6_O24; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~232'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { pci_controller:b2v_inst1|Equal9~8 pci_controller:b2v_inst1|always3~232 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 20.600 ns pci_controller:b2v_inst1\|always3~148 5 COMB LC7_O24 1 " "Info: 5: + IC(0.000 ns) + CELL(2.000 ns) = 20.600 ns; Loc. = LC7_O24; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~148'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { pci_controller:b2v_inst1|always3~232 pci_controller:b2v_inst1|always3~148 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 22.800 ns pci_controller:b2v_inst1\|always3~57 6 COMB LC5_O24 1 " "Info: 6: + IC(0.200 ns) + CELL(2.000 ns) = 22.800 ns; Loc. = LC5_O24; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~57'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { pci_controller:b2v_inst1|always3~148 pci_controller:b2v_inst1|always3~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.200 ns) 26.800 ns pci_controller:b2v_inst1\|always3~191 7 COMB LC2_O28 1 " "Info: 7: + IC(2.800 ns) + CELL(1.200 ns) = 26.800 ns; Loc. = LC2_O28; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~191'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pci_controller:b2v_inst1|always3~57 pci_controller:b2v_inst1|always3~191 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 28.800 ns pci_controller:b2v_inst1\|always3~135 8 COMB LC3_O28 2 " "Info: 8: + IC(0.000 ns) + CELL(2.000 ns) = 28.800 ns; Loc. = LC3_O28; Fanout = 2; COMB Node = 'pci_controller:b2v_inst1\|always3~135'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { pci_controller:b2v_inst1|always3~191 pci_controller:b2v_inst1|always3~135 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.000 ns) 32.300 ns pci_controller:b2v_inst1\|Selector32~6 9 COMB LC3_O27 1 " "Info: 9: + IC(1.500 ns) + CELL(2.000 ns) = 32.300 ns; Loc. = LC3_O27; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|Selector32~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { pci_controller:b2v_inst1|always3~135 pci_controller:b2v_inst1|Selector32~6 } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 33.700 ns pci_controller:b2v_inst1\|ST.ST_IDLE 10 REG LC8_O27 3 " "Info: 10: + IC(0.200 ns) + CELL(1.200 ns) = 33.700 ns; Loc. = LC8_O27; Fanout = 3; REG Node = 'pci_controller:b2v_inst1\|ST.ST_IDLE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.500 ns ( 48.96 % ) " "Info: Total cell delay = 16.500 ns ( 48.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.200 ns ( 51.04 % ) " "Info: Total interconnect delay = 17.200 ns ( 51.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "33.700 ns" { IO_AD[23] IO_AD[23]~8 pci_controller:b2v_inst1|Equal9~8 pci_controller:b2v_inst1|always3~232 pci_controller:b2v_inst1|always3~148 pci_controller:b2v_inst1|always3~57 pci_controller:b2v_inst1|always3~191 pci_controller:b2v_inst1|always3~135 pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "33.700 ns" { IO_AD[23] {} IO_AD[23]~8 {} pci_controller:b2v_inst1|Equal9~8 {} pci_controller:b2v_inst1|always3~232 {} pci_controller:b2v_inst1|always3~148 {} pci_controller:b2v_inst1|always3~57 {} pci_controller:b2v_inst1|always3~191 {} pci_controller:b2v_inst1|always3~135 {} pci_controller:b2v_inst1|Selector32~6 {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 10.700ns 1.800ns 0.000ns 0.200ns 2.800ns 0.000ns 1.500ns 0.200ns } { 0.000ns 2.900ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK destination 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"I_CLK\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns pci_controller:b2v_inst1\|ST.ST_IDLE 2 REG LC8_O27 3 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC8_O27; Fanout = 3; REG Node = 'pci_controller:b2v_inst1\|ST.ST_IDLE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "33.700 ns" { IO_AD[23] IO_AD[23]~8 pci_controller:b2v_inst1|Equal9~8 pci_controller:b2v_inst1|always3~232 pci_controller:b2v_inst1|always3~148 pci_controller:b2v_inst1|always3~57 pci_controller:b2v_inst1|always3~191 pci_controller:b2v_inst1|always3~135 pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "33.700 ns" { IO_AD[23] {} IO_AD[23]~8 {} pci_controller:b2v_inst1|Equal9~8 {} pci_controller:b2v_inst1|always3~232 {} pci_controller:b2v_inst1|always3~148 {} pci_controller:b2v_inst1|always3~57 {} pci_controller:b2v_inst1|always3~191 {} pci_controller:b2v_inst1|always3~135 {} pci_controller:b2v_inst1|Selector32~6 {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 10.700ns 1.800ns 0.000ns 0.200ns 2.800ns 0.000ns 1.500ns 0.200ns } { 0.000ns 2.900ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "I_CLK O_INT com_controller:b2v_inst\|fifo_tx_empty_iflag 33.000 ns register " "Info: tco from clock \"I_CLK\" to destination pin \"O_INT\" through register \"com_controller:b2v_inst\|fifo_tx_empty_iflag\" is 33.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK source 15.300 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK\" to source register is 15.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.800 ns) 3.600 ns com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC1_L46 12 " "Info: 2: + IC(1.200 ns) + CELL(0.800 ns) = 3.600 ns; Loc. = LC1_L46; Fanout = 12; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.200 ns) 8.800 ns com_controller:b2v_inst\|Equal0~9 3 COMB LC2_S46 1 " "Info: 3: + IC(4.000 ns) + CELL(1.200 ns) = 8.800 ns; Loc. = LC2_S46; Fanout = 1; COMB Node = 'com_controller:b2v_inst\|Equal0~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|Equal0~9 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 10.800 ns com_controller:b2v_inst\|Equal0~6 4 COMB LC3_S46 8 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 10.800 ns; Loc. = LC3_S46; Fanout = 8; COMB Node = 'com_controller:b2v_inst\|Equal0~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { com_controller:b2v_inst|Equal0~9 com_controller:b2v_inst|Equal0~6 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(0.000 ns) 15.300 ns com_controller:b2v_inst\|fifo_tx_empty_iflag 5 REG LC2_W21 1 " "Info: 5: + IC(4.500 ns) + CELL(0.000 ns) = 15.300 ns; Loc. = LC2_W21; Fanout = 1; REG Node = 'com_controller:b2v_inst\|fifo_tx_empty_iflag'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { com_controller:b2v_inst|Equal0~6 com_controller:b2v_inst|fifo_tx_empty_iflag } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.600 ns ( 36.60 % ) " "Info: Total cell delay = 5.600 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.700 ns ( 63.40 % ) " "Info: Total interconnect delay = 9.700 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.300 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|Equal0~9 com_controller:b2v_inst|Equal0~6 com_controller:b2v_inst|fifo_tx_empty_iflag } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.300 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} com_controller:b2v_inst|Equal0~9 {} com_controller:b2v_inst|Equal0~6 {} com_controller:b2v_inst|fifo_tx_empty_iflag {} } { 0.000ns 0.000ns 1.200ns 4.000ns 0.000ns 4.500ns } { 0.000ns 1.600ns 0.800ns 1.200ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns + " "Info: + Micro clock to output delay of source is 0.800 ns" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.900 ns + Longest register pin " "Info: + Longest register to pin delay is 16.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns com_controller:b2v_inst\|fifo_tx_empty_iflag 1 REG LC2_W21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_W21; Fanout = 1; REG Node = 'com_controller:b2v_inst\|fifo_tx_empty_iflag'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|fifo_tx_empty_iflag } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 2.200 ns com_controller:b2v_inst\|O_INTX~8 2 COMB LC1_W21 3 " "Info: 2: + IC(0.200 ns) + CELL(2.000 ns) = 2.200 ns; Loc. = LC1_W21; Fanout = 3; COMB Node = 'com_controller:b2v_inst\|O_INTX~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag com_controller:b2v_inst|O_INTX~8 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(2.000 ns) 9.800 ns com_controller:b2v_inst\|O_INTX~6 3 COMB LC7_L35 1 " "Info: 3: + IC(5.600 ns) + CELL(2.000 ns) = 9.800 ns; Loc. = LC7_L35; Fanout = 1; COMB Node = 'com_controller:b2v_inst\|O_INTX~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { com_controller:b2v_inst|O_INTX~8 com_controller:b2v_inst|O_INTX~6 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(4.600 ns) 16.900 ns O_INT 4 PIN PIN_220 0 " "Info: 4: + IC(2.500 ns) + CELL(4.600 ns) = 16.900 ns; Loc. = PIN_220; Fanout = 0; PIN Node = 'O_INT'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { com_controller:b2v_inst|O_INTX~6 O_INT } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 50.89 % ) " "Info: Total cell delay = 8.600 ns ( 50.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 49.11 % ) " "Info: Total interconnect delay = 8.300 ns ( 49.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.900 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag com_controller:b2v_inst|O_INTX~8 com_controller:b2v_inst|O_INTX~6 O_INT } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "16.900 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag {} com_controller:b2v_inst|O_INTX~8 {} com_controller:b2v_inst|O_INTX~6 {} O_INT {} } { 0.000ns 0.200ns 5.600ns 2.500ns } { 0.000ns 2.000ns 2.000ns 4.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.300 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|Equal0~9 com_controller:b2v_inst|Equal0~6 com_controller:b2v_inst|fifo_tx_empty_iflag } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.300 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} com_controller:b2v_inst|Equal0~9 {} com_controller:b2v_inst|Equal0~6 {} com_controller:b2v_inst|fifo_tx_empty_iflag {} } { 0.000ns 0.000ns 1.200ns 4.000ns 0.000ns 4.500ns } { 0.000ns 1.600ns 0.800ns 1.200ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.900 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag com_controller:b2v_inst|O_INTX~8 com_controller:b2v_inst|O_INTX~6 O_INT } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "16.900 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag {} com_controller:b2v_inst|O_INTX~8 {} com_controller:b2v_inst|O_INTX~6 {} O_INT {} } { 0.000ns 0.200ns 5.600ns 2.500ns } { 0.000ns 2.000ns 2.000ns 4.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pci_controller:b2v_inst1\|BAR_0_DEV1\[11\] IO_AD\[11\] I_CLK -3.600 ns register " "Info: th for register \"pci_controller:b2v_inst1\|BAR_0_DEV1\[11\]\" (data pin = \"IO_AD\[11\]\", clock pin = \"I_CLK\") is -3.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns pci_controller:b2v_inst1\|BAR_0_DEV1\[11\] 2 REG LC1_O38 4 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC1_O38; Fanout = 4; REG Node = 'pci_controller:b2v_inst1\|BAR_0_DEV1\[11\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK pci_controller:b2v_inst1|BAR_0_DEV1[11] } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|BAR_0_DEV1[11] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|BAR_0_DEV1[11] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.500 ns + " "Info: + Micro hold delay of destination is 1.500 ns" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 388 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_AD\[11\] 1 PIN PIN_38 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_38; Fanout = 1; PIN Node = 'IO_AD\[11\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_AD[11] } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns IO_AD\[11\]~20 2 COMB IOC_38 9 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = IOC_38; Fanout = 9; COMB Node = 'IO_AD\[11\]~20'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { IO_AD[11] IO_AD[11]~20 } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.200 ns) 7.900 ns pci_controller:b2v_inst1\|BAR_0_DEV1\[11\] 3 REG LC1_O38 4 " "Info: 3: + IC(3.800 ns) + CELL(1.200 ns) = 7.900 ns; Loc. = LC1_O38; Fanout = 4; REG Node = 'pci_controller:b2v_inst1\|BAR_0_DEV1\[11\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { IO_AD[11]~20 pci_controller:b2v_inst1|BAR_0_DEV1[11] } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 51.90 % ) " "Info: Total cell delay = 4.100 ns ( 51.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 48.10 % ) " "Info: Total interconnect delay = 3.800 ns ( 48.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { IO_AD[11] IO_AD[11]~20 pci_controller:b2v_inst1|BAR_0_DEV1[11] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { IO_AD[11] {} IO_AD[11]~20 {} pci_controller:b2v_inst1|BAR_0_DEV1[11] {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 2.900ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|BAR_0_DEV1[11] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|BAR_0_DEV1[11] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { IO_AD[11] IO_AD[11]~20 pci_controller:b2v_inst1|BAR_0_DEV1[11] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { IO_AD[11] {} IO_AD[11]~20 {} pci_controller:b2v_inst1|BAR_0_DEV1[11] {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 2.900ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 05:46:25 2018 " "Info: Processing ended: Tue Oct 16 05:46:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
