INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:42]
INFO: [VRFC 10-311] analyzing module extend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:83]
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module DataLate
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module pcaddr
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module multicpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
