#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun  4 15:59:08 2025
# Process ID: 32092
# Current directory: C:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.runs/impl_1
# Command line: vivado.exe -log OV7670_VGA_Display.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source OV7670_VGA_Display.tcl -notrace
# Log file: C:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.runs/impl_1/OV7670_VGA_Display.vdi
# Journal file: C:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source OV7670_VGA_Display.tcl -notrace
Command: link_design -top OV7670_VGA_Display -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1104.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 478 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, u_clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [c:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [c:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.613 ; gain = 361.992
Finished Parsing XDC File [c:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [C:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1466.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1466.613 ; gain = 361.992
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.699 . Memory (MB): peak = 1466.613 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 26884bc16

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1481.535 ; gain = 14.922

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18b56592b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1689.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 20901dae1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1689.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2020d7f6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1689.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 2698 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 16c967593

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1689.324 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16c967593

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1689.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16c967593

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1689.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               6  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1689.324 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cf8e37a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1689.324 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 1cf8e37a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1788.211 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1cf8e37a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.946 . Memory (MB): peak = 1788.211 ; gain = 98.887

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cf8e37a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.211 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1788.211 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1cf8e37a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1788.211 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1788.211 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.runs/impl_1/OV7670_VGA_Display_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file OV7670_VGA_Display_drc_opted.rpt -pb OV7670_VGA_Display_drc_opted.pb -rpx OV7670_VGA_Display_drc_opted.rpx
Command: report_drc -file OV7670_VGA_Display_drc_opted.rpt -pb OV7670_VGA_Display_drc_opted.pb -rpx OV7670_VGA_Display_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.runs/impl_1/OV7670_VGA_Display_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/h_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/h_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/h_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/v_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/v_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/v_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/v_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/v_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/v_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/h_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/h_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/h_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1788.211 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1326e5d32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1788.211 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11713f069

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.311 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 122bab0c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.695 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 122bab0c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.699 . Memory (MB): peak = 1788.211 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 122bab0c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.703 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fd17846f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.850 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1eca180cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.942 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 17 LUTNM shape to break, 15 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 16, total 17, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 17 new cells, deleted 7 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]_0 could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[14] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_6 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[12] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_8 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[13] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_7 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[10] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_10 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[11] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_9 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[9] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_11 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[8] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_12 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[7] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_13 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[0] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_20 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[2] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_18 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[5] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_15 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[1] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_19 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[4] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_16 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[3] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_17 could not be replicated
INFO: [Physopt 32-117] Net U_VGA_Controller/U_Pixel_Counter/ADDRBWRADDR[6] could not be optimized because driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_14 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.211 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           17  |              7  |                    24  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           17  |              7  |                    24  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 20da94bb5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1788.211 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1f10e7ece

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1788.211 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f10e7ece

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ca531c4d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c878adc8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1984e4f2c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18e672bea

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e9c8c6fb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c1e2a7cf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1821682d0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16cb4c8e1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: f0e7e835

Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1788.211 ; gain = 0.000
Phase 3 Detail Placement | Checksum: f0e7e835

Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b0e2adb9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.691 | TNS=-26440.266 |
Phase 1 Physical Synthesis Initialization | Checksum: 215effc26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1788.211 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19961b580

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1788.211 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b0e2adb9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1788.211 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.875. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 1788.211 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a7d821fd

Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a7d821fd

Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                4x4|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a7d821fd

Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 1788.211 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1a7d821fd

Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1788.211 ; gain = 0.000

Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 1788.211 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c59d5b61

Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 1788.211 ; gain = 0.000
Ending Placer Task | Checksum: e56d5552

Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 1788.211 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 1788.211 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.338 . Memory (MB): peak = 1788.211 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.runs/impl_1/OV7670_VGA_Display_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file OV7670_VGA_Display_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1788.211 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file OV7670_VGA_Display_utilization_placed.rpt -pb OV7670_VGA_Display_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file OV7670_VGA_Display_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1788.211 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.211 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.216 | TNS=-26330.561 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b37c52d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.389 . Memory (MB): peak = 1788.211 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.216 | TNS=-26330.561 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1b37c52d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.398 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.216 | TNS=-26330.561 |
INFO: [Physopt 32-663] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[1][2].  Re-placed instance U_sobel_heeju1/line_buffer_1_reg[1][2]
INFO: [Physopt 32-735] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[1][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.004 | TNS=-26759.382 |
INFO: [Physopt 32-663] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[1][1].  Re-placed instance U_sobel_heeju1/line_buffer_1_reg[1][1]
INFO: [Physopt 32-735] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[1][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.941 | TNS=-26758.848 |
INFO: [Physopt 32-663] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[166][3].  Re-placed instance U_sobel_heeju1/line_buffer_1_reg[166][3]
INFO: [Physopt 32-735] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[166][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.896 | TNS=-26758.073 |
INFO: [Physopt 32-662] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[117][3].  Did not re-place instance U_sobel_heeju1/line_buffer_1_reg[117][3]
INFO: [Physopt 32-702] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[117][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_pixel_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/g_filter_blue[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray__29_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/C[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray1__0_carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_Frame_Buffer/mem_reg_0_13_0[1].  Re-placed instance U_Frame_Buffer/gray1__0_carry__0_i_3
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_13_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.852 | TNS=-26740.099 |
INFO: [Physopt 32-663] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[190][2].  Re-placed instance U_sobel_heeju1/line_buffer_1_reg[190][2]
INFO: [Physopt 32-735] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[190][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.847 | TNS=-26739.650 |
INFO: [Physopt 32-663] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[175][2].  Re-placed instance U_sobel_heeju1/line_buffer_1_reg[175][2]
INFO: [Physopt 32-735] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[175][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.842 | TNS=-26738.686 |
INFO: [Physopt 32-662] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[270][3].  Did not re-place instance U_sobel_heeju1/line_buffer_1_reg[270][3]
INFO: [Physopt 32-702] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[270][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/g_filter_blue[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray__29_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray__29_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/C[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray1__0_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray1__0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_12_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_15_0[0].  Did not re-place instance U_Frame_Buffer/red_port_OBUF[3]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_0[2]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_5_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_15_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.752 | TNS=-26623.125 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_12_1[1].  Did not re-place instance U_Frame_Buffer/gray1__0_carry_i_2
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_12_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_15_0[0].  Did not re-place instance U_Frame_Buffer/red_port_OBUF[3]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_1[1]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_2_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_15_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.684 | TNS=-26538.703 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_12_1[0].  Did not re-place instance U_Frame_Buffer/gray1__0_carry_i_3
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_12_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_Frame_Buffer/mem_reg_0_14_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_14_0[0].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_1
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_1[0]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_3_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_14_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.675 | TNS=-26527.467 |
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_12_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_15_0[0].  Did not re-place instance U_Frame_Buffer/red_port_OBUF[3]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_0[1]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_6_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_15_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.658 | TNS=-26502.430 |
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_12_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_15_0[0].  Did not re-place instance U_Frame_Buffer/red_port_OBUF[3]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_0[3]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_4_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_15_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.615 | TNS=-26447.218 |
INFO: [Physopt 32-663] Processed net U_Frame_Buffer/mem_reg_0_13_0[0].  Re-placed instance U_Frame_Buffer/gray1__0_carry__0_i_4
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_13_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.576 | TNS=-26398.870 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_13_0[1].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_3
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_13_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.573 | TNS=-26396.499 |
INFO: [Physopt 32-572] Net U_Frame_Buffer/mem_reg_0_14_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_14_0[0].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_1
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_0[1]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_6_comp_1.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_14_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.562 | TNS=-26379.166 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_14_0[0].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_1
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_0[3]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_4_comp_1.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_14_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.537 | TNS=-26347.067 |
INFO: [Physopt 32-572] Net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0.  Did not re-place instance U_Frame_Buffer/red_port_OBUF[1]_inst_i_3
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_0[2]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_5_comp_1.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.497 | TNS=-26279.011 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_13_0[1].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_3
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_13_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.479 | TNS=-26272.593 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_13_0[0].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_4
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_13_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.458 | TNS=-26248.839 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_0[1]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_6_comp.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.412 | TNS=-26206.226 |
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_12_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_14_0[0].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_1
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_0[0]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_7_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_14_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.409 | TNS=-26204.300 |
INFO: [Physopt 32-572] Net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0.  Did not re-place instance U_Frame_Buffer/red_port_OBUF[1]_inst_i_3
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_0[1]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_6_comp_2.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.407 | TNS=-26203.659 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_12_1[2].  Did not re-place instance U_Frame_Buffer/gray1__0_carry_i_1
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_12_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_14_0[0].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_1
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_1[2]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_1_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_14_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.403 | TNS=-26183.758 |
INFO: [Physopt 32-662] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[295][2].  Did not re-place instance U_sobel_heeju1/line_buffer_1_reg[295][2]
INFO: [Physopt 32-702] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[295][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/g_filter_blue[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray__29_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/C[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_1_1[0].  Did not re-place instance U_Frame_Buffer/gray0__0_carry_i_3
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_1_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.389 | TNS=-26169.206 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_replica
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_1_1[0]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray0__0_carry_i_3_comp.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.365 | TNS=-26137.697 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_13_0[2].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_2
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_13_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_Frame_Buffer/mem_reg_0_15_0[0].  Re-placed instance U_Frame_Buffer/red_port_OBUF[3]_inst_i_2
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_15_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.360 | TNS=-26135.132 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_1[0]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_3_comp_1.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.358 | TNS=-26134.398 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_13_0[0].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_4
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_13_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_14_0[0].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_1
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_13_0[0]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry__0_i_4_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_14_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.354 | TNS=-26129.774 |
INFO: [Physopt 32-702] Processed net U_grayscale/gray0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray0__0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_1_1[2].  Did not re-place instance U_Frame_Buffer/gray0__0_carry_i_1
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_1_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_1_1[2]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray0__0_carry_i_1_comp.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.351 | TNS=-26119.202 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_13_0[1].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_3
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_13_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0.  Did not re-place instance U_Frame_Buffer/red_port_OBUF[1]_inst_i_3
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_13_0[1]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry__0_i_3_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.342 | TNS=-26116.888 |
INFO: [Physopt 32-572] Net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0.  Did not re-place instance U_Frame_Buffer/red_port_OBUF[1]_inst_i_3
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_13_0[2]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry__0_i_2_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.340 | TNS=-26114.776 |
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_14_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_15_0[0].  Did not re-place instance U_Frame_Buffer/red_port_OBUF[3]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_14_1[0]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry__0_i_8_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_15_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.329 | TNS=-26100.652 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_13_0[0]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry__0_i_4_comp_1.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.317 | TNS=-26090.140 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_1[2]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_1_comp_1.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.310 | TNS=-26070.509 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_15_0[0].  Did not re-place instance U_Frame_Buffer/red_port_OBUF[3]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_13_0[2]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry__0_i_2_comp_1.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_15_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.295 | TNS=-26066.014 |
INFO: [Physopt 32-572] Net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0.  Did not re-place instance U_Frame_Buffer/red_port_OBUF[1]_inst_i_3
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_13_0[0]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry__0_i_4_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.291 | TNS=-26027.879 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_14_0[0].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_1
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_13_0[1]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry__0_i_3_comp_1.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_14_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.246 | TNS=-26012.794 |
INFO: [Physopt 32-572] Net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0.  Did not re-place instance U_Frame_Buffer/red_port_OBUF[1]_inst_i_3
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_0[3]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_4_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.226 | TNS=-25996.542 |
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_1_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1. Net driver U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_replica was replaced.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.224 | TNS=-25995.258 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_replica
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_1_0[1]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray0__0_carry_i_6_comp.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.223 | TNS=-25985.202 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_14_0[0].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_1
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_0[2]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_5_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_14_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.217 | TNS=-25977.752 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_13_0[1]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry__0_i_3_comp.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.213 | TNS=-25979.576 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_1_1[1].  Did not re-place instance U_Frame_Buffer/gray0__0_carry_i_2
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_1_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_1_1[1]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray0__0_carry_i_2_comp.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.204 | TNS=-25976.566 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_1[1]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_2_comp_1.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.195 | TNS=-25967.009 |
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_1_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_replica
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_1_0[0]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray0__0_carry_i_7_comp.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.189 | TNS=-25946.043 |
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_4_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0.  Did not re-place instance U_Frame_Buffer/red_port_OBUF[1]_inst_i_3
INFO: [Physopt 32-134] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_comp_5.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.177 | TNS=-25916.779 |
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_14_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_Frame_Buffer/mem_reg_0_15_0[0].  Re-placed instance U_Frame_Buffer/red_port_OBUF[3]_inst_i_2
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_15_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.158 | TNS=-25910.042 |
INFO: [Physopt 32-601] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1. Net driver U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_replica was replaced.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.096 | TNS=-25830.434 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_0[2]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_5_comp_2.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.094 | TNS=-25831.931 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_0[3]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_4_comp_2.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.041 | TNS=-25777.237 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_12_0[0]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry_i_7_comp_1.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.029 | TNS=-25773.266 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_14_0[0].  Did not re-place instance U_Frame_Buffer/gray1__0_carry__0_i_1
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_14_1[0]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry__0_i_8_comp_1.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_14_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.027 | TNS=-25769.543 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/y_pixel[8].  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_24
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/y_pixel[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/y_pixel[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.025 | TNS=-25766.831 |
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_n_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_42
INFO: [Physopt 32-710] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_n_0. Critical path length was reduced through logic transformation on cell U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_comp.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.005 | TNS=-25739.711 |
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_22_n_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_22
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0. Net driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_42 was replaced.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.951 | TNS=-25666.486 |
INFO: [Physopt 32-81] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.947 | TNS=-26138.407 |
INFO: [Physopt 32-663] Processed net U_sobel_heeju1/line_buffer_2_reg[238]_238[1].  Re-placed instance U_sobel_heeju1/line_buffer_2_reg[238][1]
INFO: [Physopt 32-735] Processed net U_sobel_heeju1/line_buffer_2_reg[238]_238[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.940 | TNS=-26137.222 |
INFO: [Physopt 32-663] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0.  Re-placed instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.929 | TNS=-26122.307 |
INFO: [Physopt 32-601] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0. Net driver U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_42 was replaced.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.923 | TNS=-26114.170 |
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_25_n_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_25
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.914 | TNS=-26101.967 |
INFO: [Physopt 32-663] Processed net U_VGA_Controller/U_Pixel_Counter/y_pixel[7].  Re-placed instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_26
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/y_pixel[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.912 | TNS=-26099.255 |
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/y_pixel[7].  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_26
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/y_pixel[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/y_pixel[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.912 | TNS=-26063.999 |
INFO: [Physopt 32-663] Processed net U_sobel_heeju1/line_buffer_2_reg[239]_239[1].  Re-placed instance U_sobel_heeju1/line_buffer_2_reg[239][1]
INFO: [Physopt 32-735] Processed net U_sobel_heeju1/line_buffer_2_reg[239]_239[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.900 | TNS=-26062.984 |
INFO: [Physopt 32-663] Processed net U_sobel_heeju1/line_buffer_2_reg[236]_236[1].  Re-placed instance U_sobel_heeju1/line_buffer_2_reg[236][1]
INFO: [Physopt 32-735] Processed net U_sobel_heeju1/line_buffer_2_reg[236]_236[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.897 | TNS=-26061.942 |
INFO: [Physopt 32-663] Processed net U_sobel_heeju1/line_buffer_2_reg[225]_225[1].  Re-placed instance U_sobel_heeju1/line_buffer_2_reg[225][1]
INFO: [Physopt 32-735] Processed net U_sobel_heeju1/line_buffer_2_reg[225]_225[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.896 | TNS=-26060.867 |
INFO: [Physopt 32-663] Processed net U_sobel_heeju1/line_buffer_2_reg[228]_228[1].  Re-placed instance U_sobel_heeju1/line_buffer_2_reg[228][1]
INFO: [Physopt 32-735] Processed net U_sobel_heeju1/line_buffer_2_reg[228]_228[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.886 | TNS=-26060.216 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_42
INFO: [Physopt 32-81] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.882 | TNS=-26054.791 |
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23
INFO: [Physopt 32-81] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.882 | TNS=-26056.074 |
INFO: [Physopt 32-663] Processed net U_sobel_heeju1/line_buffer_2_reg[237]_237[1].  Re-placed instance U_sobel_heeju1/line_buffer_2_reg[237][1]
INFO: [Physopt 32-735] Processed net U_sobel_heeju1/line_buffer_2_reg[237]_237[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.880 | TNS=-26055.337 |
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23
INFO: [Physopt 32-81] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.878 | TNS=-26060.614 |
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0_repN.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_42_comp
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net U_sobel_heeju1/p_0_in__0[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_sobel_heeju1/p_0_in__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.875 | TNS=-26061.251 |
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_15_0[0].  Did not re-place instance U_Frame_Buffer/red_port_OBUF[3]_inst_i_2
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_14_1[1]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray1__0_carry__0_i_7_comp.
INFO: [Physopt 32-735] Processed net U_Frame_Buffer/mem_reg_0_15_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.875 | TNS=-26061.187 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_replica
INFO: [Physopt 32-134] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_sobel_heeju1/p_0_in__0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_sobel_heeju1/p_0_in__0[3].  Did not re-place instance U_sobel_heeju1/line_buffer_1[256][3]_i_2
INFO: [Physopt 32-702] Processed net U_sobel_heeju1/p_0_in__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[0].  Re-placed instance U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.867 | TNS=-26050.340 |
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[0].  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]
INFO: [Physopt 32-81] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[0]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.865 | TNS=-26047.628 |
INFO: [Physopt 32-663] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[176][3].  Re-placed instance U_sobel_heeju1/line_buffer_1_reg[176][3]
INFO: [Physopt 32-735] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[176][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.865 | TNS=-26047.497 |
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0_repN_1.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_replica_1
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/v_sync_OBUF_inst_i_2_replica
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.854 | TNS=-25988.647 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/v_sync_OBUF_inst_i_2_replica
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.850 | TNS=-25967.247 |
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/v_sync_OBUF_inst_i_2_replica
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.824 | TNS=-25673.282 |
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[0]_repN.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[270][3].  Did not re-place instance U_sobel_heeju1/line_buffer_1_reg[270][3]
INFO: [Physopt 32-702] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[270][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_pixel_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/g_filter_blue[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray__29_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/C[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_4_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_replica
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_n_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_comp
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.804 | TNS=-25646.161 |
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_n_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_comp
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0_repN.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_42_comp
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_sobel_heeju1/p_0_in__0[3].  Did not re-place instance U_sobel_heeju1/line_buffer_1[256][3]_i_2
INFO: [Physopt 32-702] Processed net U_sobel_heeju1/p_0_in__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[0]_repN.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.804 | TNS=-25646.161 |
Phase 3 Critical Path Optimization | Checksum: 1b37c52d2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1788.211 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.804 | TNS=-25646.161 |
INFO: [Physopt 32-662] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[270][3].  Did not re-place instance U_sobel_heeju1/line_buffer_1_reg[270][3]
INFO: [Physopt 32-702] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[270][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_pixel_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/g_filter_blue[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray__29_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray__29_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/C[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_4_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_replica
INFO: [Physopt 32-710] Processed net U_Frame_Buffer/mem_reg_0_4_0[0]. Critical path length was reduced through logic transformation on cell U_Frame_Buffer/gray0__0_carry__0_i_5_comp.
INFO: [Physopt 32-735] Processed net U_VGA_Controller/U_Pixel_Counter/red_port13_out_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.801 | TNS=-25645.091 |
INFO: [Physopt 32-662] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[175][3].  Did not re-place instance U_sobel_heeju1/line_buffer_1_reg[175][3]
INFO: [Physopt 32-702] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[175][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/g_filter_blue[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray__29_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/C[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_1_1[0].  Did not re-place instance U_Frame_Buffer/gray0__0_carry_i_3_comp
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_1_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_n_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_comp
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0_repN.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_42_comp
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_sobel_heeju1/line_buffer_1[128][3]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_sobel_heeju1/line_buffer_1[128][3]_i_2_n_0.  Did not re-place instance U_sobel_heeju1/line_buffer_1[128][3]_i_2
INFO: [Physopt 32-702] Processed net U_sobel_heeju1/line_buffer_1[128][3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[0]_repN.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[175][3].  Did not re-place instance U_sobel_heeju1/line_buffer_1_reg[175][3]
INFO: [Physopt 32-702] Processed net U_sobel_heeju1/line_buffer_1_reg_n_0_[175][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_pixel_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/g_filter_blue[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray__29_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/C[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_grayscale/gray0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_Frame_Buffer/mem_reg_0_1_1[0].  Did not re-place instance U_Frame_Buffer/gray0__0_carry_i_3_comp
INFO: [Physopt 32-702] Processed net U_Frame_Buffer/mem_reg_0_1_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_n_0.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_comp
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0_repN.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_42_comp
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_sobel_heeju1/line_buffer_1[128][3]_i_2_n_0.  Did not re-place instance U_sobel_heeju1/line_buffer_1[128][3]_i_2
INFO: [Physopt 32-702] Processed net U_sobel_heeju1/line_buffer_1[128][3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[0]_repN.  Did not re-place instance U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica
INFO: [Physopt 32-702] Processed net U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.801 | TNS=-25645.091 |
Phase 4 Critical Path Optimization | Checksum: 1b37c52d2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 1788.211 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1788.211 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.801 | TNS=-25645.091 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.415  |        685.470  |           11  |              0  |                    79  |           0  |           2  |  00:00:26  |
|  Total          |          1.415  |        685.470  |           11  |              0  |                    79  |           0  |           3  |  00:00:26  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1788.211 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: db83f4ab

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 1788.211 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
580 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 1788.211 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1788.211 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.runs/impl_1/OV7670_VGA_Display_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 28803d35 ConstDB: 0 ShapeSum: 29d0901d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 691d01c5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1850.121 ; gain = 61.910
Post Restoration Checksum: NetGraph: 35e4f595 NumContArr: 33380c30 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 691d01c5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1850.121 ; gain = 61.910

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 691d01c5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1856.113 ; gain = 67.902

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 691d01c5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1856.113 ; gain = 67.902
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2098653dc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1868.094 ; gain = 79.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.542 | TNS=-23848.936| WHS=-1.343 | THS=-3762.995|

Phase 2 Router Initialization | Checksum: 16566eb79

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1872.137 ; gain = 83.926

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000318903 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3909
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3909
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16566eb79

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1875.527 ; gain = 87.316
Phase 3 Initial Routing | Checksum: 141a462c1

Time (s): cpu = 00:03:42 ; elapsed = 00:02:02 . Memory (MB): peak = 1925.500 ; gain = 137.289
INFO: [Route 35-580] Design has 5362 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|      clk_pixel_clk_wiz_0 |              sys_clk_pin |                                                                  U_sobel_heeju1/line_buffer_2_reg[2][1]/D|
|      clk_pixel_clk_wiz_0 |              sys_clk_pin |                                                                 U_sobel_heeju1/line_buffer_2_reg[57][2]/D|
|      clk_pixel_clk_wiz_0 |              sys_clk_pin |                                                                U_sobel_heeju1/line_buffer_2_reg[204][1]/D|
|      clk_pixel_clk_wiz_0 |              sys_clk_pin |                                                                U_sobel_heeju1/line_buffer_2_reg[219][1]/D|
|      clk_pixel_clk_wiz_0 |              sys_clk_pin |                                                                U_sobel_heeju1/line_buffer_2_reg[213][1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1913
 Number of Nodes with overlaps = 353
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.979| TNS=-51807.165| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12b2bf511

Time (s): cpu = 00:04:46 ; elapsed = 00:02:53 . Memory (MB): peak = 1940.125 ; gain = 151.914

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.224| TNS=-51476.047| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18bd7b662

Time (s): cpu = 00:04:57 ; elapsed = 00:03:02 . Memory (MB): peak = 1940.125 ; gain = 151.914
Phase 4 Rip-up And Reroute | Checksum: 18bd7b662

Time (s): cpu = 00:04:57 ; elapsed = 00:03:02 . Memory (MB): peak = 1940.125 ; gain = 151.914

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15cd83458

Time (s): cpu = 00:04:57 ; elapsed = 00:03:02 . Memory (MB): peak = 1940.125 ; gain = 151.914
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.979| TNS=-51807.165| WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15cd83458

Time (s): cpu = 00:04:57 ; elapsed = 00:03:02 . Memory (MB): peak = 1940.125 ; gain = 151.914

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15cd83458

Time (s): cpu = 00:04:57 ; elapsed = 00:03:02 . Memory (MB): peak = 1940.125 ; gain = 151.914
Phase 5 Delay and Skew Optimization | Checksum: 15cd83458

Time (s): cpu = 00:04:57 ; elapsed = 00:03:02 . Memory (MB): peak = 1940.125 ; gain = 151.914

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 192137ccc

Time (s): cpu = 00:04:57 ; elapsed = 00:03:02 . Memory (MB): peak = 1940.125 ; gain = 151.914
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.979| TNS=-51807.165| WHS=-0.001 | THS=-0.001 |

Phase 6.1 Hold Fix Iter | Checksum: 28b8e0e59

Time (s): cpu = 00:04:58 ; elapsed = 00:03:02 . Memory (MB): peak = 1940.125 ; gain = 151.914
WARNING: [Route 35-468] The router encountered 4568 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	U_Frame_Buffer/mem_reg_0_1/ADDRBWRADDR[14]
	U_Frame_Buffer/mem_reg_0_1/ADDRBWRADDR[14]
	U_Frame_Buffer/mem_reg_0_10/ADDRBWRADDR[14]
	U_Frame_Buffer/mem_reg_0_10/ADDRBWRADDR[14]
	U_Frame_Buffer/mem_reg_0_12/ADDRBWRADDR[14]
	U_Frame_Buffer/mem_reg_0_12/ADDRBWRADDR[14]
	U_Frame_Buffer/mem_reg_0_13/ADDRBWRADDR[14]
	U_Frame_Buffer/mem_reg_0_13/ADDRBWRADDR[14]
	U_Frame_Buffer/mem_reg_0_14/ADDRBWRADDR[14]
	U_Frame_Buffer/mem_reg_0_14/ADDRBWRADDR[14]
	.. and 4558 more pins.

Phase 6 Post Hold Fix | Checksum: 25583fa83

Time (s): cpu = 00:04:58 ; elapsed = 00:03:02 . Memory (MB): peak = 1940.125 ; gain = 151.914

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.07662 %
  Global Horizontal Routing Utilization  = 4.49193 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y26 -> INT_L_X26Y26
South Dir 1x1 Area, Max Cong = 90.0901%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X23Y18 -> INT_R_X23Y18
   INT_R_X27Y18 -> INT_R_X27Y18
   INT_L_X28Y16 -> INT_L_X28Y16
   INT_L_X26Y14 -> INT_L_X26Y14
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X21Y19 -> INT_R_X21Y19
West Dir 2x2 Area, Max Cong = 86.0294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y20 -> INT_R_X27Y21

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 280c6525a

Time (s): cpu = 00:04:58 ; elapsed = 00:03:02 . Memory (MB): peak = 1940.125 ; gain = 151.914

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 280c6525a

Time (s): cpu = 00:04:58 ; elapsed = 00:03:02 . Memory (MB): peak = 1940.125 ; gain = 151.914

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ca411431

Time (s): cpu = 00:04:58 ; elapsed = 00:03:03 . Memory (MB): peak = 1940.125 ; gain = 151.914

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 149ce7e2c

Time (s): cpu = 00:04:58 ; elapsed = 00:03:03 . Memory (MB): peak = 1940.125 ; gain = 151.914
INFO: [Route 35-57] Estimated Timing Summary | WNS=-12.979| TNS=-51807.165| WHS=0.076  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 149ce7e2c

Time (s): cpu = 00:04:58 ; elapsed = 00:03:03 . Memory (MB): peak = 1940.125 ; gain = 151.914
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:58 ; elapsed = 00:03:03 . Memory (MB): peak = 1940.125 ; gain = 151.914

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
599 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:00 ; elapsed = 00:03:04 . Memory (MB): peak = 1940.125 ; gain = 151.914
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.422 . Memory (MB): peak = 1940.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.runs/impl_1/OV7670_VGA_Display_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file OV7670_VGA_Display_drc_routed.rpt -pb OV7670_VGA_Display_drc_routed.pb -rpx OV7670_VGA_Display_drc_routed.rpx
Command: report_drc -file OV7670_VGA_Display_drc_routed.rpt -pb OV7670_VGA_Display_drc_routed.pb -rpx OV7670_VGA_Display_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.runs/impl_1/OV7670_VGA_Display_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file OV7670_VGA_Display_methodology_drc_routed.rpt -pb OV7670_VGA_Display_methodology_drc_routed.pb -rpx OV7670_VGA_Display_methodology_drc_routed.rpx
Command: report_methodology -file OV7670_VGA_Display_methodology_drc_routed.rpt -pb OV7670_VGA_Display_methodology_drc_routed.pb -rpx OV7670_VGA_Display_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/working/FPGA_HARMAN/250613_VGA_Project/250613_VGA_Project.runs/impl_1/OV7670_VGA_Display_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file OV7670_VGA_Display_power_routed.rpt -pb OV7670_VGA_Display_power_summary_routed.pb -rpx OV7670_VGA_Display_power_routed.rpx
Command: report_power -file OV7670_VGA_Display_power_routed.rpt -pb OV7670_VGA_Display_power_summary_routed.pb -rpx OV7670_VGA_Display_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
611 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file OV7670_VGA_Display_route_status.rpt -pb OV7670_VGA_Display_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file OV7670_VGA_Display_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file OV7670_VGA_Display_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file OV7670_VGA_Display_bus_skew_routed.rpt -pb OV7670_VGA_Display_bus_skew_routed.pb -rpx OV7670_VGA_Display_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force OV7670_VGA_Display.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/h_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/h_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/h_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/v_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/v_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/v_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/v_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/v_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[13] (net: U_Frame_Buffer/ADDRARDADDR[13]) which is driven by a register (U_OV7670_MemController/v_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/h_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/h_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/h_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_Frame_Buffer/mem_reg_0_1 has an input control pin U_Frame_Buffer/mem_reg_0_1/ADDRARDADDR[14] (net: U_Frame_Buffer/ADDRARDADDR[14]) which is driven by a register (U_OV7670_MemController/v_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11942560 bits.
Writing bitstream ./OV7670_VGA_Display.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2361.734 ; gain = 421.609
INFO: [Common 17-206] Exiting Vivado at Wed Jun  4 16:04:51 2025...
